Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Aug 14 12:28:31 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file A7BoardTop_timing_summary_routed.rpt -pb A7BoardTop_timing_summary_routed.pb -rpx A7BoardTop_timing_summary_routed.rpx -warn_on_violation
| Design       : A7BoardTop
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 4           
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (33)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.057        0.000                      0                 4318        0.056        0.000                      0                 4318        3.500        0.000                       0                  1675  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysClk50              {0.000 10.000}       20.000          50.000          
  clk100_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk100ps_clk_wiz_0  {5.375 10.375}       10.000          100.000         
  clk125_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk50_clk_wiz_0     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                7.000        0.000                       0                     2  
  clk100_clk_wiz_0          4.061        0.000                      0                  632        0.100        0.000                      0                  632        4.020        0.000                       0                   366  
  clk100ps_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     2  
  clk125_clk_wiz_0          3.642        0.000                      0                   48        0.179        0.000                      0                   48        3.500        0.000                       0                    46  
  clk25_clk_wiz_0          31.871        0.000                      0                  505        0.113        0.000                      0                  505       19.500        0.000                       0                   241  
  clk50_clk_wiz_0           2.057        0.000                      0                 2996        0.081        0.000                      0                 2996        8.750        0.000                       0                  1015  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_clk_wiz_0   clk100_clk_wiz_0        4.687        0.000                      0                    1        1.261        0.000                      0                    1  
clk50_clk_wiz_0   clk100_clk_wiz_0        2.830        0.000                      0                  259        0.106        0.000                      0                  259  
clk25_clk_wiz_0   clk125_clk_wiz_0        4.989        0.000                      0                   30        0.120        0.000                      0                   30  
clk100_clk_wiz_0  clk25_clk_wiz_0         5.202        0.000                      0                   20        0.056        0.000                      0                   20  
clk100_clk_wiz_0  clk50_clk_wiz_0         4.523        0.000                      0                  291        0.190        0.000                      0                  291  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                              clk100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk100_clk_wiz_0                        
(none)              clk100ps_clk_wiz_0                      
(none)              clk125_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk100_clk_wiz_0    
(none)                                  clk25_clk_wiz_0     
(none)                                  clk50_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    clk_wiz_0Inst/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.580ns (10.492%)  route 4.948ns (89.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    6.066ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y80          FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     6.522 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=44, routed)          1.862     8.384    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.086    11.594    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X28Y83         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.802    15.658    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X28Y83         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[19]/C
                         clock pessimism              0.287    15.945    
                         clock uncertainty           -0.085    15.860    
    SLICE_X28Y83         FDRE (Setup_fdre_C_CE)      -0.205    15.655    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[19]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.580ns (10.492%)  route 4.948ns (89.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    6.066ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y80          FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     6.522 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=44, routed)          1.862     8.384    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.086    11.594    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X28Y83         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.802    15.658    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X28Y83         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/C
                         clock pessimism              0.287    15.945    
                         clock uncertainty           -0.085    15.860    
    SLICE_X28Y83         FDRE (Setup_fdre_C_CE)      -0.205    15.655    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.580ns (11.054%)  route 4.667ns (88.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.659ns = ( 15.659 - 10.000 ) 
    Source Clock Delay      (SCD):    6.066ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y80          FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     6.522 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=44, routed)          1.862     8.384    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          2.805    11.313    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X27Y83         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.803    15.659    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X27Y83         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[23]/C
                         clock pessimism              0.287    15.946    
                         clock uncertainty           -0.085    15.861    
    SLICE_X27Y83         FDRE (Setup_fdre_C_CE)      -0.205    15.656    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[23]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.580ns (11.381%)  route 4.516ns (88.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    6.066ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y80          FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.456     6.522 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[4]/Q
                         net (fo=44, routed)          1.862     8.384    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[4]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          2.654    11.162    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X27Y82         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.802    15.658    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X27Y82         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[22]/C
                         clock pessimism              0.287    15.945    
                         clock uncertainty           -0.085    15.860    
    SLICE_X27Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.655    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[22]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxBaudCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.334ns (26.060%)  route 3.785ns (73.940%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 15.568 - 10.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.844     5.899    tangerineSOCInst/UARTInst/clk100
    SLICE_X44Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.518     6.417 r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/Q
                         net (fo=3, routed)           1.033     7.449    tangerineSOCInst/UARTInst/rxBaudCounter_reg_n_0_[13]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.573 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.436     8.009    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.133 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.423     8.557    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.681 f  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.798     9.479    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.116     9.595 r  tangerineSOCInst/UARTInst/rxBaudCounter[15]_i_3/O
                         net (fo=4, routed)           0.491    10.086    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[4]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.328    10.414 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBaudCounter[15]_i_1/O
                         net (fo=16, routed)          0.604    11.018    tangerineSOCInst/UARTInst/rxBaudCounter
    SLICE_X42Y88         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.712    15.568    tangerineSOCInst/UARTInst/clk100
    SLICE_X42Y88         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[0]/C
                         clock pessimism              0.287    15.855    
                         clock uncertainty           -0.085    15.770    
    SLICE_X42Y88         FDRE (Setup_fdre_C_CE)      -0.169    15.601    tangerineSOCInst/UARTInst/rxBaudCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxBaudCounter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.334ns (26.060%)  route 3.785ns (73.940%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 15.568 - 10.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.844     5.899    tangerineSOCInst/UARTInst/clk100
    SLICE_X44Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.518     6.417 r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/Q
                         net (fo=3, routed)           1.033     7.449    tangerineSOCInst/UARTInst/rxBaudCounter_reg_n_0_[13]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.573 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.436     8.009    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.133 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.423     8.557    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.681 f  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.798     9.479    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.116     9.595 r  tangerineSOCInst/UARTInst/rxBaudCounter[15]_i_3/O
                         net (fo=4, routed)           0.491    10.086    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[4]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.328    10.414 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBaudCounter[15]_i_1/O
                         net (fo=16, routed)          0.604    11.018    tangerineSOCInst/UARTInst/rxBaudCounter
    SLICE_X42Y88         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.712    15.568    tangerineSOCInst/UARTInst/clk100
    SLICE_X42Y88         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[6]/C
                         clock pessimism              0.287    15.855    
                         clock uncertainty           -0.085    15.770    
    SLICE_X42Y88         FDRE (Setup_fdre_C_CE)      -0.169    15.601    tangerineSOCInst/UARTInst/rxBaudCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxBaudCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.334ns (26.258%)  route 3.746ns (73.742%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.844     5.899    tangerineSOCInst/UARTInst/clk100
    SLICE_X44Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.518     6.417 r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/Q
                         net (fo=3, routed)           1.033     7.449    tangerineSOCInst/UARTInst/rxBaudCounter_reg_n_0_[13]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.573 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.436     8.009    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.133 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.423     8.557    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.681 f  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.798     9.479    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.116     9.595 r  tangerineSOCInst/UARTInst/rxBaudCounter[15]_i_3/O
                         net (fo=4, routed)           0.491    10.086    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[4]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.328    10.414 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBaudCounter[15]_i_1/O
                         net (fo=16, routed)          0.566    10.979    tangerineSOCInst/UARTInst/rxBaudCounter
    SLICE_X42Y89         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.713    15.569    tangerineSOCInst/UARTInst/clk100
    SLICE_X42Y89         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[2]/C
                         clock pessimism              0.287    15.856    
                         clock uncertainty           -0.085    15.771    
    SLICE_X42Y89         FDRE (Setup_fdre_C_CE)      -0.169    15.602    tangerineSOCInst/UARTInst/rxBaudCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxBaudCounter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.334ns (26.258%)  route 3.746ns (73.742%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.844     5.899    tangerineSOCInst/UARTInst/clk100
    SLICE_X44Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.518     6.417 r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/Q
                         net (fo=3, routed)           1.033     7.449    tangerineSOCInst/UARTInst/rxBaudCounter_reg_n_0_[13]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.573 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.436     8.009    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.133 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.423     8.557    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.681 f  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.798     9.479    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.116     9.595 r  tangerineSOCInst/UARTInst/rxBaudCounter[15]_i_3/O
                         net (fo=4, routed)           0.491    10.086    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[4]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.328    10.414 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBaudCounter[15]_i_1/O
                         net (fo=16, routed)          0.566    10.979    tangerineSOCInst/UARTInst/rxBaudCounter
    SLICE_X42Y89         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.713    15.569    tangerineSOCInst/UARTInst/clk100
    SLICE_X42Y89         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[5]/C
                         clock pessimism              0.287    15.856    
                         clock uncertainty           -0.085    15.771    
    SLICE_X42Y89         FDRE (Setup_fdre_C_CE)      -0.169    15.602    tangerineSOCInst/UARTInst/rxBaudCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxBaudCounter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.334ns (26.258%)  route 3.746ns (73.742%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.844     5.899    tangerineSOCInst/UARTInst/clk100
    SLICE_X44Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.518     6.417 r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[13]/Q
                         net (fo=3, routed)           1.033     7.449    tangerineSOCInst/UARTInst/rxBaudCounter_reg_n_0_[13]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.573 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.436     8.009    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.133 r  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.423     8.557    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.681 f  tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.798     9.479    tangerineSOCInst/UARTInst/FSM_sequential_rxState[3]_i_3_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.116     9.595 r  tangerineSOCInst/UARTInst/rxBaudCounter[15]_i_3/O
                         net (fo=4, routed)           0.491    10.086    tangerineSOCInst/UARTInst/rxdSyncInst/rxBuffer_reg[4]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.328    10.414 r  tangerineSOCInst/UARTInst/rxdSyncInst/rxBaudCounter[15]_i_1/O
                         net (fo=16, routed)          0.566    10.979    tangerineSOCInst/UARTInst/rxBaudCounter
    SLICE_X42Y89         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.713    15.569    tangerineSOCInst/UARTInst/clk100
    SLICE_X42Y89         FDRE                                         r  tangerineSOCInst/UARTInst/rxBaudCounter_reg[7]/C
                         clock pessimism              0.287    15.856    
                         clock uncertainty           -0.085    15.771    
    SLICE_X42Y89         FDRE (Setup_fdre_C_CE)      -0.169    15.602    tangerineSOCInst/UARTInst/rxBaudCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/dataReceivedReadAcknowledge_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.730ns (16.335%)  route 3.739ns (83.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 15.611 - 10.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005     6.060    tangerineSOCInst/UARTInst/clk100
    SLICE_X5Y76          FDRE                                         r  tangerineSOCInst/UARTInst/dataReceivedReadAcknowledge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     6.516 r  tangerineSOCInst/UARTInst/dataReceivedReadAcknowledge_reg/Q
                         net (fo=9, routed)           2.457     8.973    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X38Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.097 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.792     9.889    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.150    10.039 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.490    10.529    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.754    15.611    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.287    15.897    
                         clock uncertainty           -0.085    15.812    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.645    15.167    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.078%)  route 0.172ns (54.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.648     1.787    tangerineSOCInst/UARTInst/clk100
    SLICE_X43Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  tangerineSOCInst/UARTInst/rxBuffer_reg[2]/Q
                         net (fo=2, routed)           0.172     2.100    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.964     2.361    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.517     1.844    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.999    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.086%)  route 0.194ns (57.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.648     1.787    tangerineSOCInst/UARTInst/clk100
    SLICE_X45Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  tangerineSOCInst/UARTInst/rxBuffer_reg[3]/Q
                         net (fo=2, routed)           0.194     2.122    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.964     2.361    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.496     1.865    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     2.020    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.850%)  route 0.179ns (52.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.648     1.787    tangerineSOCInst/UARTInst/clk100
    SLICE_X44Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  tangerineSOCInst/UARTInst/rxBuffer_reg[5]/Q
                         net (fo=2, routed)           0.179     2.130    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.964     2.361    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.496     1.865    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     2.020    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.474%)  route 0.207ns (59.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.648     1.787    tangerineSOCInst/UARTInst/clk100
    SLICE_X45Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  tangerineSOCInst/UARTInst/rxBuffer_reg[4]/Q
                         net (fo=2, routed)           0.207     2.135    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.964     2.361    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.496     1.865    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     2.020    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.142%)  route 0.229ns (61.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.649     1.788    tangerineSOCInst/UARTInst/clk100
    SLICE_X43Y87         FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  tangerineSOCInst/UARTInst/rxBuffer_reg[1]/Q
                         net (fo=2, routed)           0.229     2.158    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.964     2.361    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.517     1.844    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.999    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.648     1.787    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X42Y85         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.007    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X42Y85         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.922     2.319    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X42Y85         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.532     1.787    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.060     1.847    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/dataToSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/txBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.051%)  route 0.111ns (43.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/UARTInst/clk100
    SLICE_X5Y72          FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.990 r  tangerineSOCInst/UARTInst/dataToSend_reg[1]/Q
                         net (fo=1, routed)           0.111     2.100    tangerineSOCInst/UARTInst/dataToSend_reg_n_0_[1]
    SLICE_X3Y72          FDRE                                         r  tangerineSOCInst/UARTInst/txBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.987     2.384    tangerineSOCInst/UARTInst/clk100
    SLICE_X3Y72          FDRE                                         r  tangerineSOCInst/UARTInst/txBuffer_reg[1]/C
                         clock pessimism             -0.496     1.888    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.047     1.935    tangerineSOCInst/UARTInst/txBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.678     1.817    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.121     2.079    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X40Y86         LUT5 (Prop_lut5_I2_O)        0.048     2.127 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.127    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X40Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.953     2.350    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.520     1.830    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.131     1.961    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.678     1.817    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.121     2.079    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X40Y86         LUT4 (Prop_lut4_I0_O)        0.045     2.124 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.124    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X40Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.953     2.350    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y86         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.520     1.830    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.120     1.950    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.783%)  route 0.264ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.679     1.818    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y87         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=3, routed)           0.264     2.223    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.964     2.361    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y34         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.496     1.865    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.048    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz_0Inst/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X4Y80      sdramD_IOBUF[31]_inst_i_1/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X9Y74      tangerineSOCInst/gpoRegister_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y77      tangerineSOCInst/gpoRegister_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y77      tangerineSOCInst/gpoRegister_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X44Y84     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X44Y84     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y80      sdramD_IOBUF[31]_inst_i_1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y80      sdramD_IOBUF[31]_inst_i_1/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y74      tangerineSOCInst/gpoRegister_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y74      tangerineSOCInst/gpoRegister_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X44Y84     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X44Y84     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y80      sdramD_IOBUF[31]_inst_i_1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y80      sdramD_IOBUF[31]_inst_i_1/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y74      tangerineSOCInst/gpoRegister_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y74      tangerineSOCInst/gpoRegister_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76      tangerineSOCInst/gpoRegister_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100ps_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100ps_clk_wiz_0
Waveform(ns):       { 5.375 10.375 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0Inst/inst/clkout7_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  clk125_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.828ns (19.432%)  route 3.433ns (80.568%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.267    10.019    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X6Y143         LUT3 (Prop_lut3_I1_O)        0.124    10.143 r  dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    10.143    dvidInst/shift_blue_0[2]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[2]/C
                         clock pessimism              0.198    13.786    
                         clock uncertainty           -0.082    13.704    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.081    13.785    dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.856ns (19.958%)  route 3.433ns (80.042%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.267    10.019    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X6Y143         LUT3 (Prop_lut3_I1_O)        0.152    10.171 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    10.171    dvidInst/shift_blue_0[4]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism              0.198    13.786    
                         clock uncertainty           -0.082    13.704    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.118    13.822    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.704ns (19.213%)  route 2.960ns (80.787%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.795     9.546    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X7Y143         FDRE                                         r  dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X7Y143         FDRE                                         r  dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.198    13.786    
                         clock uncertainty           -0.082    13.704    
    SLICE_X7Y143         FDRE (Setup_fdre_C_R)       -0.429    13.275    dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.012%)  route 2.814ns (79.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.648     9.399    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X5Y143         FDRE                                         r  dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X5Y143         FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.198    13.786    
                         clock uncertainty           -0.082    13.704    
    SLICE_X5Y143         FDRE (Setup_fdre_C_R)       -0.429    13.275    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.704ns (20.837%)  route 2.675ns (79.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 13.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.509     9.260    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.732    13.589    dvidInst/clk125
    SLICE_X2Y143         FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.198    13.787    
                         clock uncertainty           -0.082    13.705    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.524    13.181    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         13.181    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.704ns (20.837%)  route 2.675ns (79.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 13.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.509     9.260    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.732    13.589    dvidInst/clk125
    SLICE_X2Y143         FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.198    13.787    
                         clock uncertainty           -0.082    13.705    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.524    13.181    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         13.181    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.704ns (20.837%)  route 2.675ns (79.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 13.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.509     9.260    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.732    13.589    dvidInst/clk125
    SLICE_X2Y143         FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.198    13.787    
                         clock uncertainty           -0.082    13.705    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.524    13.181    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         13.181    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.704ns (20.808%)  route 2.679ns (79.192%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 13.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.514     9.265    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X1Y145         FDRE                                         r  dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.732    13.589    dvidInst/clk125
    SLICE_X1Y145         FDRE                                         r  dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.198    13.787    
                         clock uncertainty           -0.082    13.705    
    SLICE_X1Y145         FDRE (Setup_fdre_C_R)       -0.429    13.276    dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.356%)  route 3.049ns (78.644%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.883     9.635    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X6Y143         LUT3 (Prop_lut3_I1_O)        0.124     9.759 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     9.759    dvidInst/shift_blue_0[6]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.198    13.786    
                         clock uncertainty           -0.082    13.704    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.079    13.783    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.828ns (21.378%)  route 3.045ns (78.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.484     7.627    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.879     9.631    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X6Y143         LUT3 (Prop_lut3_I1_O)        0.124     9.755 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.755    dvidInst/shift_blue_0[3]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism              0.198    13.786    
                         clock uncertainty           -0.082    13.704    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.079    13.783    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.123     2.047    dvidInst/shift_clock_reg_n_0_[5]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
                         clock pessimism             -0.517     1.796    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.072     1.868    dvidInst/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     2.052    dvidInst/shift_clock_reg_n_0_[2]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.070     1.853    dvidInst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.128     2.053    dvidInst/shift_clock_reg_n_0_[3]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.066     1.849    dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.655     1.793    dvidInst/clk125
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.128     1.921 r  dvidInst/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.101     2.022    dvidInst/data1[5]
    SLICE_X0Y143         LUT3 (Prop_lut3_I0_O)        0.102     2.124 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.124    dvidInst/shift_red[5]
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.929     2.326    dvidInst/clk125
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism             -0.532     1.793    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107     1.900    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.707%)  route 0.132ns (48.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.132     2.056    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.047     1.830    dvidInst/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.692%)  route 0.188ns (50.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.655     1.793    dvidInst/clk125
    SLICE_X1Y145         FDRE                                         r  dvidInst/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  dvidInst/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.188     2.123    dvidInst/shift_green[8]
    SLICE_X2Y145         LUT3 (Prop_lut3_I0_O)        0.045     2.168 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.168    dvidInst/shift_green_1[6]
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.929     2.326    dvidInst/clk125
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism             -0.516     1.809    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.121     1.930    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.185ns (43.730%)  route 0.238ns (56.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.654     1.792    dvidInst/clk125
    SLICE_X5Y143         FDRE                                         r  dvidInst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  dvidInst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.238     2.171    dvidInst/shift_blue[9]
    SLICE_X6Y143         LUT3 (Prop_lut3_I0_O)        0.044     2.215 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.215    dvidInst/shift_blue_0[7]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.928     2.325    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.516     1.808    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.131     1.939    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.655     1.793    dvidInst/clk125
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.148     1.941 r  dvidInst/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.150     2.092    dvidInst/shift_green[4]
    SLICE_X2Y145         LUT3 (Prop_lut3_I0_O)        0.098     2.190 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.190    dvidInst/shift_green_1[2]
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.929     2.326    dvidInst/clk125
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism             -0.532     1.793    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120     1.913    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.172%)  route 0.200ns (48.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.654     1.792    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.164     1.956 r  dvidInst/shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.200     2.157    dvidInst/shift_blue[3]
    SLICE_X6Y143         LUT3 (Prop_lut3_I0_O)        0.046     2.203 r  dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.203    dvidInst/shift_blue_0[1]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.928     2.325    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.532     1.792    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.131     1.923    dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.298%)  route 0.216ns (53.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.655     1.793    dvidInst/clk125
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  dvidInst/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.216     2.150    dvidInst/data1[0]
    SLICE_X1Y144         LUT3 (Prop_lut3_I0_O)        0.045     2.195 r  dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.195    dvidInst/shift_red[0]
    SLICE_X1Y144         FDRE                                         r  dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.929     2.326    dvidInst/clk125
    SLICE_X1Y144         FDRE                                         r  dvidInst/shift_red_reg[0]/C
                         clock pessimism             -0.516     1.809    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.091     1.900    dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clk_wiz_0Inst/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y166    dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y170    dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y156    dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y160    dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y143     dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y143     dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y143     dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y143     dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y143     dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 3.054ns (38.022%)  route 4.978ns (61.978%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 45.675 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.471     9.957    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[6]
    SLICE_X24Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.081 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[30]_INST_0/O
                         net (fo=3, routed)           1.575    11.657    tangerineSOCInst/pixelGenInst/doutb[30]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.150    11.807 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]_i_3/O
                         net (fo=7, routed)           1.932    13.739    tangerineSOCInst/pixelGenInst/videoRamBDout__0[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.326    14.065 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[7]_i_1/O
                         net (fo=1, routed)           0.000    14.065    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[7]
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.819    45.675    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[7]/C
                         clock pessimism              0.287    45.962    
                         clock uncertainty           -0.105    45.857    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.079    45.936    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[7]
  -------------------------------------------------------------------
                         required time                         45.936    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.885ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 3.054ns (38.088%)  route 4.964ns (61.912%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 45.675 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.471     9.957    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[6]
    SLICE_X24Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.081 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[30]_INST_0/O
                         net (fo=3, routed)           1.575    11.657    tangerineSOCInst/pixelGenInst/doutb[30]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.150    11.807 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]_i_3/O
                         net (fo=7, routed)           1.918    13.725    tangerineSOCInst/pixelGenInst/videoRamBDout__0[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.326    14.051 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]_i_1/O
                         net (fo=1, routed)           0.000    14.051    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.819    45.675    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/C
                         clock pessimism              0.287    45.962    
                         clock uncertainty           -0.105    45.857    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.079    45.936    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]
  -------------------------------------------------------------------
                         required time                         45.936    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                 31.885    

Slack (MET) :             31.933ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 3.054ns (38.322%)  route 4.915ns (61.678%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 45.674 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.454     9.940    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[2]
    SLICE_X24Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.064 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.802    11.867    tangerineSOCInst/pixelGenInst/doutb[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.148    12.015 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           1.659    13.674    tangerineSOCInst/pixelGenInst/videoRamBDout__0[10]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.328    14.002 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[15]_i_1/O
                         net (fo=1, routed)           0.000    14.002    tangerineSOCInst/pixelGenInst/pgLutLetterColor[15]
    SLICE_X8Y96          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.818    45.674    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y96          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[15]/C
                         clock pessimism              0.287    45.961    
                         clock uncertainty           -0.105    45.856    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.079    45.935    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[15]
  -------------------------------------------------------------------
                         required time                         45.935    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                 31.933    

Slack (MET) :             32.038ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 3.054ns (39.067%)  route 4.763ns (60.933%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 45.675 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.471     9.957    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[6]
    SLICE_X24Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.081 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[30]_INST_0/O
                         net (fo=3, routed)           1.575    11.657    tangerineSOCInst/pixelGenInst/doutb[30]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.150    11.807 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]_i_3/O
                         net (fo=7, routed)           1.717    13.524    tangerineSOCInst/pixelGenInst/videoRamBDout__0[14]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.326    13.850 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[5]_i_1/O
                         net (fo=1, routed)           0.000    13.850    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[5]
    SLICE_X9Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.819    45.675    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X9Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[5]/C
                         clock pessimism              0.287    45.962    
                         clock uncertainty           -0.105    45.857    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.031    45.888    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[5]
  -------------------------------------------------------------------
                         required time                         45.888    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 32.038    

Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 3.054ns (39.008%)  route 4.775ns (60.992%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 45.675 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.454     9.940    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[2]
    SLICE_X24Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.064 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.802    11.867    tangerineSOCInst/pixelGenInst/doutb[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.148    12.015 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           1.519    13.534    tangerineSOCInst/pixelGenInst/videoRamBDout__0[10]
    SLICE_X8Y97          LUT6 (Prop_lut6_I1_O)        0.328    13.862 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[22]_i_1/O
                         net (fo=1, routed)           0.000    13.862    tangerineSOCInst/pixelGenInst/pgLutLetterColor[22]
    SLICE_X8Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.819    45.675    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]/C
                         clock pessimism              0.287    45.962    
                         clock uncertainty           -0.105    45.857    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.079    45.936    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[22]
  -------------------------------------------------------------------
                         required time                         45.936    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.078ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 3.054ns (39.038%)  route 4.769ns (60.962%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 45.675 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.471     9.957    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[6]
    SLICE_X24Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.081 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[30]_INST_0/O
                         net (fo=3, routed)           1.575    11.657    tangerineSOCInst/pixelGenInst/doutb[30]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.150    11.807 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]_i_3/O
                         net (fo=7, routed)           1.723    13.530    tangerineSOCInst/pixelGenInst/videoRamBDout__0[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I5_O)        0.326    13.856 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[16]_i_1/O
                         net (fo=1, routed)           0.000    13.856    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[16]
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.819    45.675    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[16]/C
                         clock pessimism              0.287    45.962    
                         clock uncertainty           -0.105    45.857    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.077    45.934    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[16]
  -------------------------------------------------------------------
                         required time                         45.934    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 32.078    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 3.054ns (39.077%)  route 4.761ns (60.923%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 45.675 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.471     9.957    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[6]
    SLICE_X24Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.081 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[30]_INST_0/O
                         net (fo=3, routed)           1.575    11.657    tangerineSOCInst/pixelGenInst/doutb[30]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.150    11.807 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]_i_3/O
                         net (fo=7, routed)           1.715    13.522    tangerineSOCInst/pixelGenInst/videoRamBDout__0[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.326    13.848 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[21]_i_1/O
                         net (fo=1, routed)           0.000    13.848    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[21]
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.819    45.675    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]/C
                         clock pessimism              0.287    45.962    
                         clock uncertainty           -0.105    45.857    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.081    45.938    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[21]
  -------------------------------------------------------------------
                         required time                         45.938    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.258ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 3.054ns (40.209%)  route 4.541ns (59.791%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 45.675 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.471     9.957    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[6]
    SLICE_X24Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.081 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[30]_INST_0/O
                         net (fo=3, routed)           1.575    11.657    tangerineSOCInst/pixelGenInst/doutb[30]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.150    11.807 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[23]_i_3/O
                         net (fo=7, routed)           1.495    13.302    tangerineSOCInst/pixelGenInst/videoRamBDout__0[14]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.326    13.628 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[13]_i_1/O
                         net (fo=1, routed)           0.000    13.628    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor[13]
    SLICE_X9Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.819    45.675    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X9Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[13]/C
                         clock pessimism              0.287    45.962    
                         clock uncertainty           -0.105    45.857    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.029    45.886    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[13]
  -------------------------------------------------------------------
                         required time                         45.886    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                 32.258    

Slack (MET) :             32.312ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 3.052ns (40.011%)  route 4.576ns (59.989%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 45.753 - 40.000 ) 
    Source Clock Delay      (SCD):    6.026ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.972     6.026    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.480 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.240     9.720    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][0]
    SLICE_X24Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.844 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0/O
                         net (fo=4, routed)           2.256    12.100    tangerineSOCInst/pixelGenInst/doutb[24]
    SLICE_X8Y96          LUT3 (Prop_lut3_I0_O)        0.119    12.219 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[23]_i_4/O
                         net (fo=6, routed)           1.081    13.299    tangerineSOCInst/pixelGenInst/videoRamBDout__0[8]
    SLICE_X7Y97          LUT6 (Prop_lut6_I2_O)        0.355    13.654 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[7]_i_1/O
                         net (fo=1, routed)           0.000    13.654    tangerineSOCInst/pixelGenInst/pgLutLetterColor[7]
    SLICE_X7Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.897    45.753    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[7]/C
                         clock pessimism              0.287    46.040    
                         clock uncertainty           -0.105    45.935    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031    45.966    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[7]
  -------------------------------------------------------------------
                         required time                         45.966    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                 32.312    

Slack (MET) :             32.356ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 3.054ns (40.476%)  route 4.491ns (59.524%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 45.675 - 40.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.978     6.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.454     9.940    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[2]
    SLICE_X24Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.064 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.802    11.867    tangerineSOCInst/pixelGenInst/doutb[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.148    12.015 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           1.235    13.250    tangerineSOCInst/pixelGenInst/videoRamBDout__0[10]
    SLICE_X8Y97          LUT6 (Prop_lut6_I1_O)        0.328    13.578 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor[14]_i_1/O
                         net (fo=1, routed)           0.000    13.578    tangerineSOCInst/pixelGenInst/pgLutLetterColor[14]
    SLICE_X8Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.819    45.675    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[14]/C
                         clock pessimism              0.287    45.962    
                         clock uncertainty           -0.105    45.857    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.077    45.934    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[14]
  -------------------------------------------------------------------
                         required time                         45.934    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                 32.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.758%)  route 0.248ns (60.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.694     1.833    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y99          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.997 r  tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg[23]/Q
                         net (fo=1, routed)           0.248     2.245    tangerineSOCInst/pixelGenInst/pgLutBackgroundColor_reg_n_0_[23]
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.929     2.326    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/C
                         clock pessimism             -0.263     2.062    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.070     2.132    tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.655     1.793    dvidInst/TDMS_encoder_red/clk25
    SLICE_X3Y143         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  dvidInst/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.056     1.990    dvidInst/TDMS_encoder_red_n_7
    SLICE_X3Y143         FDRE                                         r  dvidInst/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.929     2.326    dvidInst/clk25
    SLICE_X3Y143         FDRE                                         r  dvidInst/latched_red_reg[8]/C
                         clock pessimism             -0.532     1.793    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.075     1.868    dvidInst/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.626     1.764    dvidInst/TDMS_encoder_blue/clk25
    SLICE_X9Y142         FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.141     1.905 r  dvidInst/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.056     1.961    dvidInst/TDMS_encoder_blue_n_12
    SLICE_X9Y142         FDRE                                         r  dvidInst/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.898     2.295    dvidInst/clk25
    SLICE_X9Y142         FDRE                                         r  dvidInst/latched_blue_reg[8]/C
                         clock pessimism             -0.530     1.764    
    SLICE_X9Y142         FDRE (Hold_fdre_C_D)         0.075     1.839    dvidInst/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.883%)  route 0.252ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.721     1.860    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg[23]/Q
                         net (fo=1, routed)           0.252     2.253    tangerineSOCInst/pixelGenInst/pgLutLetterColor_reg_n_0_[23]
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.929     2.326    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterColor_reg[23]/C
                         clock pessimism             -0.263     2.062    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.066     2.128    tangerineSOCInst/pixelGenInst/pgLetterColor_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.655     1.793    dvidInst/TDMS_encoder_red/clk25
    SLICE_X3Y143         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  dvidInst/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056     1.990    dvidInst/TDMS_encoder_red_n_6
    SLICE_X3Y143         FDRE                                         r  dvidInst/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.929     2.326    dvidInst/clk25
    SLICE_X3Y143         FDRE                                         r  dvidInst/latched_red_reg[9]/C
                         clock pessimism             -0.532     1.793    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.071     1.864    dvidInst/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_green/encoded_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.654     1.792    dvidInst/TDMS_encoder_green/clk25
    SLICE_X5Y145         FDSE                                         r  dvidInst/TDMS_encoder_green/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDSE (Prop_fdse_C_Q)         0.141     1.933 r  dvidInst/TDMS_encoder_green/encoded_reg[6]/Q
                         net (fo=1, routed)           0.115     2.049    dvidInst/TDMS_encoder_green_n_8
    SLICE_X3Y145         FDRE                                         r  dvidInst/latched_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.929     2.326    dvidInst/clk25
    SLICE_X3Y145         FDRE                                         r  dvidInst/latched_green_reg[6]/C
                         clock pessimism             -0.492     1.833    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.070     1.903    dvidInst/latched_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.626     1.764    dvidInst/TDMS_encoder_blue/clk25
    SLICE_X8Y142         FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_fdre_C_Q)         0.164     1.928 r  dvidInst/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.056     1.984    dvidInst/TDMS_encoder_blue_n_18
    SLICE_X8Y142         FDRE                                         r  dvidInst/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.898     2.295    dvidInst/clk25
    SLICE_X8Y142         FDRE                                         r  dvidInst/latched_blue_reg[1]/C
                         clock pessimism             -0.530     1.764    
    SLICE_X8Y142         FDRE (Hold_fdre_C_D)         0.060     1.824    dvidInst/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.717     1.856    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y87          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/Q
                         net (fo=1, routed)           0.085     2.082    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[0]
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.045     2.127 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.127    tangerineSOCInst/pixelGenInst/pgDisplayPtr[0]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.994     2.391    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y87          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/C
                         clock pessimism             -0.522     1.869    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.092     1.961    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.718     1.857    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y88          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDSE (Prop_fdse_C_Q)         0.141     1.998 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/Q
                         net (fo=1, routed)           0.086     2.084    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[12]
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.045     2.129 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[12]_i_1/O
                         net (fo=1, routed)           0.000     2.129    tangerineSOCInst/pixelGenInst/pgDisplayPtr[12]_i_1_n_0
    SLICE_X5Y88          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.996     2.393    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y88          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/C
                         clock pessimism             -0.523     1.870    
    SLICE_X5Y88          FDSE (Hold_fdse_C_D)         0.091     1.961    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.717     1.856    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y87          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/Q
                         net (fo=1, routed)           0.086     2.083    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[1]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.045     2.128 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.128    tangerineSOCInst/pixelGenInst/pgDisplayPtr[1]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.994     2.391    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y87          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[1]/C
                         clock pessimism             -0.522     1.869    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091     1.960    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y38     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y38     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y142     dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y142     dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y142     dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y142     dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y143     dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y143     dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y141     dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y141     dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y142     dvidInst/latched_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y142     dvidInst/latched_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y142     dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y142     dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y142     dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y142     dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y143     dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y143     dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y141     dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y141     dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y142     dvidInst/latched_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y142     dvidInst/latched_blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rs2_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.521ns  (logic 3.085ns (41.019%)  route 4.436ns (58.981%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 25.662 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.592    20.079    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][5]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.154    20.233 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=2, routed)           1.093    21.325    tangerineSOCInst/picorv32Inst/douta[21]
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.327    21.652 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[21]_i_1/O
                         net (fo=4, routed)           1.228    22.881    tangerineSOCInst/picorv32Inst/mem_rdata_q[21]_i_1_n_0
    SLICE_X16Y71         LUT3 (Prop_lut3_I2_O)        0.150    23.031 r  tangerineSOCInst/picorv32Inst/decoded_rs2_rep[1]_i_1/O
                         net (fo=2, routed)           0.523    23.553    tangerineSOCInst/picorv32Inst/decoded_rs2_rep[1]_i_1_n_0
    SLICE_X16Y71         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs2_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.806    25.662    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X16Y71         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs2_reg_rep[1]/C
                         clock pessimism              0.287    25.949    
                         clock uncertainty           -0.094    25.855    
    SLICE_X16Y71         FDRE (Setup_fdre_C_D)       -0.244    25.611    tangerineSOCInst/picorv32Inst/decoded_rs2_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         25.611    
                         arrival time                         -23.553    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.385ns  (logic 3.083ns (41.744%)  route 4.302ns (58.256%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.663ns = ( 25.663 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           1.411    22.805    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.148    22.953 r  tangerineSOCInst/picorv32Inst/decoded_rs2_rep[3]_i_1/O
                         net (fo=2, routed)           0.465    23.418    tangerineSOCInst/picorv32Inst/decoded_rs2_rep[3]_i_1_n_0
    SLICE_X15Y69         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.807    25.663    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y69         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[3]/C
                         clock pessimism              0.287    25.950    
                         clock uncertainty           -0.094    25.856    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.296    25.560    tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[3]
  -------------------------------------------------------------------
                         required time                         25.560    
                         arrival time                         -23.418    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.694ns  (logic 3.575ns (46.463%)  route 4.119ns (53.537%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 25.668 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           0.508    21.902    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I2_O)        0.124    22.026 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.026    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    22.243 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.185    23.428    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y84         LUT6 (Prop_lut6_I4_O)        0.299    23.727 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[26]_i_1/O
                         net (fo=1, routed)           0.000    23.727    tangerineSOCInst/picorv32Inst/reg_out[26]
    SLICE_X15Y84         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.812    25.668    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y84         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[26]/C
                         clock pessimism              0.287    25.955    
                         clock uncertainty           -0.094    25.861    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.031    25.892    tangerineSOCInst/picorv32Inst/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         25.892    
                         arrival time                         -23.727    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.690ns  (logic 3.575ns (46.487%)  route 4.115ns (53.513%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 25.668 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           0.508    21.902    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I2_O)        0.124    22.026 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.026    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    22.243 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.181    23.424    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y84         LUT6 (Prop_lut6_I4_O)        0.299    23.723 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000    23.723    tangerineSOCInst/picorv32Inst/reg_out[21]
    SLICE_X15Y84         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.812    25.668    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y84         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[21]/C
                         clock pessimism              0.287    25.955    
                         clock uncertainty           -0.094    25.861    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.029    25.890    tangerineSOCInst/picorv32Inst/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         25.890    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.610ns  (logic 3.575ns (46.980%)  route 4.035ns (53.020%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 25.666 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           0.508    21.902    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I2_O)        0.124    22.026 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.026    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    22.243 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.100    23.343    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y82         LUT6 (Prop_lut6_I4_O)        0.299    23.642 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.000    23.642    tangerineSOCInst/picorv32Inst/reg_out[17]
    SLICE_X15Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.810    25.666    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/C
                         clock pessimism              0.287    25.953    
                         clock uncertainty           -0.094    25.859    
    SLICE_X15Y82         FDRE (Setup_fdre_C_D)        0.029    25.888    tangerineSOCInst/picorv32Inst/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         25.888    
                         arrival time                         -23.642    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.659ns  (logic 3.575ns (46.679%)  route 4.084ns (53.321%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 25.669 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           0.508    21.902    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I2_O)        0.124    22.026 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.026    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    22.243 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.150    23.392    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X16Y86         LUT6 (Prop_lut6_I4_O)        0.299    23.691 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.000    23.691    tangerineSOCInst/picorv32Inst/reg_out[23]
    SLICE_X16Y86         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.813    25.669    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X16Y86         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[23]/C
                         clock pessimism              0.287    25.956    
                         clock uncertainty           -0.094    25.862    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.077    25.939    tangerineSOCInst/picorv32Inst/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         25.939    
                         arrival time                         -23.691    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.595ns  (logic 3.575ns (47.067%)  route 4.020ns (52.933%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 25.669 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           0.508    21.902    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I2_O)        0.124    22.026 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.026    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    22.243 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.086    23.329    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y85         LUT6 (Prop_lut6_I4_O)        0.299    23.628 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000    23.628    tangerineSOCInst/picorv32Inst/reg_out[18]
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.813    25.669    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[18]/C
                         clock pessimism              0.287    25.956    
                         clock uncertainty           -0.094    25.862    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.029    25.891    tangerineSOCInst/picorv32Inst/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         25.891    
                         arrival time                         -23.628    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.597ns  (logic 3.575ns (47.059%)  route 4.022ns (52.941%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 25.669 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           0.508    21.902    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I2_O)        0.124    22.026 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.026    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    22.243 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.088    23.330    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y85         LUT6 (Prop_lut6_I4_O)        0.299    23.629 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    23.629    tangerineSOCInst/picorv32Inst/reg_out[28]
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.813    25.669    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/C
                         clock pessimism              0.287    25.956    
                         clock uncertainty           -0.094    25.862    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.031    25.893    tangerineSOCInst/picorv32Inst/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         25.893    
                         arrival time                         -23.629    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rs2_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.270ns  (logic 3.083ns (42.405%)  route 4.187ns (57.595%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.663ns = ( 25.663 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           1.411    22.805    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.148    22.953 r  tangerineSOCInst/picorv32Inst/decoded_rs2_rep[3]_i_1/O
                         net (fo=2, routed)           0.350    23.303    tangerineSOCInst/picorv32Inst/decoded_rs2_rep[3]_i_1_n_0
    SLICE_X15Y69         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs2_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.807    25.663    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y69         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs2_reg_rep[3]/C
                         clock pessimism              0.287    25.950    
                         clock uncertainty           -0.094    25.856    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.247    25.609    tangerineSOCInst/picorv32Inst/decoded_rs2_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         25.609    
                         arrival time                         -23.303    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.543ns  (logic 3.575ns (47.396%)  route 3.968ns (52.604%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 25.657 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501    19.988    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][7]
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.149    20.137 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.925    21.062    tangerineSOCInst/picorv32Inst/douta[23]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.332    21.394 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1/O
                         net (fo=4, routed)           0.508    21.902    tangerineSOCInst/picorv32Inst/mem_rdata_q[23]_i_1_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I2_O)        0.124    22.026 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.026    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    22.243 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.034    23.276    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.299    23.575 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[11]_i_1/O
                         net (fo=1, routed)           0.000    23.575    tangerineSOCInst/picorv32Inst/reg_out[11]
    SLICE_X22Y72         FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.801    25.657    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X22Y72         FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[11]/C
                         clock pessimism              0.287    25.944    
                         clock uncertainty           -0.094    25.850    
    SLICE_X22Y72         FDSE (Setup_fdse_C_D)        0.077    25.927    tangerineSOCInst/picorv32Inst/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                         25.927    
                         arrival time                         -23.575    
  -------------------------------------------------------------------
                         slack                                  2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.308ns (79.628%)  route 0.079ns (20.372%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.694     1.833    tangerineSOCInst/clk50
    SLICE_X11Y99         FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/Q
                         net (fo=3, routed)           0.078     2.052    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[12]
    SLICE_X11Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.165 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.166    tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.220 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.220    tangerineSOCInst/minusOp[13]
    SLICE_X11Y100        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.900     2.297    tangerineSOCInst/clk50
    SLICE_X11Y100        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/C
                         clock pessimism             -0.263     2.033    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.138    tangerineSOCInst/tickTimerPrescalerCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.658%)  route 0.311ns (57.342%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.627     1.765    tangerineSOCInst/clk50
    SLICE_X11Y103        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.906 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/Q
                         net (fo=3, routed)           0.078     1.984    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[27]
    SLICE_X10Y103        LUT5 (Prop_lut5_I1_O)        0.045     2.029 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_6/O
                         net (fo=11, routed)          0.232     2.262    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_6_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.307 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_2/O
                         net (fo=1, routed)           0.000     2.307    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_2_n_0
    SLICE_X10Y99         FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.971     2.368    tangerineSOCInst/clk50
    SLICE_X10Y99         FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[15]/C
                         clock pessimism             -0.263     2.104    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.121     2.225    tangerineSOCInst/tickTimerPrescalerCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.344ns (81.362%)  route 0.079ns (18.637%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.694     1.833    tangerineSOCInst/clk50
    SLICE_X11Y99         FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/Q
                         net (fo=3, routed)           0.078     2.052    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[12]
    SLICE_X11Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.165 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.166    tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.256 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.256    tangerineSOCInst/minusOp[16]
    SLICE_X11Y100        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.900     2.297    tangerineSOCInst/clk50
    SLICE_X11Y100        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/C
                         clock pessimism             -0.263     2.033    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.138    tangerineSOCInst/tickTimerPrescalerCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_imm_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.672%)  route 0.066ns (26.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.685     1.824    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y69         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[12]/Q
                         net (fo=2, routed)           0.066     2.031    tangerineSOCInst/picorv32Inst/decoded_imm_j[12]
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.076 r  tangerineSOCInst/picorv32Inst/decoded_imm[12]_i_1/O
                         net (fo=1, routed)           0.000     2.076    tangerineSOCInst/picorv32Inst/decoded_imm[12]_i_1_n_0
    SLICE_X14Y69         FDSE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.959     2.356    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X14Y69         FDSE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_reg[12]/C
                         clock pessimism             -0.519     1.837    
    SLICE_X14Y69         FDSE (Hold_fdse_C_D)         0.121     1.958    tangerineSOCInst/picorv32Inst/decoded_imm_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.347ns (81.494%)  route 0.079ns (18.506%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.694     1.833    tangerineSOCInst/clk50
    SLICE_X11Y99         FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/Q
                         net (fo=3, routed)           0.078     2.052    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[12]
    SLICE_X11Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.165 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.166    tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.205 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.205    tangerineSOCInst/tickTimerPrescalerCounter_reg[16]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.259 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.259    tangerineSOCInst/minusOp[17]
    SLICE_X11Y101        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.900     2.297    tangerineSOCInst/clk50
    SLICE_X11Y101        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[17]/C
                         clock pessimism             -0.263     2.033    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     2.138    tangerineSOCInst/tickTimerPrescalerCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_imm_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.523%)  route 0.070ns (27.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.685     1.824    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y69         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  tangerineSOCInst/picorv32Inst/decoded_imm_j_reg[13]/Q
                         net (fo=2, routed)           0.070     2.035    tangerineSOCInst/picorv32Inst/decoded_imm_j[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.080 r  tangerineSOCInst/picorv32Inst/decoded_imm[13]_i_1/O
                         net (fo=1, routed)           0.000     2.080    tangerineSOCInst/picorv32Inst/decoded_imm[13]_i_1_n_0
    SLICE_X14Y69         FDSE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.959     2.356    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X14Y69         FDSE                                         r  tangerineSOCInst/picorv32Inst/decoded_imm_reg[13]/C
                         clock pessimism             -0.519     1.837    
    SLICE_X14Y69         FDSE (Hold_fdse_C_D)         0.120     1.957    tangerineSOCInst/picorv32Inst/decoded_imm_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.677     1.816    tangerineSOCInst/picorv32Inst/pcpi_div/clk50
    SLICE_X37Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[12]/Q
                         net (fo=3, routed)           0.077     2.034    tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg_n_0_[12]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd[12]_i_1/O
                         net (fo=1, routed)           0.000     2.079    tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd[12]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.951     2.348    tangerineSOCInst/picorv32Inst/pcpi_div/clk50
    SLICE_X36Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd_reg[12]/C
                         clock pessimism             -0.519     1.829    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.121     1.950    tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.676     1.815    tangerineSOCInst/picorv32Inst/pcpi_div/clk50
    SLICE_X37Y81         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.956 r  tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg[6]/Q
                         net (fo=3, routed)           0.077     2.033    tangerineSOCInst/picorv32Inst/pcpi_div/quotient_reg_n_0_[6]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.078 r  tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd[6]_i_1/O
                         net (fo=1, routed)           0.000     2.078    tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd[6]_i_1_n_0
    SLICE_X36Y81         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.950     2.347    tangerineSOCInst/picorv32Inst/pcpi_div/clk50
    SLICE_X36Y81         FDRE                                         r  tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd_reg[6]/C
                         clock pessimism             -0.519     1.828    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.121     1.949    tangerineSOCInst/picorv32Inst/pcpi_div/pcpi_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.358ns (81.960%)  route 0.079ns (18.040%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.694     1.833    tangerineSOCInst/clk50
    SLICE_X11Y99         FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]/Q
                         net (fo=3, routed)           0.078     2.052    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[12]
    SLICE_X11Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.165 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.166    tangerineSOCInst/tickTimerPrescalerCounter_reg[12]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.205 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.205    tangerineSOCInst/tickTimerPrescalerCounter_reg[16]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.270 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.270    tangerineSOCInst/minusOp[19]
    SLICE_X11Y101        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.900     2.297    tangerineSOCInst/clk50
    SLICE_X11Y101        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[19]/C
                         clock pessimism             -0.263     2.033    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     2.138    tangerineSOCInst/tickTimerPrescalerCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.372ns (61.865%)  route 0.229ns (38.135%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.628     1.766    tangerineSOCInst/clk50
    SLICE_X11Y100        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.907 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[13]/Q
                         net (fo=3, routed)           0.078     1.985    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[13]
    SLICE_X11Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.109 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.151     2.261    tangerineSOCInst/minusOp[14]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.107     2.368 r  tangerineSOCInst/tickTimerPrescalerCounter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.368    tangerineSOCInst/tickTimerPrescalerCounter[14]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.971     2.368    tangerineSOCInst/clk50
    SLICE_X10Y99         FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[14]/C
                         clock pessimism             -0.263     2.104    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.120     2.224    tangerineSOCInst/tickTimerPrescalerCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y33      tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y35      tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y15     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y16     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y14     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y73     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    clk_wiz_0Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.766ns (15.343%)  route 4.227ns (84.657%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 15.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.845     5.900    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X6Y135         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     6.418 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=7, routed)           3.379     9.797    tangerineSOCInst/picorv32Inst/pgVSync
    SLICE_X6Y78          LUT5 (Prop_lut5_I0_O)        0.124     9.921 f  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_2/O
                         net (fo=1, routed)           0.847    10.768    tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124    10.892 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000    10.892    tangerineSOCInst/picorv32Inst_n_64
    SLICE_X8Y75          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.801    15.657    tangerineSOCInst/clk100
    SLICE_X8Y75          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism              0.070    15.727    
                         clock uncertainty           -0.225    15.502    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.077    15.579    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         15.579    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  4.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.254ns (12.760%)  route 1.737ns (87.240%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.650     1.788    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X6Y135         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.164     1.952 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=7, routed)           1.325     3.278    tangerineSOCInst/picorv32Inst/pgVSync
    SLICE_X6Y78          LUT5 (Prop_lut5_I0_O)        0.045     3.323 f  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_2/O
                         net (fo=1, routed)           0.411     3.734    tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_2_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.045     3.779 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     3.779    tangerineSOCInst/picorv32Inst_n_64
    SLICE_X8Y75          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.954     2.351    tangerineSOCInst/clk100
    SLICE_X8Y75          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism             -0.178     2.173    
                         clock uncertainty            0.225     2.398    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.120     2.518    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  1.261    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.413ns (22.473%)  route 4.875ns (77.527%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 15.662 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.976    12.279    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X13Y71         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.806    15.662    tangerineSOCInst/clk100
    SLICE_X13Y71         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/C
                         clock pessimism              0.070    15.732    
                         clock uncertainty           -0.214    15.518    
    SLICE_X13Y71         FDRE (Setup_fdre_C_CE)      -0.408    15.110    tangerineSOCInst/registersDoutForCPU_reg[20]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.413ns (22.484%)  route 4.871ns (77.516%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.660ns = ( 15.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.973    12.276    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X13Y72         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.804    15.660    tangerineSOCInst/clk100
    SLICE_X13Y72         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[22]/C
                         clock pessimism              0.070    15.730    
                         clock uncertainty           -0.214    15.516    
    SLICE_X13Y72         FDRE (Setup_fdre_C_CE)      -0.408    15.108    tangerineSOCInst/registersDoutForCPU_reg[22]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.413ns (22.484%)  route 4.871ns (77.516%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.660ns = ( 15.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.973    12.276    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X13Y72         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.804    15.660    tangerineSOCInst/clk100
    SLICE_X13Y72         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[23]/C
                         clock pessimism              0.070    15.730    
                         clock uncertainty           -0.214    15.516    
    SLICE_X13Y72         FDRE (Setup_fdre_C_CE)      -0.408    15.108    tangerineSOCInst/registersDoutForCPU_reg[23]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.413ns (22.414%)  route 4.891ns (77.586%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 15.662 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.992    12.296    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X8Y71          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.806    15.662    tangerineSOCInst/clk100
    SLICE_X8Y71          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[2]/C
                         clock pessimism              0.070    15.732    
                         clock uncertainty           -0.214    15.518    
    SLICE_X8Y71          FDRE (Setup_fdre_C_CE)      -0.372    15.146    tangerineSOCInst/registersDoutForCPU_reg[2]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.413ns (22.426%)  route 4.888ns (77.574%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.661ns = ( 15.661 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.989    12.293    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X10Y72         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.805    15.661    tangerineSOCInst/clk100
    SLICE_X10Y72         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[21]/C
                         clock pessimism              0.070    15.731    
                         clock uncertainty           -0.214    15.517    
    SLICE_X10Y72         FDRE (Setup_fdre_C_CE)      -0.372    15.145    tangerineSOCInst/registersDoutForCPU_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.413ns (22.659%)  route 4.823ns (77.341%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 15.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.924    12.228    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X8Y75          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.801    15.657    tangerineSOCInst/clk100
    SLICE_X8Y75          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism              0.070    15.727    
                         clock uncertainty           -0.214    15.513    
    SLICE_X8Y75          FDRE (Setup_fdre_C_CE)      -0.372    15.141    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.413ns (22.719%)  route 4.807ns (77.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.659ns = ( 15.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.908    12.211    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X8Y73          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.803    15.659    tangerineSOCInst/clk100
    SLICE_X8Y73          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[26]/C
                         clock pessimism              0.070    15.729    
                         clock uncertainty           -0.214    15.515    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.372    15.143    tangerineSOCInst/registersDoutForCPU_reg[26]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.413ns (22.719%)  route 4.807ns (77.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.659ns = ( 15.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.908    12.211    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X8Y73          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.803    15.659    tangerineSOCInst/clk100
    SLICE_X8Y73          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[29]/C
                         clock pessimism              0.070    15.729    
                         clock uncertainty           -0.214    15.515    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.372    15.143    tangerineSOCInst/registersDoutForCPU_reg[29]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.413ns (22.907%)  route 4.755ns (77.093%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.857    12.160    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X10Y74         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.802    15.658    tangerineSOCInst/clk100
    SLICE_X10Y74         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[19]/C
                         clock pessimism              0.070    15.728    
                         clock uncertainty           -0.214    15.514    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.372    15.142    tangerineSOCInst/registersDoutForCPU_reg[19]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.413ns (22.907%)  route 4.755ns (77.093%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.937     5.992    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y83         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.456     6.448 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[27]/Q
                         net (fo=2, routed)           1.005     7.453    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q_reg[8][4]
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.152     7.605 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[31]_i_7/O
                         net (fo=17, routed)          1.316     8.922    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.332     9.254 f  tangerineSOCInst/picorv32Inst/registerState_i_2/O
                         net (fo=5, routed)           0.644     9.898    tangerineSOCInst/picorv32Inst/registerState_i_2_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I2_O)        0.118    10.016 r  tangerineSOCInst/picorv32Inst/vmMode[15]_i_2/O
                         net (fo=4, routed)           0.933    10.949    tangerineSOCInst/picorv32Inst/vmMode[15]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.355    11.304 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_1/O
                         net (fo=32, routed)          0.857    12.160    tangerineSOCInst/picorv32Inst_n_76
    SLICE_X10Y74         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    15.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637    11.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.802    15.658    tangerineSOCInst/clk100
    SLICE_X10Y74         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[27]/C
                         clock pessimism              0.070    15.728    
                         clock uncertainty           -0.214    15.514    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.372    15.142    tangerineSOCInst/registersDoutForCPU_reg[27]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  2.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.096%)  route 0.586ns (75.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.676     1.815    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X24Y73         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDRE (Prop_fdre_C_Q)         0.141     1.956 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[8]/Q
                         net (fo=22, routed)          0.586     2.542    tangerineSOCInst/picorv32Inst/Q[6]
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.045     2.587 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[4]_i_1/O
                         net (fo=1, routed)           0.000     2.587    tangerineSOCInst/picorv32Inst_n_60
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.957     2.354    tangerineSOCInst/clk100
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[4]/C
                         clock pessimism             -0.178     2.176    
                         clock uncertainty            0.214     2.390    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.091     2.481    tangerineSOCInst/registersDoutForCPU_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.208ns (24.778%)  route 0.631ns (75.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.687     1.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X14Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164     1.990 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=3, routed)           0.631     2.621    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[18]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.044     2.665 r  tangerineSOCInst/sdramDMAInst/sdramA[9]_i_1/O
                         net (fo=1, routed)           0.000     2.665    tangerineSOCInst/sdramDMAInst/p_1_in[9]
    SLICE_X8Y81          FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.961     2.358    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y81          FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[9]/C
                         clock pessimism             -0.178     2.180    
                         clock uncertainty            0.214     2.394    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.131     2.525    tangerineSOCInst/sdramDMAInst/sdramA_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.283%)  route 0.649ns (77.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.686     1.825    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y81         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[19]/Q
                         net (fo=1, routed)           0.649     2.615    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[17]
    SLICE_X10Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.660 r  tangerineSOCInst/sdramDMAInst/sdramA[8]_i_1/O
                         net (fo=1, routed)           0.000     2.660    tangerineSOCInst/sdramDMAInst/p_1_in[8]
    SLICE_X10Y80         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.960     2.357    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y80         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/C
                         clock pessimism             -0.178     2.179    
                         clock uncertainty            0.214     2.393    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.121     2.514    tangerineSOCInst/sdramDMAInst/sdramA_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (25.979%)  route 0.595ns (74.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.693     1.832    tangerineSOCInst/clk50
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.996 r  tangerineSOCInst/tickTimerCounter_reg[30]/Q
                         net (fo=2, routed)           0.595     2.591    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[30]
    SLICE_X9Y77          LUT5 (Prop_lut5_I3_O)        0.045     2.636 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[30]_i_1/O
                         net (fo=1, routed)           0.000     2.636    tangerineSOCInst/picorv32Inst_n_34
    SLICE_X9Y77          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.957     2.354    tangerineSOCInst/clk100
    SLICE_X9Y77          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[30]/C
                         clock pessimism             -0.178     2.176    
                         clock uncertainty            0.214     2.390    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.092     2.482    tangerineSOCInst/registersDoutForCPU_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.938%)  route 0.597ns (74.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.692     1.831    tangerineSOCInst/clk50
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.995 r  tangerineSOCInst/tickTimerCounter_reg[25]/Q
                         net (fo=2, routed)           0.597     2.592    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[25]
    SLICE_X9Y75          LUT5 (Prop_lut5_I3_O)        0.045     2.637 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[25]_i_1/O
                         net (fo=1, routed)           0.000     2.637    tangerineSOCInst/picorv32Inst_n_39
    SLICE_X9Y75          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.954     2.351    tangerineSOCInst/clk100
    SLICE_X9Y75          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[25]/C
                         clock pessimism             -0.178     2.173    
                         clock uncertainty            0.214     2.387    
    SLICE_X9Y75          FDRE (Hold_fdre_C_D)         0.091     2.478    tangerineSOCInst/registersDoutForCPU_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.691%)  route 0.637ns (75.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.693     1.832    tangerineSOCInst/clk50
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.996 r  tangerineSOCInst/tickTimerCounter_reg[31]/Q
                         net (fo=2, routed)           0.637     2.633    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[31]
    SLICE_X10Y77         LUT5 (Prop_lut5_I3_O)        0.045     2.678 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[31]_i_2/O
                         net (fo=1, routed)           0.000     2.678    tangerineSOCInst/picorv32Inst_n_33
    SLICE_X10Y77         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.957     2.354    tangerineSOCInst/clk100
    SLICE_X10Y77         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[31]/C
                         clock pessimism             -0.178     2.176    
                         clock uncertainty            0.214     2.390    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.121     2.511    tangerineSOCInst/registersDoutForCPU_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.209ns (24.213%)  route 0.654ns (75.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.680     1.819    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X14Y75         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     1.983 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[15]/Q
                         net (fo=1, routed)           0.654     2.637    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[13]
    SLICE_X10Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.682 r  tangerineSOCInst/sdramDMAInst/sdramA[4]_i_1/O
                         net (fo=1, routed)           0.000     2.682    tangerineSOCInst/sdramDMAInst/p_1_in[4]
    SLICE_X10Y80         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.960     2.357    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y80         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/C
                         clock pessimism             -0.178     2.179    
                         clock uncertainty            0.214     2.393    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.121     2.514    tangerineSOCInst/sdramDMAInst/sdramA_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.687     1.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X11Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[17]/Q
                         net (fo=1, routed)           0.673     2.640    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[15]
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.045     2.685 r  tangerineSOCInst/sdramDMAInst/sdramA[6]_i_1/O
                         net (fo=1, routed)           0.000     2.685    tangerineSOCInst/sdramDMAInst/p_1_in[6]
    SLICE_X10Y81         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.961     2.358    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y81         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[6]/C
                         clock pessimism             -0.178     2.180    
                         clock uncertainty            0.214     2.394    
    SLICE_X10Y81         FDCE (Hold_fdce_C_D)         0.121     2.515    tangerineSOCInst/sdramDMAInst/sdramA_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/gpoRegister_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.513%)  route 0.664ns (82.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.678     1.817    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X27Y77         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  tangerineSOCInst/picorv32Inst/mem_wdata_reg[21]/Q
                         net (fo=4, routed)           0.664     2.622    tangerineSOCInst/dina[21]
    SLICE_X10Y73         FDRE                                         r  tangerineSOCInst/gpoRegister_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.955     2.352    tangerineSOCInst/clk100
    SLICE_X10Y73         FDRE                                         r  tangerineSOCInst/gpoRegister_reg[21]/C
                         clock pessimism             -0.178     2.174    
                         clock uncertainty            0.214     2.388    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.052     2.440    tangerineSOCInst/gpoRegister_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.020%)  route 0.659ns (77.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.681     1.820    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X21Y72         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.141     1.961 f  tangerineSOCInst/picorv32Inst/mem_addr_reg[6]/Q
                         net (fo=22, routed)          0.659     2.620    tangerineSOCInst/picorv32Inst/Q[4]
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.045     2.665 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[7]_i_1/O
                         net (fo=1, routed)           0.000     2.665    tangerineSOCInst/picorv32Inst_n_57
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.957     2.354    tangerineSOCInst/clk100
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[7]/C
                         clock pessimism             -0.178     2.176    
                         clock uncertainty            0.214     2.390    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.092     2.482    tangerineSOCInst/registersDoutForCPU_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.580ns (21.499%)  route 2.118ns (78.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.770     5.825    dvidInst/clk25
    SLICE_X9Y141         FDRE                                         r  dvidInst/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456     6.281 r  dvidInst/latched_blue_reg[6]/Q
                         net (fo=1, routed)           2.118     8.399    dvidInst/latched_blue[6]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.124     8.523 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     8.523    dvidInst/shift_blue_0[6]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.070    13.658    
                         clock uncertainty           -0.225    13.433    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.079    13.512    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.580ns (22.232%)  route 2.029ns (77.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.850     5.905    dvidInst/clk25
    SLICE_X4Y143         FDRE                                         r  dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.456     6.361 r  dvidInst/latched_blue_reg[2]/Q
                         net (fo=2, routed)           2.029     8.390    dvidInst/latched_blue[2]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.124     8.514 r  dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.514    dvidInst/shift_blue_0[2]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[2]/C
                         clock pessimism              0.070    13.658    
                         clock uncertainty           -0.225    13.433    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.081    13.514    dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.608ns (23.058%)  route 2.029ns (76.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.850     5.905    dvidInst/clk25
    SLICE_X4Y143         FDRE                                         r  dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.456     6.361 r  dvidInst/latched_blue_reg[2]/Q
                         net (fo=2, routed)           2.029     8.390    dvidInst/latched_blue[2]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.152     8.542 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     8.542    dvidInst/shift_blue_0[4]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism              0.070    13.658    
                         clock uncertainty           -0.225    13.433    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.118    13.551    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.419ns (17.781%)  route 1.937ns (82.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.770     5.825    dvidInst/clk25
    SLICE_X9Y142         FDRE                                         r  dvidInst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.419     6.244 r  dvidInst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           1.937     8.181    dvidInst/latched_blue[8]
    SLICE_X7Y143         FDRE                                         r  dvidInst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X7Y143         FDRE                                         r  dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.070    13.658    
                         clock uncertainty           -0.225    13.433    
    SLICE_X7Y143         FDRE (Setup_fdre_C_D)       -0.242    13.191    dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.608ns (23.805%)  route 1.946ns (76.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 13.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.851     5.906    dvidInst/clk25
    SLICE_X1Y143         FDRE                                         r  dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.456     6.362 r  dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.946     8.308    dvidInst/latched_red[5]
    SLICE_X0Y143         LUT3 (Prop_lut3_I2_O)        0.152     8.460 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     8.460    dvidInst/shift_red[5]
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.732    13.589    dvidInst/clk125
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.070    13.659    
                         clock uncertainty           -0.225    13.434    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)        0.075    13.509    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.799ns (30.391%)  route 1.830ns (69.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.770     5.825    dvidInst/clk25
    SLICE_X8Y142         FDRE                                         r  dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_fdre_C_Q)         0.478     6.303 r  dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           1.830     8.133    dvidInst/latched_blue[1]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.321     8.454 r  dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     8.454    dvidInst/shift_blue_0[1]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[1]/C
                         clock pessimism              0.070    13.658    
                         clock uncertainty           -0.225    13.433    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.118    13.551    dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.605ns (23.461%)  route 1.974ns (76.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 13.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.770     5.825    dvidInst/clk25
    SLICE_X9Y141         FDRE                                         r  dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456     6.281 r  dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           1.974     8.255    dvidInst/latched_blue[7]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.149     8.404 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     8.404    dvidInst/shift_blue_0[7]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.731    13.588    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism              0.070    13.658    
                         clock uncertainty           -0.225    13.433    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)        0.118    13.551    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.718ns (29.265%)  route 1.735ns (70.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 13.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.850     5.905    dvidInst/clk25
    SLICE_X4Y145         FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.419     6.324 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=2, routed)           1.735     8.059    dvidInst/latched_green[2]
    SLICE_X2Y145         LUT3 (Prop_lut3_I2_O)        0.299     8.358 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     8.358    dvidInst/shift_green_1[2]
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.732    13.589    dvidInst/clk125
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.070    13.659    
                         clock uncertainty           -0.225    13.434    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)        0.077    13.511    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.511    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.744ns (30.007%)  route 1.735ns (69.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 13.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.850     5.905    dvidInst/clk25
    SLICE_X4Y145         FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.419     6.324 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=2, routed)           1.735     8.059    dvidInst/latched_green[2]
    SLICE_X2Y145         LUT3 (Prop_lut3_I2_O)        0.325     8.384 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     8.384    dvidInst/shift_green_1[4]
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.732    13.589    dvidInst/clk125
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.070    13.659    
                         clock uncertainty           -0.225    13.434    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)        0.118    13.552    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.892%)  route 1.750ns (75.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 13.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.851     5.906    dvidInst/clk25
    SLICE_X1Y143         FDRE                                         r  dvidInst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.456     6.362 r  dvidInst/latched_red_reg[6]/Q
                         net (fo=1, routed)           1.750     8.112    dvidInst/latched_red[6]
    SLICE_X0Y143         LUT3 (Prop_lut3_I2_O)        0.124     8.236 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     8.236    dvidInst/shift_red[6]
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    13.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.637     9.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.574    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.732    13.589    dvidInst/clk125
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.070    13.659    
                         clock uncertainty           -0.225    13.434    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)        0.031    13.465    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  5.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.184ns (22.167%)  route 0.646ns (77.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.655     1.793    dvidInst/clk25
    SLICE_X3Y144         FDRE                                         r  dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           0.646     2.580    dvidInst/latched_green[7]
    SLICE_X2Y145         LUT3 (Prop_lut3_I2_O)        0.043     2.623 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.623    dvidInst/shift_green_1[7]
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.929     2.326    dvidInst/clk125
    SLICE_X2Y145         FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism             -0.178     2.148    
                         clock uncertainty            0.225     2.373    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.131     2.504    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.184ns (22.096%)  route 0.649ns (77.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.653     1.791    dvidInst/clk25
    SLICE_X7Y142         FDRE                                         r  dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           0.649     2.581    dvidInst/latched_blue[5]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.043     2.624 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.624    dvidInst/shift_blue_0[5]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.928     2.325    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism             -0.178     2.147    
                         clock uncertainty            0.225     2.372    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.131     2.503    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.185ns (22.135%)  route 0.651ns (77.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.654     1.792    dvidInst/clk25
    SLICE_X4Y145         FDRE                                         r  dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.651     2.584    dvidInst/latched_green[5]
    SLICE_X2Y147         LUT3 (Prop_lut3_I2_O)        0.044     2.628 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.628    dvidInst/shift_green_1[5]
    SLICE_X2Y147         FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X2Y147         FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism             -0.178     2.149    
                         clock uncertainty            0.225     2.374    
    SLICE_X2Y147         FDRE (Hold_fdre_C_D)         0.131     2.505    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.535%)  route 0.643ns (75.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.626     1.764    dvidInst/clk25
    SLICE_X8Y141         FDRE                                         r  dvidInst/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.164     1.928 r  dvidInst/latched_blue_reg[3]/Q
                         net (fo=1, routed)           0.643     2.571    dvidInst/latched_blue[3]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.045     2.616 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.616    dvidInst/shift_blue_0[3]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.928     2.325    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism             -0.178     2.147    
                         clock uncertainty            0.225     2.372    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.121     2.493    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.383%)  route 0.609ns (76.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.655     1.793    dvidInst/clk25
    SLICE_X1Y143         FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           0.609     2.544    dvidInst/latched_red[3]
    SLICE_X0Y143         LUT3 (Prop_lut3_I2_O)        0.045     2.589 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.589    dvidInst/shift_red[3]
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.929     2.326    dvidInst/clk125
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.178     2.148    
                         clock uncertainty            0.225     2.373    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092     2.465    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.187ns (21.708%)  route 0.674ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.656     1.794    dvidInst/clk25
    SLICE_X3Y147         FDRE                                         r  dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.935 r  dvidInst/latched_green_reg[1]/Q
                         net (fo=2, routed)           0.674     2.610    dvidInst/latched_green[1]
    SLICE_X2Y147         LUT3 (Prop_lut3_I2_O)        0.046     2.656 r  dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.656    dvidInst/shift_green_1[1]
    SLICE_X2Y147         FDRE                                         r  dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X2Y147         FDRE                                         r  dvidInst/shift_green_reg[1]/C
                         clock pessimism             -0.178     2.149    
                         clock uncertainty            0.225     2.374    
    SLICE_X2Y147         FDRE (Hold_fdre_C_D)         0.131     2.505    dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.642%)  route 0.673ns (78.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.656     1.794    dvidInst/clk25
    SLICE_X3Y147         FDRE                                         r  dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.935 r  dvidInst/latched_green_reg[1]/Q
                         net (fo=2, routed)           0.673     2.609    dvidInst/latched_green[1]
    SLICE_X2Y147         LUT3 (Prop_lut3_I2_O)        0.045     2.654 r  dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.654    dvidInst/shift_green_1[3]
    SLICE_X2Y147         FDRE                                         r  dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X2Y147         FDRE                                         r  dvidInst/shift_green_reg[3]/C
                         clock pessimism             -0.178     2.149    
                         clock uncertainty            0.225     2.374    
    SLICE_X2Y147         FDRE (Hold_fdre_C_D)         0.121     2.495    dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.017%)  route 0.624ns (82.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.655     1.793    dvidInst/clk25
    SLICE_X3Y143         FDRE                                         r  dvidInst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.128     1.921 r  dvidInst/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.624     2.545    dvidInst/latched_red[9]
    SLICE_X2Y143         FDRE                                         r  dvidInst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.929     2.326    dvidInst/clk125
    SLICE_X2Y143         FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism             -0.178     2.148    
                         clock uncertainty            0.225     2.373    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.010     2.383    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.345%)  route 0.685ns (78.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.653     1.791    dvidInst/clk25
    SLICE_X7Y142         FDRE                                         r  dvidInst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  dvidInst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.685     2.618    dvidInst/latched_blue[0]
    SLICE_X6Y143         LUT3 (Prop_lut3_I2_O)        0.045     2.663 r  dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.663    dvidInst/shift_blue_0[0]
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.928     2.325    dvidInst/clk125
    SLICE_X6Y143         FDRE                                         r  dvidInst/shift_blue_reg[0]/C
                         clock pessimism             -0.178     2.147    
                         clock uncertainty            0.225     2.372    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.120     2.492    dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.185ns (21.294%)  route 0.684ns (78.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.654     1.792    dvidInst/clk25
    SLICE_X0Y141         FDRE                                         r  dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           0.684     2.617    dvidInst/latched_red[7]
    SLICE_X0Y143         LUT3 (Prop_lut3_I2_O)        0.044     2.661 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.661    dvidInst/shift_red[7]
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.929     2.326    dvidInst/clk125
    SLICE_X0Y143         FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.178     2.148    
                         clock uncertainty            0.225     2.373    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107     2.480    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.200ns  (logic 1.120ns (26.666%)  route 3.080ns (73.334%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 45.586 - 40.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 36.060 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    36.060    tangerineSOCInst/clk100
    SLICE_X6Y76          FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    36.578 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=14, routed)          2.143    38.721    tangerineSOCInst/pixelGenInst/Q[1]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.152    38.873 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=1, routed)           0.425    39.298    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.326    39.624 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2/O
                         net (fo=3, routed)           0.512    40.136    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.124    40.260 r  tangerineSOCInst/pixelGenInst/vgaBlue[7]_i_1/O
                         net (fo=1, routed)           0.000    40.260    tangerineSOCInst/pixelGenInst_n_7
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.729    45.586    tangerineSOCInst/clk25
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/C
                         clock pessimism              0.070    45.656    
                         clock uncertainty           -0.225    45.431    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)        0.031    45.462    tangerineSOCInst/vgaBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         45.462    
                         arrival time                         -40.260    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.229ns  (logic 1.149ns (27.169%)  route 3.080ns (72.831%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 45.586 - 40.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 36.060 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    36.060    tangerineSOCInst/clk100
    SLICE_X6Y76          FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    36.578 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=14, routed)          2.143    38.721    tangerineSOCInst/pixelGenInst/Q[1]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.152    38.873 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=1, routed)           0.425    39.298    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.326    39.624 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2/O
                         net (fo=3, routed)           0.512    40.136    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.153    40.289 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_1/O
                         net (fo=1, routed)           0.000    40.289    tangerineSOCInst/pixelGenInst_n_3
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.729    45.586    tangerineSOCInst/clk25
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/C
                         clock pessimism              0.070    45.656    
                         clock uncertainty           -0.225    45.431    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)        0.075    45.506    tangerineSOCInst/vgaRed_reg[7]
  -------------------------------------------------------------------
                         required time                         45.506    
                         arrival time                         -40.289    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.096ns  (logic 1.114ns (27.196%)  route 2.982ns (72.804%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 45.586 - 40.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 36.060 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    36.060    tangerineSOCInst/clk100
    SLICE_X6Y76          FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    36.578 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=14, routed)          2.143    38.721    tangerineSOCInst/pixelGenInst/Q[1]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.152    38.873 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3/O
                         net (fo=1, routed)           0.425    39.298    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_3_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.326    39.624 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2/O
                         net (fo=3, routed)           0.414    40.038    tangerineSOCInst/pixelGenInst/vgaRed[7]_i_2_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.118    40.156 r  tangerineSOCInst/pixelGenInst/vgaGreen[7]_i_1/O
                         net (fo=1, routed)           0.000    40.156    tangerineSOCInst/pixelGenInst_n_11
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.729    45.586    tangerineSOCInst/clk25
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/C
                         clock pessimism              0.070    45.656    
                         clock uncertainty           -0.225    45.431    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)        0.075    45.506    tangerineSOCInst/vgaGreen_reg[7]
  -------------------------------------------------------------------
                         required time                         45.506    
                         arrival time                         -40.156    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.874ns  (logic 0.642ns (16.573%)  route 3.232ns (83.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 45.578 - 40.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 36.060 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    36.060    tangerineSOCInst/clk100
    SLICE_X6Y76          FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518    36.578 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=14, routed)          2.143    38.721    tangerineSOCInst/pixelGenInst/Q[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.124    38.845 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_1/O
                         net (fo=1, routed)           1.089    39.934    tangerineSOCInst/pixelGenInst_n_4
    SLICE_X3Y130         FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.721    45.578    tangerineSOCInst/clk25
    SLICE_X3Y130         FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/C
                         clock pessimism              0.070    45.648    
                         clock uncertainty           -0.225    45.423    
    SLICE_X3Y130         FDRE (Setup_fdre_C_D)       -0.067    45.356    tangerineSOCInst/vgaRed_reg[6]
  -------------------------------------------------------------------
                         required time                         45.356    
                         arrival time                         -39.934    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.925ns  (logic 0.932ns (23.745%)  route 2.993ns (76.255%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 45.755 - 40.000 ) 
    Source Clock Delay      (SCD):    5.986ns = ( 35.986 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.931    35.986    tangerineSOCInst/clk100
    SLICE_X9Y71          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.456    36.442 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           1.842    38.284    tangerineSOCInst/pixelGenInst/Q[3]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.150    38.434 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.441    38.875    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.326    39.201 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.710    39.911    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.899    45.755    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/C
                         clock pessimism              0.070    45.825    
                         clock uncertainty           -0.225    45.600    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.169    45.431    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]
  -------------------------------------------------------------------
                         required time                         45.431    
                         arrival time                         -39.911    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.925ns  (logic 0.932ns (23.745%)  route 2.993ns (76.255%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 45.755 - 40.000 ) 
    Source Clock Delay      (SCD):    5.986ns = ( 35.986 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.931    35.986    tangerineSOCInst/clk100
    SLICE_X9Y71          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.456    36.442 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           1.842    38.284    tangerineSOCInst/pixelGenInst/Q[3]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.150    38.434 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.441    38.875    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.326    39.201 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.710    39.911    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.899    45.755    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y97          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                         clock pessimism              0.070    45.825    
                         clock uncertainty           -0.225    45.600    
    SLICE_X2Y97          FDRE (Setup_fdre_C_CE)      -0.169    45.431    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[5]
  -------------------------------------------------------------------
                         required time                         45.431    
                         arrival time                         -39.911    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.592ns  (logic 0.932ns (25.947%)  route 2.660ns (74.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 45.753 - 40.000 ) 
    Source Clock Delay      (SCD):    5.986ns = ( 35.986 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.931    35.986    tangerineSOCInst/clk100
    SLICE_X9Y71          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.456    36.442 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           1.842    38.284    tangerineSOCInst/pixelGenInst/Q[3]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.150    38.434 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.441    38.875    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.326    39.201 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.377    39.578    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.897    45.753    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X3Y91          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism              0.070    45.823    
                         clock uncertainty           -0.225    45.598    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.205    45.393    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         45.393    
                         arrival time                         -39.578    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.584ns  (logic 0.932ns (26.001%)  route 2.652ns (73.999%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 45.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.986ns = ( 35.986 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.931    35.986    tangerineSOCInst/clk100
    SLICE_X9Y71          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.456    36.442 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           1.842    38.284    tangerineSOCInst/pixelGenInst/Q[3]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.150    38.434 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.441    38.875    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.326    39.201 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.369    39.570    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.895    45.751    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y92          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[2]/C
                         clock pessimism              0.070    45.821    
                         clock uncertainty           -0.225    45.596    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.205    45.391    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[2]
  -------------------------------------------------------------------
                         required time                         45.391    
                         arrival time                         -39.570    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.584ns  (logic 0.932ns (26.001%)  route 2.652ns (73.999%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 45.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.986ns = ( 35.986 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.931    35.986    tangerineSOCInst/clk100
    SLICE_X9Y71          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.456    36.442 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           1.842    38.284    tangerineSOCInst/pixelGenInst/Q[3]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.150    38.434 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.441    38.875    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.326    39.201 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.369    39.570    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.895    45.751    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y92          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/C
                         clock pessimism              0.070    45.821    
                         clock uncertainty           -0.225    45.596    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.205    45.391    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]
  -------------------------------------------------------------------
                         required time                         45.391    
                         arrival time                         -39.570    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.445ns  (logic 0.932ns (27.057%)  route 2.513ns (72.943%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 45.751 - 40.000 ) 
    Source Clock Delay      (SCD):    5.986ns = ( 35.986 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    36.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    31.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.931    35.986    tangerineSOCInst/clk100
    SLICE_X9Y71          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.456    36.442 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           1.842    38.284    tangerineSOCInst/pixelGenInst/Q[3]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.150    38.434 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.441    38.875    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.326    39.201 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.229    39.431    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    45.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    41.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.895    45.751    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y91          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism              0.070    45.821    
                         clock uncertainty           -0.225    45.596    
    SLICE_X4Y91          FDRE (Setup_fdre_C_CE)      -0.205    45.391    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         45.391    
                         arrival time                         -39.431    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.192ns (28.050%)  route 0.493ns (71.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.493     2.482    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.051     2.533 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_1/O
                         net (fo=1, routed)           0.000     2.533    tangerineSOCInst/pixelGenInst_n_3
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.107     2.478    tangerineSOCInst/vgaRed_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.413%)  route 0.493ns (72.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.493     2.482    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.045     2.527 r  tangerineSOCInst/pixelGenInst/vgaBlue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.527    tangerineSOCInst/pixelGenInst_n_7
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092     2.463    tangerineSOCInst/vgaBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.366%)  route 0.494ns (72.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.494     2.484    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.045     2.529 r  tangerineSOCInst/pixelGenInst/vgaRed[5]_i_1/O
                         net (fo=1, routed)           0.000     2.529    tangerineSOCInst/pixelGenInst_n_5
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaRed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaRed_reg[5]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092     2.463    tangerineSOCInst/vgaRed_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.187ns (24.332%)  route 0.582ns (75.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.582     2.571    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.046     2.617 r  tangerineSOCInst/pixelGenInst/vgaGreen[5]_i_1/O
                         net (fo=1, routed)           0.000     2.617    tangerineSOCInst/pixelGenInst_n_13
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.107     2.478    tangerineSOCInst/vgaGreen_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.234%)  route 0.582ns (75.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.582     2.571    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.045     2.616 r  tangerineSOCInst/pixelGenInst/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000     2.616    tangerineSOCInst/pixelGenInst_n_14
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.091     2.462    tangerineSOCInst/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.780%)  route 0.631ns (77.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.631     2.620    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.045     2.665 r  tangerineSOCInst/pixelGenInst/vgaRed[4]_i_1/O
                         net (fo=1, routed)           0.000     2.665    tangerineSOCInst/pixelGenInst_n_6
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaRed_reg[4]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.107     2.478    tangerineSOCInst/vgaRed_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.539%)  route 0.643ns (75.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.708     1.847    tangerineSOCInst/clk100
    SLICE_X6Y76          FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     2.011 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.521     2.532    tangerineSOCInst/pixelGenInst/Q[2]
    SLICE_X4Y91          LUT6 (Prop_lut6_I3_O)        0.045     2.577 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.122     2.699    tangerineSOCInst/pixelGenInst/pgState__0[1]
    SLICE_X4Y91          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.997     2.394    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y91          FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.178     2.216    
                         clock uncertainty            0.225     2.441    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.070     2.511    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.780%)  route 0.631ns (77.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.631     2.620    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.045     2.665 r  tangerineSOCInst/pixelGenInst/vgaGreen[6]_i_1/O
                         net (fo=1, routed)           0.000     2.665    tangerineSOCInst/pixelGenInst_n_12
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X4Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[6]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092     2.463    tangerineSOCInst/vgaGreen_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.184ns (21.945%)  route 0.654ns (78.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.654     2.644    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.043     2.687 r  tangerineSOCInst/pixelGenInst/vgaBlue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.687    tangerineSOCInst/pixelGenInst_n_8
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.107     2.478    tangerineSOCInst/vgaBlue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.185ns (22.038%)  route 0.654ns (77.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/clk100
    SLICE_X5Y78          FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.990 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=14, routed)          0.654     2.644    tangerineSOCInst/pixelGenInst/Q[0]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.044     2.688 r  tangerineSOCInst/pixelGenInst/vgaGreen[7]_i_1/O
                         net (fo=1, routed)           0.000     2.688    tangerineSOCInst/pixelGenInst_n_11
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X5Y109         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/C
                         clock pessimism             -0.178     2.146    
                         clock uncertainty            0.225     2.371    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.107     2.478    tangerineSOCInst/vgaGreen_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.972ns  (logic 1.344ns (27.030%)  route 3.628ns (72.970%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 25.668 - 20.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 16.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    16.060    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    16.516 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/Q
                         net (fo=1, routed)           0.987    17.503    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[31]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124    17.627 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3/O
                         net (fo=1, routed)           0.821    18.448    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.572 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2/O
                         net (fo=20, routed)          0.635    19.207    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.331 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.331    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    19.548 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.185    20.733    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y84         LUT6 (Prop_lut6_I4_O)        0.299    21.032 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[26]_i_1/O
                         net (fo=1, routed)           0.000    21.032    tangerineSOCInst/picorv32Inst/reg_out[26]
    SLICE_X15Y84         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.812    25.668    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y84         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[26]/C
                         clock pessimism              0.070    25.738    
                         clock uncertainty           -0.214    25.524    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.031    25.555    tangerineSOCInst/picorv32Inst/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         25.555    
                         arrival time                         -21.032    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.968ns  (logic 1.344ns (27.052%)  route 3.624ns (72.948%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 25.668 - 20.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 16.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    16.060    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    16.516 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/Q
                         net (fo=1, routed)           0.987    17.503    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[31]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124    17.627 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3/O
                         net (fo=1, routed)           0.821    18.448    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.572 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2/O
                         net (fo=20, routed)          0.635    19.207    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.331 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.331    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    19.548 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.181    20.729    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y84         LUT6 (Prop_lut6_I4_O)        0.299    21.028 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000    21.028    tangerineSOCInst/picorv32Inst/reg_out[21]
    SLICE_X15Y84         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.812    25.668    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y84         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[21]/C
                         clock pessimism              0.070    25.738    
                         clock uncertainty           -0.214    25.524    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.029    25.553    tangerineSOCInst/picorv32Inst/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         25.553    
                         arrival time                         -21.028    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_beq_bne_blt_bge_bltu_bgeu_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.009ns  (logic 1.242ns (24.795%)  route 3.767ns (75.205%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 25.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.989ns = ( 15.989 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.934    15.989    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    16.507 f  tangerineSOCInst/UARTInst/dout_reg[4]/Q
                         net (fo=1, routed)           0.990    17.497    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]_0[4]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124    17.621 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           1.016    18.636    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_3_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.124    18.760 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2/O
                         net (fo=5, routed)           1.175    19.935    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2_n_0
    SLICE_X19Y67         LUT5 (Prop_lut5_I0_O)        0.150    20.085 f  tangerineSOCInst/picorv32Inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=1, routed)           0.587    20.672    tangerineSOCInst/picorv32Inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X17Y67         LUT6 (Prop_lut6_I3_O)        0.326    20.998 r  tangerineSOCInst/picorv32Inst/is_beq_bne_blt_bge_bltu_bgeu_i_1/O
                         net (fo=1, routed)           0.000    20.998    tangerineSOCInst/picorv32Inst/is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0
    SLICE_X17Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_beq_bne_blt_bge_bltu_bgeu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.810    25.666    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_beq_bne_blt_bge_bltu_bgeu_reg/C
                         clock pessimism              0.070    25.736    
                         clock uncertainty           -0.214    25.522    
    SLICE_X17Y67         FDRE (Setup_fdre_C_D)        0.029    25.551    tangerineSOCInst/picorv32Inst/is_beq_bne_blt_bge_bltu_bgeu_reg
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                         -20.998    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_alu_reg_imm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.050ns  (logic 1.014ns (20.081%)  route 4.036ns (79.919%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 25.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.989ns = ( 15.989 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.934    15.989    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    16.507 r  tangerineSOCInst/UARTInst/dout_reg[4]/Q
                         net (fo=1, routed)           0.990    17.497    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]_0[4]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124    17.621 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           1.016    18.636    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_3_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.124    18.760 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2/O
                         net (fo=5, routed)           0.968    19.728    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2_n_0
    SLICE_X19Y68         LUT3 (Prop_lut3_I2_O)        0.124    19.852 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1/O
                         net (fo=8, routed)           1.063    20.914    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1_n_0
    SLICE_X18Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.038 r  tangerineSOCInst/picorv32Inst/is_alu_reg_imm_i_1/O
                         net (fo=1, routed)           0.000    21.038    tangerineSOCInst/picorv32Inst/is_alu_reg_imm_i_1_n_0
    SLICE_X18Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_alu_reg_imm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.810    25.666    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X18Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_alu_reg_imm_reg/C
                         clock pessimism              0.070    25.736    
                         clock uncertainty           -0.214    25.522    
    SLICE_X18Y67         FDRE (Setup_fdre_C_D)        0.077    25.599    tangerineSOCInst/picorv32Inst/is_alu_reg_imm_reg
  -------------------------------------------------------------------
                         required time                         25.599    
                         arrival time                         -21.038    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.044ns  (logic 1.217ns (24.129%)  route 3.827ns (75.871%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 25.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.989ns = ( 15.989 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.934    15.989    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    16.507 r  tangerineSOCInst/UARTInst/dout_reg[5]/Q
                         net (fo=1, routed)           1.027    17.534    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]_0[5]
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.658 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[5]_i_3/O
                         net (fo=1, routed)           0.974    18.632    tangerineSOCInst/picorv32Inst/mem_rdata_q[5]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124    18.756 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[5]_i_2/O
                         net (fo=4, routed)           0.780    19.536    tangerineSOCInst/picorv32Inst/mem_rdata_q[5]_i_2_n_0
    SLICE_X19Y68         LUT3 (Prop_lut3_I2_O)        0.119    19.655 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[5]_i_1/O
                         net (fo=8, routed)           1.045    20.701    tangerineSOCInst/picorv32Inst/mem_rdata_q[5]_i_1_n_0
    SLICE_X18Y67         LUT6 (Prop_lut6_I3_O)        0.332    21.033 r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    21.033    tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_2_n_0
    SLICE_X18Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.810    25.666    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X18Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_reg/C
                         clock pessimism              0.070    25.736    
                         clock uncertainty           -0.214    25.522    
    SLICE_X18Y67         FDRE (Setup_fdre_C_D)        0.079    25.601    tangerineSOCInst/picorv32Inst/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         25.601    
                         arrival time                         -21.033    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 tangerineSOCInst/UARTInst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.025ns  (logic 1.014ns (20.181%)  route 4.011ns (79.819%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 25.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.989ns = ( 15.989 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.934    15.989    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    16.507 f  tangerineSOCInst/UARTInst/dout_reg[4]/Q
                         net (fo=1, routed)           0.990    17.497    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]_0[4]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124    17.621 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_3/O
                         net (fo=1, routed)           1.016    18.636    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_3_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.124    18.760 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2/O
                         net (fo=5, routed)           0.968    19.728    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2_n_0
    SLICE_X19Y68         LUT3 (Prop_lut3_I2_O)        0.124    19.852 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1/O
                         net (fo=8, routed)           1.038    20.889    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1_n_0
    SLICE_X18Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.013 r  tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    21.013    tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X18Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.810    25.666    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X18Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.070    25.736    
                         clock uncertainty           -0.214    25.522    
    SLICE_X18Y67         FDRE (Setup_fdre_C_D)        0.079    25.601    tangerineSOCInst/picorv32Inst/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         25.601    
                         arrival time                         -21.013    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.888ns  (logic 1.344ns (27.499%)  route 3.544ns (72.501%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 25.666 - 20.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 16.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    16.060    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    16.516 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/Q
                         net (fo=1, routed)           0.987    17.503    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[31]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124    17.627 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3/O
                         net (fo=1, routed)           0.821    18.448    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.572 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2/O
                         net (fo=20, routed)          0.635    19.207    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.331 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.331    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    19.548 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.100    20.648    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y82         LUT6 (Prop_lut6_I4_O)        0.299    20.947 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.000    20.947    tangerineSOCInst/picorv32Inst/reg_out[17]
    SLICE_X15Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.810    25.666    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y82         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/C
                         clock pessimism              0.070    25.736    
                         clock uncertainty           -0.214    25.522    
    SLICE_X15Y82         FDRE (Setup_fdre_C_D)        0.029    25.551    tangerineSOCInst/picorv32Inst/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                         -20.947    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.937ns  (logic 1.344ns (27.225%)  route 3.593ns (72.775%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 25.669 - 20.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 16.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    16.060    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    16.516 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/Q
                         net (fo=1, routed)           0.987    17.503    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[31]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124    17.627 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3/O
                         net (fo=1, routed)           0.821    18.448    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.572 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2/O
                         net (fo=20, routed)          0.635    19.207    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.331 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.331    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    19.548 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.150    20.698    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X16Y86         LUT6 (Prop_lut6_I4_O)        0.299    20.997 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.000    20.997    tangerineSOCInst/picorv32Inst/reg_out[23]
    SLICE_X16Y86         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.813    25.669    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X16Y86         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[23]/C
                         clock pessimism              0.070    25.739    
                         clock uncertainty           -0.214    25.525    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.077    25.602    tangerineSOCInst/picorv32Inst/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         25.602    
                         arrival time                         -20.997    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.873ns  (logic 1.344ns (27.578%)  route 3.529ns (72.422%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 25.669 - 20.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 16.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    16.060    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    16.516 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/Q
                         net (fo=1, routed)           0.987    17.503    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[31]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124    17.627 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3/O
                         net (fo=1, routed)           0.821    18.448    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.572 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2/O
                         net (fo=20, routed)          0.635    19.207    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.331 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.331    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    19.548 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.086    20.634    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y85         LUT6 (Prop_lut6_I4_O)        0.299    20.933 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000    20.933    tangerineSOCInst/picorv32Inst/reg_out[18]
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.813    25.669    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[18]/C
                         clock pessimism              0.070    25.739    
                         clock uncertainty           -0.214    25.525    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.029    25.554    tangerineSOCInst/picorv32Inst/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         25.554    
                         arrival time                         -20.933    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.875ns  (logic 1.344ns (27.571%)  route 3.531ns (72.429%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 25.669 - 20.000 ) 
    Source Clock Delay      (SCD):    6.060ns = ( 16.060 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900    11.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.005    16.060    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    16.516 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]/Q
                         net (fo=1, routed)           0.987    17.503    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[31]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124    17.627 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3/O
                         net (fo=1, routed)           0.821    18.448    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_3_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.572 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2/O
                         net (fo=20, routed)          0.635    19.207    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_2_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.331 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.331    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    19.548 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          1.088    20.636    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X15Y85         LUT6 (Prop_lut6_I4_O)        0.299    20.935 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    20.935    tangerineSOCInst/picorv32Inst/reg_out[28]
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    25.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637    21.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.813    25.669    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/C
                         clock pessimism              0.070    25.739    
                         clock uncertainty           -0.214    25.525    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.031    25.556    tangerineSOCInst/picorv32Inst/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         25.556    
                         arrival time                         -20.935    
  -------------------------------------------------------------------
                         slack                                  4.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.276ns (31.468%)  route 0.601ns (68.532%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.683     1.822    tangerineSOCInst/clk100
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  tangerineSOCInst/registersDoutForCPU_reg[4]/Q
                         net (fo=1, routed)           0.091     2.054    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.045     2.099 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2/O
                         net (fo=5, routed)           0.335     2.434    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.479 r  tangerineSOCInst/picorv32Inst/reg_out[4]_i_3/O
                         net (fo=1, routed)           0.175     2.654    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[4]
    SLICE_X20Y72         LUT6 (Prop_lut6_I2_O)        0.045     2.699 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.699    tangerineSOCInst/picorv32Inst/reg_out[4]
    SLICE_X20Y72         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.955     2.352    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X20Y72         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[4]/C
                         clock pessimism             -0.178     2.174    
                         clock uncertainty            0.214     2.388    
    SLICE_X20Y72         FDRE (Hold_fdre_C_D)         0.121     2.509    tangerineSOCInst/picorv32Inst/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_auipc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.276ns (31.167%)  route 0.610ns (68.833%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.683     1.822    tangerineSOCInst/clk100
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  tangerineSOCInst/registersDoutForCPU_reg[4]/Q
                         net (fo=1, routed)           0.091     2.054    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.045     2.099 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2/O
                         net (fo=5, routed)           0.380     2.479    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2_n_0
    SLICE_X19Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.524 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1/O
                         net (fo=8, routed)           0.139     2.662    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1_n_0
    SLICE_X18Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.707 r  tangerineSOCInst/picorv32Inst/instr_auipc_i_1/O
                         net (fo=1, routed)           0.000     2.707    tangerineSOCInst/picorv32Inst/instr_auipc_i_1_n_0
    SLICE_X18Y66         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_auipc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.962     2.359    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X18Y66         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_auipc_reg/C
                         clock pessimism             -0.178     2.181    
                         clock uncertainty            0.214     2.395    
    SLICE_X18Y66         FDRE (Hold_fdre_C_D)         0.120     2.515    tangerineSOCInst/picorv32Inst/instr_auipc_reg
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.276ns (30.898%)  route 0.617ns (69.102%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.683     1.822    tangerineSOCInst/clk100
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.963 f  tangerineSOCInst/registersDoutForCPU_reg[4]/Q
                         net (fo=1, routed)           0.091     2.054    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.045     2.099 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2/O
                         net (fo=5, routed)           0.380     2.479    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2_n_0
    SLICE_X19Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.524 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1/O
                         net (fo=8, routed)           0.147     2.670    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1_n_0
    SLICE_X18Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.715 r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000     2.715    tangerineSOCInst/picorv32Inst/is_sb_sh_sw_i_2_n_0
    SLICE_X18Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.961     2.358    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X18Y67         FDRE                                         r  tangerineSOCInst/picorv32Inst/is_sb_sh_sw_reg/C
                         clock pessimism             -0.178     2.180    
                         clock uncertainty            0.214     2.394    
    SLICE_X18Y67         FDRE (Hold_fdre_C_D)         0.121     2.515    tangerineSOCInst/picorv32Inst/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.276ns (30.337%)  route 0.634ns (69.663%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.683     1.822    tangerineSOCInst/clk100
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.963 f  tangerineSOCInst/registersDoutForCPU_reg[4]/Q
                         net (fo=1, routed)           0.091     2.054    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.045     2.099 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2/O
                         net (fo=5, routed)           0.380     2.479    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2_n_0
    SLICE_X19Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.524 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1/O
                         net (fo=8, routed)           0.163     2.687    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_1_n_0
    SLICE_X18Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.732 r  tangerineSOCInst/picorv32Inst/instr_jal_i_1/O
                         net (fo=1, routed)           0.000     2.732    tangerineSOCInst/picorv32Inst/instr_jal_i_1_n_0
    SLICE_X18Y68         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.960     2.357    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X18Y68         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jal_reg/C
                         clock pessimism             -0.178     2.179    
                         clock uncertainty            0.214     2.393    
    SLICE_X18Y68         FDRE (Hold_fdre_C_D)         0.120     2.513    tangerineSOCInst/picorv32Inst/instr_jal_reg
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.254ns (28.907%)  route 0.625ns (71.093%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.681     1.820    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y76         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.164     1.984 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/Q
                         net (fo=2, routed)           0.295     2.278    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[16]
    SLICE_X11Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.323 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[16]_i_1/O
                         net (fo=4, routed)           0.330     2.654    tangerineSOCInst/picorv32Inst/mem_rdata_q[16]_i_1_n_0
    SLICE_X13Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.699 r  tangerineSOCInst/picorv32Inst/decoded_rs1_rep_rep[1]_i_1/O
                         net (fo=2, routed)           0.000     2.699    tangerineSOCInst/picorv32Inst/decoded_rs1_rep_rep[1]_i_1_n_0
    SLICE_X13Y74         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.953     2.350    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y74         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep[1]/C
                         clock pessimism             -0.178     2.172    
                         clock uncertainty            0.214     2.386    
    SLICE_X13Y74         FDRE (Hold_fdre_C_D)         0.091     2.477    tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.317ns (35.944%)  route 0.565ns (64.056%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.683     1.822    tangerineSOCInst/clk100
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.128     1.950 r  tangerineSOCInst/registersDoutForCPU_reg[16]/Q
                         net (fo=2, routed)           0.119     2.069    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[16]
    SLICE_X11Y72         LUT6 (Prop_lut6_I3_O)        0.099     2.168 r  tangerineSOCInst/picorv32Inst/reg_out[16]_i_7/O
                         net (fo=1, routed)           0.252     2.420    tangerineSOCInst/picorv32Inst/reg_out[16]_i_7_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.465 r  tangerineSOCInst/picorv32Inst/reg_out[16]_i_3/O
                         net (fo=1, routed)           0.193     2.659    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[16]
    SLICE_X13Y77         LUT6 (Prop_lut6_I2_O)        0.045     2.704 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[16]_i_1/O
                         net (fo=1, routed)           0.000     2.704    tangerineSOCInst/picorv32Inst/reg_out[16]
    SLICE_X13Y77         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.956     2.353    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y77         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[16]/C
                         clock pessimism             -0.178     2.175    
                         clock uncertainty            0.214     2.389    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.091     2.480    tangerineSOCInst/picorv32Inst/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.922%)  route 0.660ns (74.078%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     1.990 f  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/Q
                         net (fo=5, routed)           0.359     2.349    tangerineSOCInst/picorv32Inst/ch0Ready
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.045     2.394 f  tangerineSOCInst/picorv32Inst/mem_valid_i_2/O
                         net (fo=1, routed)           0.301     2.695    tangerineSOCInst/picorv32Inst/mem_ready
    SLICE_X12Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  tangerineSOCInst/picorv32Inst/mem_valid_i_1/O
                         net (fo=1, routed)           0.000     2.740    tangerineSOCInst/picorv32Inst/mem_valid_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.958     2.355    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X12Y70         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_valid_reg/C
                         clock pessimism             -0.178     2.177    
                         clock uncertainty            0.214     2.391    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.120     2.511    tangerineSOCInst/picorv32Inst/mem_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.209ns (23.938%)  route 0.664ns (76.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.681     1.820    tangerineSOCInst/clk100
    SLICE_X8Y76          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.984 r  tangerineSOCInst/registersDoutForCPU_reg[10]/Q
                         net (fo=1, routed)           0.285     2.269    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[10]
    SLICE_X8Y78          LUT6 (Prop_lut6_I2_O)        0.045     2.314 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[10]_i_1/O
                         net (fo=4, routed)           0.379     2.693    tangerineSOCInst/picorv32Inst/mem_rdata_q[10]_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.958     2.355    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y70         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[10]/C
                         clock pessimism             -0.178     2.177    
                         clock uncertainty            0.214     2.391    
    SLICE_X15Y70         FDRE (Hold_fdre_C_D)         0.070     2.461    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.276ns (29.800%)  route 0.650ns (70.200%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.683     1.822    tangerineSOCInst/clk100
    SLICE_X9Y77          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  tangerineSOCInst/registersDoutForCPU_reg[28]/Q
                         net (fo=2, routed)           0.289     2.252    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[28]
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.045     2.297 r  tangerineSOCInst/picorv32Inst/reg_out[28]_i_7/O
                         net (fo=1, routed)           0.110     2.407    tangerineSOCInst/picorv32Inst/reg_out[28]_i_7_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.452 r  tangerineSOCInst/picorv32Inst/reg_out[28]_i_3/O
                         net (fo=1, routed)           0.251     2.703    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[28]
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.748 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000     2.748    tangerineSOCInst/picorv32Inst/reg_out[28]
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.964     2.361    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y85         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[28]/C
                         clock pessimism             -0.178     2.183    
                         clock uncertainty            0.214     2.397    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.092     2.489    tangerineSOCInst/picorv32Inst/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/instr_jalr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.276ns (28.933%)  route 0.678ns (71.067%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.683     1.822    tangerineSOCInst/clk100
    SLICE_X9Y72          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.963 f  tangerineSOCInst/registersDoutForCPU_reg[4]/Q
                         net (fo=1, routed)           0.091     2.054    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[4]
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.045     2.099 f  tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2/O
                         net (fo=5, routed)           0.441     2.539    tangerineSOCInst/picorv32Inst/mem_rdata_q[4]_i_2_n_0
    SLICE_X19Y67         LUT5 (Prop_lut5_I0_O)        0.045     2.584 f  tangerineSOCInst/picorv32Inst/instr_jalr_i_4/O
                         net (fo=1, routed)           0.146     2.731    tangerineSOCInst/picorv32Inst/instr_jalr_i_4_n_0
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.045     2.776 r  tangerineSOCInst/picorv32Inst/instr_jalr_i_1/O
                         net (fo=1, routed)           0.000     2.776    tangerineSOCInst/picorv32Inst/instr_jalr0
    SLICE_X18Y68         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.960     2.357    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X18Y68         FDRE                                         r  tangerineSOCInst/picorv32Inst/instr_jalr_reg/C
                         clock pessimism             -0.178     2.179    
                         clock uncertainty            0.214     2.393    
    SLICE_X18Y68         FDRE (Hold_fdre_C_D)         0.121     2.514    tangerineSOCInst/picorv32Inst/instr_jalr_reg
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.262    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.862ns  (logic 0.220ns (2.231%)  route 9.642ns (97.769%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 r  reset_BUFG_inst/O
                         net (fo=301, routed)         2.001     9.862    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X42Y85         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.710     5.566    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X42Y85         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.007ns  (logic 0.071ns (1.772%)  route 3.936ns (98.228%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.015     3.015    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.060 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.274    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.300 r  reset_BUFG_inst/O
                         net (fo=301, routed)         0.707     4.007    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X42Y85         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.922     2.319    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X42Y85         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.077ns  (logic 0.220ns (2.183%)  route 9.857ns (97.817%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 r  reset_BUFG_inst/O
                         net (fo=301, routed)         2.216    10.077    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.127ns (71.166%)  route 1.672ns (28.834%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           1.672     2.231    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         3.568     5.799 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.426ns (81.535%)  route 0.323ns (18.465%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           0.323     0.481    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         1.268     1.749 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     1.749    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.085ns  (logic 0.071ns (1.738%)  route 4.014ns (98.262%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.015     3.015    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.060 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.274    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.300 r  reset_BUFG_inst/O
                         net (fo=301, routed)         0.786     4.085    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.042ns  (logic 4.027ns (28.678%)  route 10.015ns (71.322%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.456     6.522 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         10.015    16.537    sdramD_IOBUF[23]_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    20.108 r  sdramD_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.108    sdramD[23]
    F4                                                                r  sdramD[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.751ns  (logic 4.049ns (29.445%)  route 9.702ns (70.555%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.456     6.522 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          9.702    16.224    sdramD_IOBUF[16]_inst/T
    E5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.593    19.817 r  sdramD_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.817    sdramD[16]
    E5                                                                r  sdramD[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramDQM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.530ns  (logic 4.069ns (30.076%)  route 9.461ns (69.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.009     6.064    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y78          FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDPE (Prop_fdpe_C_Q)         0.518     6.582 r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/Q
                         net (fo=1, routed)           9.461    16.043    sdramDQM_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.551    19.594 r  sdramDQM_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.594    sdramDQM[2]
    G4                                                                r  sdramDQM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.073ns  (logic 4.067ns (31.112%)  route 9.005ns (68.888%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.456     6.522 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          9.005    15.527    sdramD_IOBUF[18]_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.611    19.138 r  sdramD_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.138    sdramD[18]
    C1                                                                r  sdramD[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDQM_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramDQM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.981ns  (logic 4.068ns (31.337%)  route 8.913ns (68.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.009     6.064    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y78          FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDPE (Prop_fdpe_C_Q)         0.518     6.582 r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[0]/Q
                         net (fo=1, routed)           8.913    15.495    sdramDQM_OBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         3.550    19.045 r  sdramDQM_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.045    sdramDQM[0]
    T3                                                                r  sdramDQM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.020ns  (logic 4.015ns (30.836%)  route 9.005ns (69.164%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.927     5.982    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y73         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     6.438 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[5]/Q
                         net (fo=1, routed)           9.005    15.443    sdramD_IOBUF[5]_inst/I
    K1                   OBUFT (Prop_obuft_I_O)       3.559    19.002 r  sdramD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.002    sdramD[5]
    K1                                                                r  sdramD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.924ns  (logic 4.068ns (31.479%)  route 8.855ns (68.521%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.456     6.522 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.855    15.377    sdramD_IOBUF[17]_inst/T
    B1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.612    18.990 r  sdramD_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.990    sdramD[17]
    B1                                                                r  sdramD[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.757ns  (logic 4.051ns (31.758%)  route 8.705ns (68.242%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.456     6.522 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.705    15.227    sdramD_IOBUF[22]_inst/T
    F2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.595    18.823 r  sdramD_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.823    sdramD[22]
    F2                                                                r  sdramD[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.693ns  (logic 4.000ns (31.515%)  route 8.693ns (68.485%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.933     5.988    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X11Y78         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[7]/Q
                         net (fo=1, routed)           8.693    15.137    sdramD_IOBUF[7]_inst/I
    R3                   OBUFT (Prop_obuft_I_O)       3.544    18.681 r  sdramD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.681    sdramD[7]
    R3                                                                r  sdramD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 4.052ns (32.137%)  route 8.556ns (67.863%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.900     1.261 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.697     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         2.011     6.066    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.456     6.522 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.556    15.077    sdramD_IOBUF[21]_inst/T
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.596    18.673 r  sdramD_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.673    sdramD[21]
    E2                                                                r  sdramD[21] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 0.965ns (59.231%)  route 0.664ns (40.769%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.712     1.851    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.141     1.992 r  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          0.664     2.656    sdramD_IOBUF[9]_inst/T
    V23                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.480 r  sdramD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.480    sdramD[9]
    V23                                                               r  sdramD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 0.965ns (56.597%)  route 0.740ns (43.403%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.712     1.851    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.141     1.992 r  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          0.740     2.732    sdramD_IOBUF[10]_inst/T
    W23                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.556 r  sdramD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.556    sdramD[10]
    W23                                                               r  sdramD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.364ns (79.358%)  route 0.355ns (20.642%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y75          FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.990 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/Q
                         net (fo=1, routed)           0.355     2.345    sdramD_IOBUF[12]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       1.223     3.567 r  sdramD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.567    sdramD[12]
    V21                                                               r  sdramD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.361ns (78.904%)  route 0.364ns (21.096%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y75          FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.990 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[11]/Q
                         net (fo=1, routed)           0.364     2.354    sdramD_IOBUF[11]_inst/I
    U21                  OBUFT (Prop_obuft_I_O)       1.220     3.574 r  sdramD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.574    sdramD[11]
    U21                                                               r  sdramD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.418ns (81.245%)  route 0.327ns (18.755%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.713     1.852    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y77          FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     2.016 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/Q
                         net (fo=1, routed)           0.327     2.343    sdramD_IOBUF[8]_inst/I
    Y23                  OBUFT (Prop_obuft_I_O)       1.254     3.597 r  sdramD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.597    sdramD[8]
    Y23                                                               r  sdramD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDQM_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramDQM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.453ns (80.443%)  route 0.353ns (19.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.710     1.849    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y78          FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDPE (Prop_fdpe_C_Q)         0.148     1.997 r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[1]/Q
                         net (fo=1, routed)           0.353     2.350    sdramDQM_OBUF[1]
    Y22                  OBUF (Prop_obuf_I_O)         1.305     3.656 r  sdramDQM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.656    sdramDQM[1]
    Y22                                                               r  sdramDQM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.440ns (75.392%)  route 0.470ns (24.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.686     1.825    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y81          FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.164     1.989 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[11]/Q
                         net (fo=1, routed)           0.470     2.459    sdramA_OBUF[11]
    AB24                 OBUF (Prop_obuf_I_O)         1.276     3.735 r  sdramA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.735    sdramA[11]
    AB24                                                              r  sdramA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.444ns (72.609%)  route 0.545ns (27.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.686     1.825    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y81         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDCE (Prop_fdce_C_Q)         0.164     1.989 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[12]/Q
                         net (fo=1, routed)           0.545     2.534    sdramA_OBUF[12]
    AC24                 OBUF (Prop_obuf_I_O)         1.280     3.814 r  sdramA_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.814    sdramA[12]
    AC24                                                              r  sdramA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 0.965ns (49.126%)  route 0.999ns (50.874%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.712     1.851    chipsetClock
    SLICE_X4Y80          FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.141     1.992 r  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          0.999     2.991    sdramD_IOBUF[14]_inst/T
    T25                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.815 r  sdramD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.815    sdramD[14]
    T25                                                               r  sdramD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.403ns (69.146%)  route 0.626ns (30.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.685     1.824    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y80         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDCE (Prop_fdce_C_Q)         0.164     1.988 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/Q
                         net (fo=1, routed)           0.626     2.614    sdramA_OBUF[8]
    W21                  OBUF (Prop_obuf_I_O)         1.239     3.853 r  sdramA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.853    sdramA[8]
    W21                                                               r  sdramA[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100ps_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 3.676ns (37.898%)  route 6.024ns (62.102%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.375     5.375 r  
    U22                                               0.000     5.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     6.877 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     9.334    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    11.536    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -4.900     6.636 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           2.697     9.334    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.430 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=1, routed)           3.326    12.756    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         3.580    16.336 r  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.336    sdramCLK
    AA25                                                              r  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.375ns fall@10.375ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.093ns  (logic 1.306ns (42.236%)  route 1.787ns (57.764%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 fall edge)
                                                      0.375     0.375 f  
    U22                                               0.000     0.375 f  sysClk50 (IN)
                         net (fo=0)                   0.000     0.375    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.645 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.488    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.514 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     2.258    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.683     0.576 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.912     1.488    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.514 f  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=1, routed)           0.875     2.389    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         1.280     3.669 f  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.669    sdramCLK
    AA25                                                              f  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 2.387ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    1.915    12.285 r  OBUFDS_red/OB
                         net (fo=0)                   0.000    12.285    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     1.914    12.284 r  OBUFDS_red/O
                         net (fo=0)                   0.000    12.284    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    1.895    12.266 r  OBUFDS_green/OB
                         net (fo=0)                   0.000    12.266    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     1.894    12.265 r  OBUFDS_green/O
                         net (fo=0)                   0.000    12.265    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 2.359ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_OB)    1.887    12.253 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000    12.253    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 2.358ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_O)     1.886    12.252 r  OBUFDS_blue/O
                         net (fo=0)                   0.000    12.252    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    1.874    12.233 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000    12.233    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    10.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.900     5.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.697     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     1.873    12.232 r  OBUFDS_clock/O
                         net (fo=0)                   0.000    12.232    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     0.822     2.777 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.777    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    0.823     2.778 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.778    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 1.011ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_O)     0.834     2.793 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.793    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 1.012ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_OB)    0.835     2.794 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.794    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 1.020ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     0.843     2.803 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.803    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    0.844     2.804 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.804    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     0.862     2.822 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.822    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 1.040ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    0.863     2.823 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.823    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900    11.261 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697    13.959    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683     0.201 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912     1.113    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay           294 Endpoints
Min Delay           294 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/txBaudCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.498ns  (logic 0.220ns (2.096%)  route 10.278ns (97.904%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 r  reset_BUFG_inst/O
                         net (fo=301, routed)         2.637    10.498    tangerineSOCInst/UARTInst/reset_BUFG
    SLICE_X0Y74          FDRE                                         r  tangerineSOCInst/UARTInst/txBaudCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.881     5.737    tangerineSOCInst/UARTInst/clk100
    SLICE_X0Y74          FDRE                                         r  tangerineSOCInst/UARTInst/txBaudCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/txBaudCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.498ns  (logic 0.220ns (2.096%)  route 10.278ns (97.904%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 r  reset_BUFG_inst/O
                         net (fo=301, routed)         2.637    10.498    tangerineSOCInst/UARTInst/reset_BUFG
    SLICE_X0Y74          FDRE                                         r  tangerineSOCInst/UARTInst/txBaudCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.881     5.737    tangerineSOCInst/UARTInst/clk100
    SLICE_X0Y74          FDRE                                         r  tangerineSOCInst/UARTInst/txBaudCounter_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/txBaudCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.498ns  (logic 0.220ns (2.096%)  route 10.278ns (97.904%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 r  reset_BUFG_inst/O
                         net (fo=301, routed)         2.637    10.498    tangerineSOCInst/UARTInst/reset_BUFG
    SLICE_X0Y74          FDRE                                         r  tangerineSOCInst/UARTInst/txBaudCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.881     5.737    tangerineSOCInst/UARTInst/clk100
    SLICE_X0Y74          FDRE                                         r  tangerineSOCInst/UARTInst/txBaudCounter_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.145ns  (logic 0.398ns (3.923%)  route 9.747ns (96.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.745     7.745    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y74          LUT3 (Prop_lut3_I2_O)        0.124     7.869 f  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3/O
                         net (fo=3, routed)           0.607     8.476    tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.600 r  tangerineSOCInst/picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.890     9.490    tangerineSOCInst/picorv32Inst/mem_wstrb_reg[3]_1
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.150     9.640 r  tangerineSOCInst/picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.505    10.145    tangerineSOCInst/UARTInst/dout_reg[2]_0
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.808     5.664    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.145ns  (logic 0.398ns (3.923%)  route 9.747ns (96.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.745     7.745    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y74          LUT3 (Prop_lut3_I2_O)        0.124     7.869 f  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3/O
                         net (fo=3, routed)           0.607     8.476    tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.600 r  tangerineSOCInst/picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.890     9.490    tangerineSOCInst/picorv32Inst/mem_wstrb_reg[3]_1
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.150     9.640 r  tangerineSOCInst/picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.505    10.145    tangerineSOCInst/UARTInst/dout_reg[2]_0
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.808     5.664    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.145ns  (logic 0.398ns (3.923%)  route 9.747ns (96.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.745     7.745    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y74          LUT3 (Prop_lut3_I2_O)        0.124     7.869 f  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3/O
                         net (fo=3, routed)           0.607     8.476    tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.600 r  tangerineSOCInst/picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.890     9.490    tangerineSOCInst/picorv32Inst/mem_wstrb_reg[3]_1
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.150     9.640 r  tangerineSOCInst/picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.505    10.145    tangerineSOCInst/UARTInst/dout_reg[2]_0
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.808     5.664    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.145ns  (logic 0.398ns (3.923%)  route 9.747ns (96.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.745     7.745    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y74          LUT3 (Prop_lut3_I2_O)        0.124     7.869 f  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3/O
                         net (fo=3, routed)           0.607     8.476    tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.600 r  tangerineSOCInst/picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.890     9.490    tangerineSOCInst/picorv32Inst/mem_wstrb_reg[3]_1
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.150     9.640 r  tangerineSOCInst/picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.505    10.145    tangerineSOCInst/UARTInst/dout_reg[2]_0
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.808     5.664    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.145ns  (logic 0.398ns (3.923%)  route 9.747ns (96.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.745     7.745    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y74          LUT3 (Prop_lut3_I2_O)        0.124     7.869 f  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3/O
                         net (fo=3, routed)           0.607     8.476    tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.600 r  tangerineSOCInst/picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.890     9.490    tangerineSOCInst/picorv32Inst/mem_wstrb_reg[3]_1
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.150     9.640 r  tangerineSOCInst/picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.505    10.145    tangerineSOCInst/UARTInst/dout_reg[2]_0
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.808     5.664    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.145ns  (logic 0.398ns (3.923%)  route 9.747ns (96.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.745     7.745    tangerineSOCInst/picorv32Inst/locked
    SLICE_X6Y74          LUT3 (Prop_lut3_I2_O)        0.124     7.869 f  tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3/O
                         net (fo=3, routed)           0.607     8.476    tangerineSOCInst/picorv32Inst/dataToSend[7]_i_3_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.600 r  tangerineSOCInst/picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.890     9.490    tangerineSOCInst/picorv32Inst/mem_wstrb_reg[3]_1
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.150     9.640 r  tangerineSOCInst/picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.505    10.145    tangerineSOCInst/UARTInst/dout_reg[2]_0
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.808     5.664    tangerineSOCInst/UARTInst/clk100
    SLICE_X10Y79         FDRE                                         r  tangerineSOCInst/UARTInst/dout_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/refreshCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.083ns  (logic 0.220ns (2.182%)  route 9.863ns (97.818%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         2.222    10.083    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X3Y83          FDCE                                         f  tangerineSOCInst/sdramDMAInst/refreshCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         1.891     5.747    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y83          FDCE                                         r  tangerineSOCInst/sdramDMAInst/refreshCounter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[10]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.269ns (44.357%)  route 0.337ns (55.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  sdramD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[10]_inst/IO
    W23                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sdramD_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           0.337     0.605    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[10]
    SLICE_X3Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.988     2.385    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/C

Slack:                    inf
  Source:                 sdramD[8]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.266ns (42.926%)  route 0.354ns (57.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y23                                               0.000     0.000 r  sdramD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[8]_inst/IO
    Y23                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sdramD_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           0.354     0.621    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[8]
    SLICE_X5Y77          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.985     2.382    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X5Y77          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/C

Slack:                    inf
  Source:                 sdramD[9]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.267ns (40.477%)  route 0.393ns (59.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V23                                               0.000     0.000 r  sdramD[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[9]_inst/IO
    V23                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdramD_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           0.393     0.660    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[9]
    SLICE_X2Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.988     2.385    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[9]/C

Slack:                    inf
  Source:                 sdramD[11]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.232ns (33.703%)  route 0.457ns (66.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U21                                               0.000     0.000 r  sdramD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[11]_inst/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sdramD_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           0.457     0.689    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[11]
    SLICE_X6Y75          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.982     2.379    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y75          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/C

Slack:                    inf
  Source:                 sdramD[12]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.235ns (33.891%)  route 0.458ns (66.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V21                                               0.000     0.000 r  sdramD[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[12]_inst/IO
    V21                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sdramD_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           0.458     0.693    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[12]
    SLICE_X6Y75          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.982     2.379    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y75          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[12]/C

Slack:                    inf
  Source:                 sdramD[14]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.260ns (26.923%)  route 0.705ns (73.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  sdramD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[14]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sdramD_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           0.705     0.965    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[14]
    SLICE_X2Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.988     2.385    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/C

Slack:                    inf
  Source:                 sdramD[15]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.263ns (24.923%)  route 0.793ns (75.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  sdramD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[15]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sdramD_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           0.793     1.056    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[15]
    SLICE_X2Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.988     2.385    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y78          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C

Slack:                    inf
  Source:                 sdramD[13]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.257ns (23.248%)  route 0.848ns (76.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  sdramD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[13]_inst/IO
    T24                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sdramD_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           0.848     1.105    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[13]
    SLICE_X4Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.983     2.380    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/C

Slack:                    inf
  Source:                 sdramD[24]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.277ns (18.575%)  route 1.215ns (81.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K26                                               0.000     0.000 r  sdramD[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[24]_inst/IO
    K26                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sdramD_IOBUF[24]_inst/IBUF/O
                         net (fo=1, routed)           1.215     1.492    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[24]
    SLICE_X1Y77          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.987     2.384    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y77          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/C

Slack:                    inf
  Source:                 sdramD[27]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.247ns (16.077%)  route 1.290ns (83.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H21                                               0.000     0.000 r  sdramD[27] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[27]_inst/IO
    H21                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sdramD_IOBUF[27]_inst/IBUF/O
                         net (fo=1, routed)           1.290     1.537    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[31]_1[27]
    SLICE_X1Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=364, routed)         0.985     2.382    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y76          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgYCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.371ns  (logic 0.153ns (1.475%)  route 10.218ns (98.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          9.137     9.137    tangerineSOCInst/pixelGenInst/locked
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.153     9.290 r  tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1/O
                         net (fo=12, routed)          1.081    10.371    tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0
    SLICE_X5Y131         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.721     5.578    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y131         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgYCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.371ns  (logic 0.153ns (1.475%)  route 10.218ns (98.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          9.137     9.137    tangerineSOCInst/pixelGenInst/locked
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.153     9.290 r  tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1/O
                         net (fo=12, routed)          1.081    10.371    tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0
    SLICE_X5Y131         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.721     5.578    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y131         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgYCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.371ns  (logic 0.153ns (1.475%)  route 10.218ns (98.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          9.137     9.137    tangerineSOCInst/pixelGenInst/locked
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.153     9.290 r  tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1/O
                         net (fo=12, routed)          1.081    10.371    tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0
    SLICE_X5Y131         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.721     5.578    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y131         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgYCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.371ns  (logic 0.153ns (1.475%)  route 10.218ns (98.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          9.137     9.137    tangerineSOCInst/pixelGenInst/locked
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.153     9.290 r  tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1/O
                         net (fo=12, routed)          1.081    10.371    tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0
    SLICE_X5Y131         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.721     5.578    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y131         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgYCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.092ns  (logic 0.153ns (1.516%)  route 9.939ns (98.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          9.137     9.137    tangerineSOCInst/pixelGenInst/locked
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.153     9.290 r  tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1/O
                         net (fo=12, routed)          0.802    10.092    tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0
    SLICE_X5Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.723     5.580    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgYCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.092ns  (logic 0.153ns (1.516%)  route 9.939ns (98.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          9.137     9.137    tangerineSOCInst/pixelGenInst/locked
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.153     9.290 r  tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1/O
                         net (fo=12, routed)          0.802    10.092    tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0
    SLICE_X5Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.723     5.580    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgYCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.092ns  (logic 0.153ns (1.516%)  route 9.939ns (98.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          9.137     9.137    tangerineSOCInst/pixelGenInst/locked
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.153     9.290 r  tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1/O
                         net (fo=12, routed)          0.802    10.092    tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0
    SLICE_X5Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.723     5.580    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgYCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.092ns  (logic 0.153ns (1.516%)  route 9.939ns (98.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          9.137     9.137    tangerineSOCInst/pixelGenInst/locked
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.153     9.290 r  tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1/O
                         net (fo=12, routed)          0.802    10.092    tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0
    SLICE_X5Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.723     5.580    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X5Y132         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgYCount_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.092ns  (logic 0.220ns (2.180%)  route 9.872ns (97.820%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 r  reset_BUFG_inst/O
                         net (fo=301, routed)         2.231    10.092    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X4Y89          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.894     5.750    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y89          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.092ns  (logic 0.220ns (2.180%)  route 9.872ns (97.820%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 r  reset_BUFG_inst/O
                         net (fo=301, routed)         2.231    10.092    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X4Y89          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.894     5.750    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y89          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.410ns  (logic 0.045ns (1.320%)  route 3.365ns (98.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.223     3.410    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.996     2.393    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y88          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.410ns  (logic 0.045ns (1.320%)  route 3.365ns (98.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.223     3.410    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.996     2.393    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y88          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.478ns  (logic 0.045ns (1.294%)  route 3.433ns (98.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.291     3.478    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.993     2.390    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.478ns  (logic 0.045ns (1.294%)  route 3.433ns (98.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.291     3.478    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.993     2.390    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X6Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.478ns  (logic 0.045ns (1.294%)  route 3.433ns (98.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.291     3.478    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.993     2.390    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X6Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.478ns  (logic 0.045ns (1.294%)  route 3.433ns (98.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.291     3.478    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.993     2.390    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.478ns  (logic 0.045ns (1.294%)  route 3.433ns (98.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.291     3.478    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.993     2.390    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X6Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.478ns  (logic 0.045ns (1.294%)  route 3.433ns (98.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.291     3.478    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.993     2.390    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.478ns  (logic 0.045ns (1.294%)  route 3.433ns (98.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.291     3.478    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.993     2.390    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.478ns  (logic 0.045ns (1.294%)  route 3.433ns (98.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.142     3.142    tangerineSOCInst/pixelGenInst/locked
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.045     3.187 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.291     3.478    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.993     2.390    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y86          FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk50_clk_wiz_0

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[4]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.830ns  (logic 0.220ns (2.238%)  route 9.610ns (97.762%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.969     9.830    tangerineSOCInst/reset_BUFG
    SLICE_X18Y115        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.646     5.503    tangerineSOCInst/clk50
    SLICE_X18Y115        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[5]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.830ns  (logic 0.220ns (2.238%)  route 9.610ns (97.762%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.969     9.830    tangerineSOCInst/reset_BUFG
    SLICE_X18Y115        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.646     5.503    tangerineSOCInst/clk50
    SLICE_X18Y115        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[6]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.830ns  (logic 0.220ns (2.238%)  route 9.610ns (97.762%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.969     9.830    tangerineSOCInst/reset_BUFG
    SLICE_X18Y115        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.646     5.503    tangerineSOCInst/clk50
    SLICE_X18Y115        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[7]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.830ns  (logic 0.220ns (2.238%)  route 9.610ns (97.762%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.969     9.830    tangerineSOCInst/reset_BUFG
    SLICE_X18Y115        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.646     5.503    tangerineSOCInst/clk50
    SLICE_X18Y115        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetn_reg/CLR
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.830ns  (logic 0.220ns (2.238%)  route 9.610ns (97.762%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.969     9.830    tangerineSOCInst/reset_BUFG
    SLICE_X19Y115        FDCE                                         f  tangerineSOCInst/cpuResetn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.646     5.503    tangerineSOCInst/clk50
    SLICE_X19Y115        FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[0]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.822ns  (logic 0.220ns (2.240%)  route 9.602ns (97.760%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.961     9.822    tangerineSOCInst/reset_BUFG
    SLICE_X18Y114        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.647     5.504    tangerineSOCInst/clk50
    SLICE_X18Y114        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[1]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.822ns  (logic 0.220ns (2.240%)  route 9.602ns (97.760%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.961     9.822    tangerineSOCInst/reset_BUFG
    SLICE_X18Y114        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.647     5.504    tangerineSOCInst/clk50
    SLICE_X18Y114        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[2]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.822ns  (logic 0.220ns (2.240%)  route 9.602ns (97.760%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.961     9.822    tangerineSOCInst/reset_BUFG
    SLICE_X18Y114        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.647     5.504    tangerineSOCInst/clk50
    SLICE_X18Y114        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[3]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.822ns  (logic 0.220ns (2.240%)  route 9.602ns (97.760%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.961     9.822    tangerineSOCInst/reset_BUFG
    SLICE_X18Y114        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.647     5.504    tangerineSOCInst/clk50
    SLICE_X18Y114        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/cpuResetGenCounter_reg[10]/PRE
                            (recovery check against rising-edge clock clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 0.220ns (2.241%)  route 9.599ns (97.759%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          7.059     7.059    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     7.183 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.765    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.861 f  reset_BUFG_inst/O
                         net (fo=301, routed)         1.958     9.819    tangerineSOCInst/reset_BUFG
    SLICE_X18Y116        FDPE                                         f  tangerineSOCInst/cpuResetGenCounter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.637     1.191 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.574     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        1.645     5.502    tangerineSOCInst/clk50
    SLICE_X18Y116        FDPE                                         r  tangerineSOCInst/cpuResetGenCounter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.481ns  (logic 0.044ns (1.264%)  route 3.437ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.437     3.437    tangerineSOCInst/picorv32Inst/locked
    SLICE_X7Y72          LUT3 (Prop_lut3_I2_O)        0.044     3.481 r  tangerineSOCInst/picorv32Inst/ready_i_1__0/O
                         net (fo=1, routed)           0.000     3.481    tangerineSOCInst/sdramDMAInst/ready_reg_0
    SLICE_X7Y72          FDRE                                         r  tangerineSOCInst/sdramDMAInst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.985     2.382    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X7Y72          FDRE                                         r  tangerineSOCInst/sdramDMAInst/ready_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.570ns  (logic 0.045ns (1.260%)  route 3.525ns (98.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.271     3.570    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.970     2.367    tangerineSOCInst/clk50
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[28]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.570ns  (logic 0.045ns (1.260%)  route 3.525ns (98.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.271     3.570    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.970     2.367    tangerineSOCInst/clk50
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[29]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.570ns  (logic 0.045ns (1.260%)  route 3.525ns (98.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.271     3.570    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.970     2.367    tangerineSOCInst/clk50
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[30]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.570ns  (logic 0.045ns (1.260%)  route 3.525ns (98.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.271     3.570    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.970     2.367    tangerineSOCInst/clk50
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[31]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.325     3.624    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.969     2.366    tangerineSOCInst/clk50
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[24]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.325     3.624    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.969     2.366    tangerineSOCInst/clk50
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[25]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.325     3.624    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.969     2.366    tangerineSOCInst/clk50
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[26]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.325     3.624    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.969     2.366    tangerineSOCInst/clk50
    SLICE_X8Y92          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[27]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.688ns  (logic 0.045ns (1.220%)  route 3.643ns (98.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=26, routed)          3.254     3.254    tangerineSOCInst/locked
    SLICE_X7Y93          LUT2 (Prop_lut2_I1_O)        0.045     3.299 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.388     3.688    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.040     0.379 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.989     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1013, routed)        0.969     2.366    tangerineSOCInst/clk50
    SLICE_X8Y91          FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[20]/C





