Analysis & Synthesis report for ECE241Project
Mon Nov 26 06:21:08 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ECE241Project|control_game_flow:CGF|current_state
 11. State Machine - |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|control_car:c0|current_state
 12. State Machine - |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|control_car:c0|current_state
 13. State Machine - |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|control_car:c0|current_state
 14. State Machine - |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0|current_state
 15. State Machine - |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|control_laser:c0|current_state
 16. State Machine - |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|control_laser:c0|current_state
 17. State Machine - |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state
 18. State Machine - |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state
 19. State Machine - |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state
 20. State Machine - |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 27. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated
 28. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated
 29. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated
 30. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated
 31. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated
 32. Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated
 33. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated
 34. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 35. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated
 36. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 37. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated
 38. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 39. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated
 40. Source assignments for data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 41. Source assignments for data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated
 42. Source assignments for data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated
 43. Source assignments for data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated
 44. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated
 45. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated
 46. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated
 47. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated
 48. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated
 49. Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated
 50. Source assignments for data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 51. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated
 52. Parameter Settings for User Entity Instance: data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: vga_adapter:VGA
 78. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 79. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 80. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 81. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 82. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 83. altsyncram Parameter Settings by Entity Instance
 84. altpll Parameter Settings by Entity Instance
 85. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 86. Port Connectivity Checks: "vga_adapter:VGA"
 87. Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|memory_address_translator_160x120:v1"
 88. Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3"
 89. Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"
 90. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR3"
 91. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR2"
 92. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR1"
 93. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background"
 94. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit"
 95. Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0"
 96. Port Connectivity Checks: "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0"
 97. Port Connectivity Checks: "data_game_flow:DGF|LASERS:L1"
 98. Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid"
 99. Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit"
100. Post-Synthesis Netlist Statistics for Top Partition
101. Elapsed Time Per Partition
102. Analysis & Synthesis Messages
103. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 26 06:21:07 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; ECE241Project                               ;
; Top-level Entity Name           ; ECE241Project                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1516                                        ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,936,800                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ECE241Project      ; ECE241Project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                        ; Library ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; draw_stage_2_clear.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v                ;         ;
; draw_stage_3_start.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v                ;         ;
; laser/laser.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/laser.v                       ;         ;
; laser/data_laser.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v                  ;         ;
; laser/control_laser.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/control_laser.v               ;         ;
; memory_address_translator_80x40.v   ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_80x40.v   ;         ;
; data_game_flow.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v                    ;         ;
; control_game_flow.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v                 ;         ;
; car/draw_car.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v                      ;         ;
; car/data_car.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v                      ;         ;
; car/control_car.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v                   ;         ;
; car/car.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v                           ;         ;
; draw_tower.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v                        ;         ;
; vga_files/vga_pll.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v                 ;         ;
; vga_files/vga_controller.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_controller.v          ;         ;
; vga_files/vga_address_translator.v  ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_address_translator.v  ;         ;
; vga_files/vga_adapter.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v             ;         ;
; data_towerplacer.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v                  ;         ;
; control_towerplacer.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v               ;         ;
; ECE241Project.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v                     ;         ;
; ram400x9_square_grid_selection.v    ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v    ;         ;
; ram400x9_tower.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v                    ;         ;
; ram400x9_car.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v                      ;         ;
; memory_address_translator_20x20.v   ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_20x20.v   ;         ;
; ram19200x9_map_background.v         ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v         ;         ;
; tower.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v                             ;         ;
; draw_square.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v                       ;         ;
; erase_square.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v                      ;         ;
; memory_address_translator_160x120.v ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_160x120.v ;         ;
; erase_car.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v                         ;         ;
; TOWERS.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/TOWERS.v                            ;         ;
; CARS.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v                              ;         ;
; middle_states.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v                     ;         ;
; rom19200x9_LOSE.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v                   ;         ;
; rom19200x9_WIN.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v                    ;         ;
; rom19200x9_SAVE_GPA.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v               ;         ;
; rom3200x9_stage_1_start.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v           ;         ;
; rom3200x9_stage_1_clear.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v           ;         ;
; rom3200x9_stage_2_start.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v           ;         ;
; rom3200x9_stage_2_clear.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v           ;         ;
; rom3200x9_stage_3_start.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v           ;         ;
; rom3200x9_stage_3_clear.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v           ;         ;
; draw_WIN.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v                          ;         ;
; draw_LOSE.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v                         ;         ;
; draw_SAVE_GPA.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v                     ;         ;
; draw_stage_1_start.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v                ;         ;
; draw_stage_1_clear.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v                ;         ;
; draw_stage_2_start.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v                ;         ;
; draw_map.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_map.v                          ;         ;
; erase_80x40.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_80x40.v                       ;         ;
; LASERS.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/LASERS.v                            ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal180.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc               ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_t3q1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf              ;         ;
; defense_map_with_turn.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/defense_map_with_turn.mif           ;         ;
; db/decode_7la.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/decode_7la.tdf                   ;         ;
; db/decode_01a.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/decode_01a.tdf                   ;         ;
; db/mux_ofb.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/mux_ofb.tdf                      ;         ;
; db/altsyncram_vao1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_vao1.tdf              ;         ;
; tower.mif                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.mif                           ;         ;
; db/altsyncram_9vp1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_9vp1.tdf              ;         ;
; square_grid_selection.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/square_grid_selection.mif           ;         ;
; db/altsyncram_0un1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_0un1.tdf              ;         ;
; 4.0.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/4.0.mif                             ;         ;
; db/altsyncram_pfg1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_pfg1.tdf              ;         ;
; save_gpa.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/save_gpa.mif                        ;         ;
; db/altsyncram_c4g1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_c4g1.tdf              ;         ;
; win.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/win.mif                             ;         ;
; db/altsyncram_h7g1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_h7g1.tdf              ;         ;
; lose.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/lose.mif                            ;         ;
; db/altsyncram_l1h1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_l1h1.tdf              ;         ;
; stage_1_start.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/stage_1_start.mif                   ;         ;
; db/altsyncram_e0h1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_e0h1.tdf              ;         ;
; stage_1_clear.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/stage_1_clear.mif                   ;         ;
; db/altsyncram_m1h1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_m1h1.tdf              ;         ;
; stage_2_start.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/stage_2_start.mif                   ;         ;
; db/altsyncram_f0h1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_f0h1.tdf              ;         ;
; stage_2_clear.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/stage_2_clear.mif                   ;         ;
; db/altsyncram_n1h1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_n1h1.tdf              ;         ;
; stage_3_start.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/stage_3_start.mif                   ;         ;
; draw_stage_3_clear.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v                ;         ;
; db/altsyncram_g0h1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_g0h1.tdf              ;         ;
; stage_3_clear.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/stage_3_clear.mif                   ;         ;
; db/altsyncram_vsn1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_vsn1.tdf              ;         ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/altpll_80u.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altpll_80u.tdf                   ;         ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 2225        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 3662        ;
;     -- 7 input functions                    ; 43          ;
;     -- 6 input functions                    ; 695         ;
;     -- 5 input functions                    ; 785         ;
;     -- 4 input functions                    ; 479         ;
;     -- <=3 input functions                  ; 1660        ;
;                                             ;             ;
; Dedicated logic registers                   ; 1516        ;
;                                             ;             ;
; I/O pins                                    ; 50          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1936800     ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[0]~input ;
; Maximum fan-out                             ; 1045        ;
; Total fan-out                               ; 26333       ;
; Average fan-out                             ; 4.63        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ECE241Project                                                 ; 3662 (1)            ; 1516 (0)                  ; 1936800           ; 0          ; 50   ; 0            ; |ECE241Project                                                                                                                                                                                                            ; ECE241Project                     ; work         ;
;    |control_game_flow:CGF|                                     ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|control_game_flow:CGF                                                                                                                                                                                      ; control_game_flow                 ; work         ;
;    |data_game_flow:DGF|                                        ; 3566 (151)          ; 1470 (0)                  ; 1764000           ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF                                                                                                                                                                                         ; data_game_flow                    ; work         ;
;       |CARS:C1|                                                ; 1076 (3)            ; 504 (0)                   ; 705600            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1                                                                                                                                                                                 ; CARS                              ; work         ;
;          |car:CAR0|                                            ; 260 (0)             ; 120 (0)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0                                                                                                                                                                        ; car                               ; work         ;
;             |control_car:c0|                                   ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0                                                                                                                                                         ; control_car                       ; work         ;
;             |datapath_car:d0|                                  ; 253 (120)           ; 113 (43)                  ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0                                                                                                                                                        ; datapath_car                      ; work         ;
;                |DelayCar:d1|                                   ; 29 (29)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCar:d1                                                                                                                                            ; DelayCar                          ; work         ;
;                |draw_car:c1|                                   ; 34 (27)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1                                                                                                                                            ; draw_car                          ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1                                                                                                         ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_car:car_unit|                      ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                                                                                                      ; ram400x9_car                      ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                                                                      ; altsyncram                        ; work         ;
;                         |altsyncram_0un1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated                                                       ; altsyncram_0un1                   ; work         ;
;                |erase_car_background:e1|                       ; 70 (49)             ; 25 (23)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1                                                                                                                                ; erase_car_background              ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1                                                                                           ; memory_address_translator_160x120 ; work         ;
;                   |ram19200x9_map_background:map_background|   ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background                                                                                       ; ram19200x9_map_background         ; work         ;
;                      |altsyncram:altsyncram_component|         ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                         |altsyncram_t3q1:auto_generated|       ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                        ; altsyncram_t3q1                   ; work         ;
;                            |decode_01a:rden_decode|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode ; decode_01a                        ; work         ;
;          |car:CAR1|                                            ; 273 (0)             ; 128 (0)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1                                                                                                                                                                        ; car                               ; work         ;
;             |control_car:c0|                                   ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|control_car:c0                                                                                                                                                         ; control_car                       ; work         ;
;             |datapath_car:d0|                                  ; 266 (122)           ; 121 (43)                  ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0                                                                                                                                                        ; datapath_car                      ; work         ;
;                |DelayCar:d1|                                   ; 40 (40)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|DelayCar:d1                                                                                                                                            ; DelayCar                          ; work         ;
;                |draw_car:c1|                                   ; 34 (27)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1                                                                                                                                            ; draw_car                          ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1                                                                                                         ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_car:car_unit|                      ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                                                                                                      ; ram400x9_car                      ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                                                                      ; altsyncram                        ; work         ;
;                         |altsyncram_0un1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated                                                       ; altsyncram_0un1                   ; work         ;
;                |erase_car_background:e1|                       ; 70 (49)             ; 25 (23)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1                                                                                                                                ; erase_car_background              ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1                                                                                           ; memory_address_translator_160x120 ; work         ;
;                   |ram19200x9_map_background:map_background|   ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background                                                                                       ; ram19200x9_map_background         ; work         ;
;                      |altsyncram:altsyncram_component|         ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                         |altsyncram_t3q1:auto_generated|       ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                        ; altsyncram_t3q1                   ; work         ;
;                            |decode_01a:rden_decode|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode ; decode_01a                        ; work         ;
;          |car:CAR2|                                            ; 270 (0)             ; 128 (0)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2                                                                                                                                                                        ; car                               ; work         ;
;             |control_car:c0|                                   ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|control_car:c0                                                                                                                                                         ; control_car                       ; work         ;
;             |datapath_car:d0|                                  ; 263 (121)           ; 121 (43)                  ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0                                                                                                                                                        ; datapath_car                      ; work         ;
;                |DelayCar:d1|                                   ; 38 (38)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|DelayCar:d1                                                                                                                                            ; DelayCar                          ; work         ;
;                |draw_car:c1|                                   ; 34 (27)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1                                                                                                                                            ; draw_car                          ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1                                                                                                         ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_car:car_unit|                      ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                                                                                                      ; ram400x9_car                      ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                                                                      ; altsyncram                        ; work         ;
;                         |altsyncram_0un1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated                                                       ; altsyncram_0un1                   ; work         ;
;                |erase_car_background:e1|                       ; 70 (49)             ; 25 (23)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1                                                                                                                                ; erase_car_background              ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1                                                                                           ; memory_address_translator_160x120 ; work         ;
;                   |ram19200x9_map_background:map_background|   ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background                                                                                       ; ram19200x9_map_background         ; work         ;
;                      |altsyncram:altsyncram_component|         ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                         |altsyncram_t3q1:auto_generated|       ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                        ; altsyncram_t3q1                   ; work         ;
;                            |decode_01a:rden_decode|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode ; decode_01a                        ; work         ;
;          |car:CAR3|                                            ; 270 (0)             ; 128 (0)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3                                                                                                                                                                        ; car                               ; work         ;
;             |control_car:c0|                                   ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|control_car:c0                                                                                                                                                         ; control_car                       ; work         ;
;             |datapath_car:d0|                                  ; 263 (120)           ; 121 (43)                  ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0                                                                                                                                                        ; datapath_car                      ; work         ;
;                |DelayCar:d1|                                   ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|DelayCar:d1                                                                                                                                            ; DelayCar                          ; work         ;
;                |draw_car:c1|                                   ; 34 (27)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1                                                                                                                                            ; draw_car                          ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1                                                                                                         ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_car:car_unit|                      ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                                                                                                      ; ram400x9_car                      ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                                                                      ; altsyncram                        ; work         ;
;                         |altsyncram_0un1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated                                                       ; altsyncram_0un1                   ; work         ;
;                |erase_car_background:e1|                       ; 70 (49)             ; 25 (23)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1                                                                                                                                ; erase_car_background              ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1                                                                                           ; memory_address_translator_160x120 ; work         ;
;                   |ram19200x9_map_background:map_background|   ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background                                                                                       ; ram19200x9_map_background         ; work         ;
;                      |altsyncram:altsyncram_component|         ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                         |altsyncram_t3q1:auto_generated|       ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                        ; altsyncram_t3q1                   ; work         ;
;                            |decode_01a:rden_decode|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode ; decode_01a                        ; work         ;
;       |FrameCounter_30:FC1|                                    ; 28 (28)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|FrameCounter_30:FC1                                                                                                                                                                     ; FrameCounter_30                   ; work         ;
;       |LASERS:L1|                                              ; 840 (18)            ; 156 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1                                                                                                                                                                               ; LASERS                            ; work         ;
;          |laser:L1|                                            ; 271 (2)             ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1                                                                                                                                                                      ; laser                             ; work         ;
;             |control_laser:c0|                                 ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0                                                                                                                                                     ; control_laser                     ; work         ;
;             |datapath_laser:d0|                                ; 264 (123)           ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0                                                                                                                                                    ; datapath_laser                    ; work         ;
;                |CheckCar:C0|                                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|CheckCar:C0                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C1|                                   ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|CheckCar:C1                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C2|                                   ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|CheckCar:C2                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C3|                                   ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|CheckCar:C3                                                                                                                                        ; CheckCar                          ; work         ;
;          |laser:L2|                                            ; 271 (1)             ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2                                                                                                                                                                      ; laser                             ; work         ;
;             |control_laser:c0|                                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|control_laser:c0                                                                                                                                                     ; control_laser                     ; work         ;
;             |datapath_laser:d0|                                ; 264 (123)           ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0                                                                                                                                                    ; datapath_laser                    ; work         ;
;                |CheckCar:C0|                                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|CheckCar:C0                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C1|                                   ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|CheckCar:C1                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C2|                                   ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|CheckCar:C2                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C3|                                   ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|CheckCar:C3                                                                                                                                        ; CheckCar                          ; work         ;
;          |laser:L3|                                            ; 272 (1)             ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3                                                                                                                                                                      ; laser                             ; work         ;
;             |control_laser:c0|                                 ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|control_laser:c0                                                                                                                                                     ; control_laser                     ; work         ;
;             |datapath_laser:d0|                                ; 264 (123)           ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0                                                                                                                                                    ; datapath_laser                    ; work         ;
;                |CheckCar:C0|                                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|CheckCar:C0                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C1|                                   ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|CheckCar:C1                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C2|                                   ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|CheckCar:C2                                                                                                                                        ; CheckCar                          ; work         ;
;                |CheckCar:C3|                                   ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|CheckCar:C3                                                                                                                                        ; CheckCar                          ; work         ;
;          |memory_address_translator_160x120:v1|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|LASERS:L1|memory_address_translator_160x120:v1                                                                                                                                          ; memory_address_translator_160x120 ; work         ;
;       |TOWERS:T1|                                              ; 752 (11)            ; 390 (0)                   ; 21600             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1                                                                                                                                                                               ; TOWERS                            ; work         ;
;          |tower:TOWER1|                                        ; 247 (0)             ; 130 (0)                   ; 7200              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1                                                                                                                                                                  ; tower                             ; work         ;
;             |control_towerplacer:c0|                           ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0                                                                                                                                           ; control_towerplacer               ; work         ;
;             |datapath:d0|                                      ; 234 (92)            ; 119 (50)                  ; 7200              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0                                                                                                                                                      ; datapath                          ; work         ;
;                |draw_square_grid:s1|                           ; 37 (30)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1                                                                                                                                  ; draw_square_grid                  ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|memory_address_translator_20x20:m1                                                                                               ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_square_grid_selection:select_grid| ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid                                                                                       ; ram400x9_square_grid_selection    ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                         |altsyncram_9vp1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated                        ; altsyncram_9vp1                   ; work         ;
;                |draw_tower:t1|                                 ; 45 (30)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1                                                                                                                                        ; draw_tower                        ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|memory_address_translator_160x120:v1                                                                                                   ; memory_address_translator_160x120 ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|memory_address_translator_20x20:m1                                                                                                     ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_tower:tower_unit|                  ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                                                                                                              ; ram400x9_tower                    ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component                                                                              ; altsyncram                        ; work         ;
;                         |altsyncram_vao1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated                                               ; altsyncram_vao1                   ; work         ;
;                |erase_square:e1|                               ; 60 (41)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1                                                                                                                                      ; erase_square                      ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|memory_address_translator_160x120:v1                                                                                                 ; memory_address_translator_160x120 ; work         ;
;          |tower:TOWER2|                                        ; 247 (0)             ; 130 (0)                   ; 7200              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2                                                                                                                                                                  ; tower                             ; work         ;
;             |control_towerplacer:c0|                           ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0                                                                                                                                           ; control_towerplacer               ; work         ;
;             |datapath:d0|                                      ; 234 (92)            ; 119 (50)                  ; 7200              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0                                                                                                                                                      ; datapath                          ; work         ;
;                |draw_square_grid:s1|                           ; 37 (30)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1                                                                                                                                  ; draw_square_grid                  ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|memory_address_translator_20x20:m1                                                                                               ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_square_grid_selection:select_grid| ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid                                                                                       ; ram400x9_square_grid_selection    ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                         |altsyncram_9vp1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated                        ; altsyncram_9vp1                   ; work         ;
;                |draw_tower:t1|                                 ; 45 (30)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1                                                                                                                                        ; draw_tower                        ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|memory_address_translator_160x120:v1                                                                                                   ; memory_address_translator_160x120 ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|memory_address_translator_20x20:m1                                                                                                     ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_tower:tower_unit|                  ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                                                                                                              ; ram400x9_tower                    ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component                                                                              ; altsyncram                        ; work         ;
;                         |altsyncram_vao1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated                                               ; altsyncram_vao1                   ; work         ;
;                |erase_square:e1|                               ; 60 (41)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1                                                                                                                                      ; erase_square                      ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|memory_address_translator_160x120:v1                                                                                                 ; memory_address_translator_160x120 ; work         ;
;          |tower:TOWER3|                                        ; 247 (0)             ; 130 (0)                   ; 7200              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3                                                                                                                                                                  ; tower                             ; work         ;
;             |control_towerplacer:c0|                           ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0                                                                                                                                           ; control_towerplacer               ; work         ;
;             |datapath:d0|                                      ; 234 (92)            ; 119 (50)                  ; 7200              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0                                                                                                                                                      ; datapath                          ; work         ;
;                |draw_square_grid:s1|                           ; 37 (30)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1                                                                                                                                  ; draw_square_grid                  ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|memory_address_translator_20x20:m1                                                                                               ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_square_grid_selection:select_grid| ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid                                                                                       ; ram400x9_square_grid_selection    ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                         |altsyncram_9vp1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated                        ; altsyncram_9vp1                   ; work         ;
;                |draw_tower:t1|                                 ; 45 (30)             ; 23 (23)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1                                                                                                                                        ; draw_tower                        ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|memory_address_translator_160x120:v1                                                                                                   ; memory_address_translator_160x120 ; work         ;
;                   |memory_address_translator_20x20:m1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|memory_address_translator_20x20:m1                                                                                                     ; memory_address_translator_20x20   ; work         ;
;                   |ram400x9_tower:tower_unit|                  ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                                                                                                              ; ram400x9_tower                    ; work         ;
;                      |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component                                                                              ; altsyncram                        ; work         ;
;                         |altsyncram_vao1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated                                               ; altsyncram_vao1                   ; work         ;
;                |erase_square:e1|                               ; 60 (41)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1                                                                                                                                      ; erase_square                      ; work         ;
;                   |memory_address_translator_160x120:v1|       ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|memory_address_translator_160x120:v1                                                                                                 ; memory_address_translator_160x120 ; work         ;
;       |middle_states:m1|                                       ; 704 (187)           ; 396 (34)                  ; 864000            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1                                                                                                                                                                        ; middle_states                     ; work         ;
;          |counter_2seconds:counter|                            ; 37 (37)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|counter_2seconds:counter                                                                                                                                               ; counter_2seconds                  ; work         ;
;          |draw_LOSE:L1|                                        ; 39 (24)             ; 34 (32)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1                                                                                                                                                           ; draw_LOSE                         ; work         ;
;             |memory_address_translator_160x120:v1|             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|memory_address_translator_160x120:v1                                                                                                                      ; memory_address_translator_160x120 ; work         ;
;             |rom19200x9_LOSE:U1|                               ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1                                                                                                                                        ; rom19200x9_LOSE                   ; work         ;
;                |altsyncram:altsyncram_component|               ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component                                                                                                        ; altsyncram                        ; work         ;
;                   |altsyncram_h7g1:auto_generated|             ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated                                                                         ; altsyncram_h7g1                   ; work         ;
;                      |decode_01a:rden_decode|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|decode_01a:rden_decode                                                  ; decode_01a                        ; work         ;
;          |draw_SAVE_GPA:SG1|                                   ; 40 (25)             ; 34 (32)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1                                                                                                                                                      ; draw_SAVE_GPA                     ; work         ;
;             |memory_address_translator_160x120:v1|             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|memory_address_translator_160x120:v1                                                                                                                 ; memory_address_translator_160x120 ; work         ;
;             |rom19200x9_SAVE_GPA:U3|                           ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3                                                                                                                               ; rom19200x9_SAVE_GPA               ; work         ;
;                |altsyncram:altsyncram_component|               ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component                                                                                               ; altsyncram                        ; work         ;
;                   |altsyncram_pfg1:auto_generated|             ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated                                                                ; altsyncram_pfg1                   ; work         ;
;                      |decode_01a:rden_decode|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated|decode_01a:rden_decode                                         ; decode_01a                        ; work         ;
;          |draw_WIN:W1|                                         ; 39 (24)             ; 34 (32)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1                                                                                                                                                            ; draw_WIN                          ; work         ;
;             |memory_address_translator_160x120:v1|             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|memory_address_translator_160x120:v1                                                                                                                       ; memory_address_translator_160x120 ; work         ;
;             |rom19200x9_WIN:U1|                                ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1                                                                                                                                          ; rom19200x9_WIN                    ; work         ;
;                |altsyncram:altsyncram_component|               ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component                                                                                                          ; altsyncram                        ; work         ;
;                   |altsyncram_c4g1:auto_generated|             ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated                                                                           ; altsyncram_c4g1                   ; work         ;
;                      |decode_01a:rden_decode|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|decode_01a:rden_decode                                                    ; decode_01a                        ; work         ;
;          |draw_map:map|                                        ; 44 (29)             ; 34 (32)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map                                                                                                                                                           ; draw_map                          ; work         ;
;             |memory_address_translator_160x120:v1|             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|memory_address_translator_160x120:v1                                                                                                                      ; memory_address_translator_160x120 ; work         ;
;             |ram19200x9_map_background:U3|                     ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3                                                                                                                              ; ram19200x9_map_background         ; work         ;
;                |altsyncram:altsyncram_component|               ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component                                                                                              ; altsyncram                        ; work         ;
;                   |altsyncram_t3q1:auto_generated|             ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                                                               ; altsyncram_t3q1                   ; work         ;
;                      |decode_01a:rden_decode|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode                                        ; decode_01a                        ; work         ;
;          |draw_stage_1_clear:s1_clear|                         ; 35 (26)             ; 28 (28)                   ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear                                                                                                                                            ; draw_stage_1_clear                ; work         ;
;             |memory_address_translator_80x40:v1|               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|memory_address_translator_80x40:v1                                                                                                         ; memory_address_translator_80x40   ; work         ;
;             |rom3200x9_stage_1_clear:U1|                       ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1                                                                                                                 ; rom3200x9_stage_1_clear           ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_e0h1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated                                                  ; altsyncram_e0h1                   ; work         ;
;          |draw_stage_1_start:s1_start|                         ; 33 (24)             ; 28 (28)                   ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start                                                                                                                                            ; draw_stage_1_start                ; work         ;
;             |memory_address_translator_80x40:v1|               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|memory_address_translator_80x40:v1                                                                                                         ; memory_address_translator_80x40   ; work         ;
;             |rom3200x9_stage_1_start:U1|                       ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1                                                                                                                 ; rom3200x9_stage_1_start           ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_l1h1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated                                                  ; altsyncram_l1h1                   ; work         ;
;          |draw_stage_2_clear:s2_clear|                         ; 35 (26)             ; 28 (28)                   ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear                                                                                                                                            ; draw_stage_2_clear                ; work         ;
;             |memory_address_translator_80x40:v1|               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|memory_address_translator_80x40:v1                                                                                                         ; memory_address_translator_80x40   ; work         ;
;             |rom3200x9_stage_2_clear:U1|                       ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1                                                                                                                 ; rom3200x9_stage_2_clear           ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_f0h1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated                                                  ; altsyncram_f0h1                   ; work         ;
;          |draw_stage_2_start:s2_start|                         ; 35 (26)             ; 28 (28)                   ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start                                                                                                                                            ; draw_stage_2_start                ; work         ;
;             |memory_address_translator_80x40:v1|               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|memory_address_translator_80x40:v1                                                                                                         ; memory_address_translator_80x40   ; work         ;
;             |rom3200x9_stage_2_start:U1|                       ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1                                                                                                                 ; rom3200x9_stage_2_start           ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_m1h1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated                                                  ; altsyncram_m1h1                   ; work         ;
;          |draw_stage_3_clear:s3_clear|                         ; 78 (69)             ; 28 (28)                   ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear                                                                                                                                            ; draw_stage_3_clear                ; work         ;
;             |memory_address_translator_80x40:v1|               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|memory_address_translator_80x40:v1                                                                                                         ; memory_address_translator_80x40   ; work         ;
;             |rom3200x9_stage_3_clear:U1|                       ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1                                                                                                                 ; rom3200x9_stage_3_clear           ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_g0h1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated                                                  ; altsyncram_g0h1                   ; work         ;
;          |draw_stage_3_start:s3_start|                         ; 35 (26)             ; 28 (28)                   ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start                                                                                                                                            ; draw_stage_3_start                ; work         ;
;             |memory_address_translator_80x40:v1|               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|memory_address_translator_80x40:v1                                                                                                         ; memory_address_translator_80x40   ; work         ;
;             |rom3200x9_stage_3_start:U1|                       ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1                                                                                                                 ; rom3200x9_stage_3_start           ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_n1h1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated                                                  ; altsyncram_n1h1                   ; work         ;
;          |erase_80x40:erase_stages|                            ; 67 (48)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages                                                                                                                                               ; erase_80x40                       ; work         ;
;             |memory_address_translator_160x120:v1|             ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|memory_address_translator_160x120:v1                                                                                                          ; memory_address_translator_160x120 ; work         ;
;       |ram19200x9_map_background:MBCKGD|                       ; 15 (0)              ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD                                                                                                                                                        ; ram19200x9_map_background         ; work         ;
;          |altsyncram:altsyncram_component|                     ; 15 (0)              ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_t3q1:auto_generated|                   ; 15 (0)              ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                                                                                         ; altsyncram_t3q1                   ; work         ;
;                |decode_01a:rden_decode|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode                                                                  ; decode_01a                        ; work         ;
;                |decode_7la:decode3|                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_7la:decode3                                                                      ; decode_7la                        ; work         ;
;                |mux_ofb:mux2|                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|mux_ofb:mux2                                                                            ; mux_ofb                           ; work         ;
;    |vga_adapter:VGA|                                           ; 77 (4)              ; 30 (0)                    ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA                                                                                                                                                                                            ; vga_adapter                       ; work         ;
;       |altsyncram:VideoMemory|                                 ; 15 (0)              ; 4 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_vsn1:auto_generated|                      ; 15 (0)              ; 4 (4)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated                                                                                                                                      ; altsyncram_vsn1                   ; work         ;
;             |decode_01a:rden_decode_b|                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_01a:rden_decode_b                                                                                                             ; decode_01a                        ; work         ;
;             |decode_7la:decode2|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_7la:decode2                                                                                                                   ; decode_7la                        ; work         ;
;             |mux_ofb:mux3|                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|mux_ofb:mux3                                                                                                                         ; mux_ofb                           ; work         ;
;       |vga_address_translator:user_input_translator|           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                               ; vga_address_translator            ; work         ;
;       |vga_controller:controller|                              ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                  ; vga_controller                    ; work         ;
;          |vga_address_translator:controller_translator|        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                     ; vga_address_translator            ; work         ;
;       |vga_pll:mypll|                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                              ; vga_pll                           ; work         ;
;          |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                      ; altpll                            ; work         ;
;             |altpll_80u:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                            ; altpll_80u                        ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; 4.0.mif                   ;
; data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; 4.0.mif                   ;
; data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; 4.0.mif                   ;
; data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; 4.0.mif                   ;
; data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; square_grid_selection.mif ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ALTSYNCRAM                        ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; tower.mif                 ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; square_grid_selection.mif ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ALTSYNCRAM                        ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; tower.mif                 ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; square_grid_selection.mif ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ALTSYNCRAM                        ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; tower.mif                 ;
; data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 19200        ; 9            ; --           ; --           ; 172800 ; ../LOSE.mif               ;
; data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 19200        ; 9            ; --           ; --           ; 172800 ; SAVE_GPA.mif              ;
; data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; ROM              ; 19200        ; 9            ; --           ; --           ; 172800 ; ../WIN.mif                ;
; data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 3200         ; 9            ; --           ; --           ; 28800  ; ../stage_1_clear.mif      ;
; data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 3200         ; 9            ; --           ; --           ; 28800  ; ../stage_1_start.mif      ;
; data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 3200         ; 9            ; --           ; --           ; 28800  ; ../stage_2_clear.mif      ;
; data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 3200         ; 9            ; --           ; --           ; 28800  ; ../stage_2_start.mif      ;
; data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 3200         ; 9            ; --           ; --           ; 28800  ; ../stage_3_clear.mif      ;
; data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 3200         ; 9            ; --           ; --           ; 28800  ; ../stage_3_start.mif      ;
; data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 19200        ; 9            ; 19200        ; 9            ; 172800 ; defense_map_with_turn.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                     ; IP Include File                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v                   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v                   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v                   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v                   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD                                                                  ; ram19200x9_map_background.v      ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid ; ram400x9_square_grid_selection.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                        ; ram400x9_tower.v                 ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid ; ram400x9_square_grid_selection.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                        ; ram400x9_tower.v                 ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid ; ram400x9_square_grid_selection.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit                        ; ram400x9_tower.v                 ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1                                                  ; rom19200x9_LOSE.v                ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3                                         ; rom19200x9_SAVE_GPA.v            ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1                                                    ; rom19200x9_WIN.v                 ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3                                        ; ram19200x9_map_background.v      ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1                           ; rom3200x9_stage_1_clear.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1                           ; rom3200x9_stage_1_start.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1                           ; rom3200x9_stage_2_clear.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1                           ; rom3200x9_stage_2_start.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1                           ; rom3200x9_stage_3_clear.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1                           ; rom3200x9_stage_3_start.v        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|control_game_flow:CGF|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------+-------------------------+-------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+--------------------------+---------------------+
; Name                              ; current_state.GAME_OVER ; current_state.WIN ; current_state.STAGE_3_DONE ; current_state.STAGE_3_IN_PROGRESS ; current_state.STAGE_3_DRAW_TOWER ; current_state.STAGE_3_BEGIN ; current_state.STAGE_2_DONE ; current_state.STAGE_2_IN_PROGRESS ; current_state.STAGE_2_DRAW_TOWER ; current_state.STAGE_2_BEGIN ; current_state.STAGE_1_DONE ; current_state.STAGE_1_IN_PROGRESS ; current_state.STAGE_1_DRAW_TOWER ; current_state.STAGE_1_BEGIN ; current_state.WAIT_START ; current_state.RESET ;
+-----------------------------------+-------------------------+-------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+--------------------------+---------------------+
; current_state.RESET               ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 0                   ;
; current_state.WAIT_START          ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 1                        ; 1                   ;
; current_state.STAGE_1_BEGIN       ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 1                           ; 0                        ; 1                   ;
; current_state.STAGE_1_DRAW_TOWER  ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 1                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_1_IN_PROGRESS ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 1                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_1_DONE        ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 1                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_2_BEGIN       ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 1                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_2_DRAW_TOWER  ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 1                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_2_IN_PROGRESS ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 1                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_2_DONE        ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 1                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_3_BEGIN       ; 0                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 1                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_3_DRAW_TOWER  ; 0                       ; 0                 ; 0                          ; 0                                 ; 1                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_3_IN_PROGRESS ; 0                       ; 0                 ; 0                          ; 1                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.STAGE_3_DONE        ; 0                       ; 0                 ; 1                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.WIN                 ; 0                       ; 1                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
; current_state.GAME_OVER           ; 1                       ; 0                 ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                          ; 0                                 ; 0                                ; 0                           ; 0                        ; 1                   ;
+-----------------------------------+-------------------------+-------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+----------------------------+-----------------------------------+----------------------------------+-----------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|control_car:c0|current_state                                                                                                                                  ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DESTROYED ; current_state.INCREMENT ; current_state.ERASE_CAR ; current_state.WAIT_DRAW ; current_state.DRAW_CAR ; current_state.DELAY ; current_state.WAIT_START ; current_state.RESET ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 0                   ;
; current_state.WAIT_START ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 1                        ; 1                   ;
; current_state.DELAY      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                   ; 0                        ; 1                   ;
; current_state.DRAW_CAR   ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                   ; 0                        ; 1                   ;
; current_state.WAIT_DRAW  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.ERASE_CAR  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.INCREMENT  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.DESTROYED  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|control_car:c0|current_state                                                                                                                                  ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DESTROYED ; current_state.INCREMENT ; current_state.ERASE_CAR ; current_state.WAIT_DRAW ; current_state.DRAW_CAR ; current_state.DELAY ; current_state.WAIT_START ; current_state.RESET ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 0                   ;
; current_state.WAIT_START ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 1                        ; 1                   ;
; current_state.DELAY      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                   ; 0                        ; 1                   ;
; current_state.DRAW_CAR   ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                   ; 0                        ; 1                   ;
; current_state.WAIT_DRAW  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.ERASE_CAR  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.INCREMENT  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.DESTROYED  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|control_car:c0|current_state                                                                                                                                  ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DESTROYED ; current_state.INCREMENT ; current_state.ERASE_CAR ; current_state.WAIT_DRAW ; current_state.DRAW_CAR ; current_state.DELAY ; current_state.WAIT_START ; current_state.RESET ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 0                   ;
; current_state.WAIT_START ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 1                        ; 1                   ;
; current_state.DELAY      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                   ; 0                        ; 1                   ;
; current_state.DRAW_CAR   ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                   ; 0                        ; 1                   ;
; current_state.WAIT_DRAW  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.ERASE_CAR  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.INCREMENT  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.DESTROYED  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0|current_state                                                                                                                                  ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DESTROYED ; current_state.INCREMENT ; current_state.ERASE_CAR ; current_state.WAIT_DRAW ; current_state.DRAW_CAR ; current_state.DELAY ; current_state.WAIT_START ; current_state.RESET ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 0                   ;
; current_state.WAIT_START ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 1                        ; 1                   ;
; current_state.DELAY      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                   ; 0                        ; 1                   ;
; current_state.DRAW_CAR   ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                   ; 0                        ; 1                   ;
; current_state.WAIT_DRAW  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.ERASE_CAR  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.INCREMENT  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.DESTROYED  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|control_laser:c0|current_state                                                ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+
; Name                     ; current_state.ERASE ; current_state.DRAW_LASER ; current_state.WAIT_DRAW ; current_state.DISABLED ; current_state.DELAY ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+
; current_state.DISABLED   ; 0                   ; 0                        ; 0                       ; 0                      ; 0                   ;
; current_state.WAIT_DRAW  ; 0                   ; 0                        ; 1                       ; 1                      ; 0                   ;
; current_state.DRAW_LASER ; 0                   ; 1                        ; 0                       ; 1                      ; 0                   ;
; current_state.ERASE      ; 1                   ; 0                        ; 0                       ; 1                      ; 0                   ;
; current_state.DELAY      ; 0                   ; 0                        ; 0                       ; 1                      ; 1                   ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|control_laser:c0|current_state                                                ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+
; Name                     ; current_state.ERASE ; current_state.DRAW_LASER ; current_state.WAIT_DRAW ; current_state.DISABLED ; current_state.DELAY ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+
; current_state.DISABLED   ; 0                   ; 0                        ; 0                       ; 0                      ; 0                   ;
; current_state.WAIT_DRAW  ; 0                   ; 0                        ; 1                       ; 1                      ; 0                   ;
; current_state.DRAW_LASER ; 0                   ; 1                        ; 0                       ; 1                      ; 0                   ;
; current_state.ERASE      ; 1                   ; 0                        ; 0                       ; 1                      ; 0                   ;
; current_state.DELAY      ; 0                   ; 0                        ; 0                       ; 1                      ; 1                   ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state                                                ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+
; Name                     ; current_state.ERASE ; current_state.DRAW_LASER ; current_state.WAIT_DRAW ; current_state.DISABLED ; current_state.DELAY ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+
; current_state.DISABLED   ; 0                   ; 0                        ; 0                       ; 0                      ; 0                   ;
; current_state.WAIT_DRAW  ; 0                   ; 0                        ; 1                       ; 1                      ; 0                   ;
; current_state.DRAW_LASER ; 0                   ; 1                        ; 0                       ; 1                      ; 0                   ;
; current_state.ERASE      ; 1                   ; 0                        ; 0                       ; 1                      ; 0                   ;
; current_state.DELAY      ; 0                   ; 0                        ; 0                       ; 1                      ; 1                   ;
+--------------------------+---------------------+--------------------------+-------------------------+------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+
; Name                             ; current_state.DRAW_TOWER_DONE ; current_state.ERASE_SQUARE_TOWER ; current_state.ERASE_SQUARE_DOWN ; current_state.ERASE_SQUARE_RIGHT ; current_state.DRAW_TOWER ; current_state.MOVE_RIGHT_WAIT ; current_state.MOVE_RIGHT ; current_state.MOVE_DOWN_WAIT ; current_state.MOVE_DOWN ; current_state.WAIT ; current_state.DRAW_SQUARE ; current_state.TOP_LEFT ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+
; current_state.TOP_LEFT           ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 0                      ;
; current_state.DRAW_SQUARE        ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 1                         ; 1                      ;
; current_state.WAIT               ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 1                  ; 0                         ; 1                      ;
; current_state.MOVE_DOWN          ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 1                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_DOWN_WAIT     ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 1                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_RIGHT         ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 1                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_RIGHT_WAIT    ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 1                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.DRAW_TOWER         ; 0                             ; 0                                ; 0                               ; 0                                ; 1                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_RIGHT ; 0                             ; 0                                ; 0                               ; 1                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_DOWN  ; 0                             ; 0                                ; 1                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_TOWER ; 0                             ; 1                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.DRAW_TOWER_DONE    ; 1                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+
; Name                             ; current_state.DRAW_TOWER_DONE ; current_state.ERASE_SQUARE_TOWER ; current_state.ERASE_SQUARE_DOWN ; current_state.ERASE_SQUARE_RIGHT ; current_state.DRAW_TOWER ; current_state.MOVE_RIGHT_WAIT ; current_state.MOVE_RIGHT ; current_state.MOVE_DOWN_WAIT ; current_state.MOVE_DOWN ; current_state.WAIT ; current_state.DRAW_SQUARE ; current_state.TOP_LEFT ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+
; current_state.TOP_LEFT           ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 0                      ;
; current_state.DRAW_SQUARE        ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 1                         ; 1                      ;
; current_state.WAIT               ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 1                  ; 0                         ; 1                      ;
; current_state.MOVE_DOWN          ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 1                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_DOWN_WAIT     ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 1                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_RIGHT         ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 1                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_RIGHT_WAIT    ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 1                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.DRAW_TOWER         ; 0                             ; 0                                ; 0                               ; 0                                ; 1                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_RIGHT ; 0                             ; 0                                ; 0                               ; 1                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_DOWN  ; 0                             ; 0                                ; 1                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_TOWER ; 0                             ; 1                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.DRAW_TOWER_DONE    ; 1                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+
; Name                             ; current_state.DRAW_TOWER_DONE ; current_state.ERASE_SQUARE_TOWER ; current_state.ERASE_SQUARE_DOWN ; current_state.ERASE_SQUARE_RIGHT ; current_state.DRAW_TOWER ; current_state.MOVE_RIGHT_WAIT ; current_state.MOVE_RIGHT ; current_state.MOVE_DOWN_WAIT ; current_state.MOVE_DOWN ; current_state.WAIT ; current_state.DRAW_SQUARE ; current_state.TOP_LEFT ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+
; current_state.TOP_LEFT           ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 0                      ;
; current_state.DRAW_SQUARE        ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 1                         ; 1                      ;
; current_state.WAIT               ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 1                  ; 0                         ; 1                      ;
; current_state.MOVE_DOWN          ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 1                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_DOWN_WAIT     ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 1                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_RIGHT         ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 1                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.MOVE_RIGHT_WAIT    ; 0                             ; 0                                ; 0                               ; 0                                ; 0                        ; 1                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.DRAW_TOWER         ; 0                             ; 0                                ; 0                               ; 0                                ; 1                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_RIGHT ; 0                             ; 0                                ; 0                               ; 1                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_DOWN  ; 0                             ; 0                                ; 1                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.ERASE_SQUARE_TOWER ; 0                             ; 1                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
; current_state.DRAW_TOWER_DONE    ; 1                             ; 0                                ; 0                               ; 0                                ; 0                        ; 0                             ; 0                        ; 0                            ; 0                       ; 0                  ; 0                         ; 1                      ;
+----------------------------------+-------------------------------+----------------------------------+---------------------------------+----------------------------------+--------------------------+-------------------------------+--------------------------+------------------------------+-------------------------+--------------------+---------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|erase_done                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|delay_done                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|erase_done                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|delay_done                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|erase_done                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|delay_done                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCar:d1|frame_counter[0..7]            ; Stuck at GND due to stuck port data_in                                                       ;
; control_game_flow:CGF|current_state~2                                                          ; Lost fanout                                                                                  ;
; control_game_flow:CGF|current_state~3                                                          ; Lost fanout                                                                                  ;
; control_game_flow:CGF|current_state~4                                                          ; Lost fanout                                                                                  ;
; control_game_flow:CGF|current_state~5                                                          ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR3|control_car:c0|current_state~2                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR3|control_car:c0|current_state~3                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR3|control_car:c0|current_state~4                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR3|control_car:c0|current_state~5                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR2|control_car:c0|current_state~2                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR2|control_car:c0|current_state~3                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR2|control_car:c0|current_state~4                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR2|control_car:c0|current_state~5                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR1|control_car:c0|current_state~2                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR1|control_car:c0|current_state~3                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR1|control_car:c0|current_state~4                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR1|control_car:c0|current_state~5                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0|current_state~2                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0|current_state~3                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0|current_state~4                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0|current_state~5                             ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L3|control_laser:c0|current_state~2                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L3|control_laser:c0|current_state~3                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L3|control_laser:c0|current_state~5                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L2|control_laser:c0|current_state~2                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L2|control_laser:c0|current_state~3                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L2|control_laser:c0|current_state~5                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state~2                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state~3                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state~5                         ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state~2               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state~3               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state~4               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state~5               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state~2               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state~3               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state~4               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state~5               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state~2               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state~3               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state~4               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state~5               ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state.DRAW_TOWER_DONE ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state.DRAW_TOWER_DONE ; Lost fanout                                                                                  ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state.DRAW_TOWER_DONE ; Lost fanout                                                                                  ;
; data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0|current_state.RESET                         ; Merged with control_game_flow:CGF|current_state.RESET                                        ;
; data_game_flow:DGF|CARS:C1|car:CAR1|control_car:c0|current_state.RESET                         ; Merged with control_game_flow:CGF|current_state.RESET                                        ;
; data_game_flow:DGF|CARS:C1|car:CAR2|control_car:c0|current_state.RESET                         ; Merged with control_game_flow:CGF|current_state.RESET                                        ;
; data_game_flow:DGF|CARS:C1|car:CAR3|control_car:c0|current_state.RESET                         ; Merged with control_game_flow:CGF|current_state.RESET                                        ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|delay_done               ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|delay_done ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|delay_done               ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|delay_done ;
; data_game_flow:DGF|LASERS:L1|laser:L2|control_laser:c0|current_state.DELAY                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state.DELAY       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|control_laser:c0|current_state.DELAY                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state.DELAY       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[24]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[24]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[24]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[24]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[1]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[1]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[1]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[1]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[0]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[0]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[0]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[0]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[2]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[2]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[2]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[2]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[3]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[3]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[3]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[3]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[4]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[4]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[4]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[4]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[5]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[5]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[5]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[5]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[6]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[6]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[6]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[6]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[7]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[7]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[7]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[7]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[8]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[8]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[8]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[8]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[9]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[9]       ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[9]                     ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[9]       ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[10]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[10]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[10]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[10]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[11]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[11]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[11]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[11]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[12]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[12]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[12]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[12]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[13]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[13]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[13]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[13]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[14]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[14]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[14]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[14]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[15]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[15]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[15]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[15]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[16]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[16]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[16]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[16]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[17]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[17]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[17]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[17]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[18]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[18]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[18]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[18]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[19]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[19]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[19]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[19]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[20]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[20]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[20]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[20]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[21]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[21]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[21]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[21]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[22]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[22]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[22]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[22]      ;
; data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[23]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[23]      ;
; data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[23]                    ; Merged with data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[23]      ;
; data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state.DELAY                     ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[0..24]                 ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|delay_done               ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|Counter_X[3]                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|Counter_X[3]                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|Counter_X[3]                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|Counter_Y[3]                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|Counter_Y[3]                             ; Stuck at GND due to stuck port data_in                                                       ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|Counter_Y[3]                             ; Stuck at GND due to stuck port data_in                                                       ;
; Total Number of Removed Registers = 149                                                        ;                                                                                              ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                   ;
+----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                         ;
+----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0|current_state.DELAY       ; Stuck at GND              ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[24],                   ;
;                                                                                  ; due to stuck port data_in ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[1],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[0],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[2],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[3],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[4],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[5],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[6],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[7],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[8],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[9],                    ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[10],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[11],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[12],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[13],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[14],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[15],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[16],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[17],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[18],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[19],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[20],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[21],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[22],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[23],                   ;
;                                                                                  ;                           ; data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|delay_done               ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state~4 ; Lost Fanouts              ; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|current_state.DRAW_TOWER_DONE ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state~4 ; Lost Fanouts              ; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|control_towerplacer:c0|current_state.DRAW_TOWER_DONE ;
; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state~4 ; Lost Fanouts              ; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0|current_state.DRAW_TOWER_DONE ;
+----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1516  ;
; Number of registers using Synchronous Clear  ; 725   ;
; Number of registers using Synchronous Load   ; 244   ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1254  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_y[5] ; 5       ;
; data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_x[5] ; 4       ;
; data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_x[0] ; 4       ;
; data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_x[1] ; 4       ;
; data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_x[2] ; 4       ;
; data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_y[2] ; 5       ;
; data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_y[1] ; 5       ;
; data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_y[0] ; 5       ;
; Total number of inverted registers = 8                                    ;         ;
+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|map_mem_address[1]                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|map_mem_address[1]                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|map_mem_address[1]                                                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|vga_coords[14]                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|vga_coords[4]                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|vga_coords[3]                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|temp_x[0]                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|temp_y[4]                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|temp_y[1]                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|temp_y[1]                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|temp_x[2]                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|temp_y[0]                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|temp_x[0]                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|temp_x[4]                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|temp_y[4]                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|temp_x[3]                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|temp_x[3]                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|temp_y[4]                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|temp_x[4]                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|temp_y[4]                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|temp_x[3]                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|temp_y[0]                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|temp_x[4]                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|temp_x[2]                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|temp_y[2]                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|temp_x[6]                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|temp_x[2]                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|temp_x[5]                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|temp_y[3]                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|temp_y[5]                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|temp_y[0]                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|temp_y[3]                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|temp_x[6]                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|temp_y[5]                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|temp_x[6]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|DelayCar:d1|frame_counter[7]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|DelayCar:d1|frame_counter[5]                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|DelayCar:d1|frame_counter[0]                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|vga_colour[0]                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|vga_colour[5]                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|vga_colour[1]                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|vga_colour[5]                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|vga_colour[2]                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|vga_colour[6]                                                                          ;
; 4:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|counter_2seconds:counter|Q[14]                                                                             ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|FrameCounter_30:FC1|Q[8]                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|vga_coords[0]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|vga_coords[8]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|vga_coords[0]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|vga_coords[1]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|vga_coords[0]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|vga_coords[1]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|delay[1]                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|Counter_Y[1]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|Counter_X[1]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|Counter_Y[1]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|Counter_X[1]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|Counter_Y[1]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|Counter_X[1]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|delay[0]                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|delay[1]                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|delay[0]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|delay[0]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|delay[1]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|delay[1]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|delay[0]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|delay[0]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|delay[0]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|delay[0]                                                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1|Q[23]                                                                    ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|DelayLaser:d1|Q[22]                                                                    ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|DelayLaser:d1|Q[21]                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|delay[0]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|delay[0]                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|delay[1]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|delay[1]                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|delay[1]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|delay[1]                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|DelayCar:d1|clock_counter[4]                                                               ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|DelayCar:d1|clock_counter[20]                                                              ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|DelayCar:d1|clock_counter[2]                                                               ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCar:d1|clock_counter[2]                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|Counter_X[5]                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|Counter_X[2]                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|Counter_X[2]                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|Counter_X[5]                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|counter_y[6]                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|counter_x[7]                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|counter_y[5]                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|counter_x[2]                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|counter_y[5]                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|counter_x[4]                                                                           ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|colour[3]                                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|colour[3]                                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|colour[3]                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|Counter_Y[3]                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|Counter_X[2]                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|Counter_Y[3]                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|Counter_X[2]                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|Counter_Y[2]                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|Counter_X[3]                                                                             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|colour[2]                                                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|colour[7]                                                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|colour[7]                                                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|colour[1]                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|counter_y[3]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map|counter_x[1]                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_y[4]                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_x[6]                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|counter_y[0]                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|counter_x[2]                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|counter_y[3]                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|counter_x[4]                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|counter_y[1]                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|counter_x[2]                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|counter_y[2]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|counter_x[2]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|counter_y[4]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|counter_x[3]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|counter_y[3]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|counter_x[0]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|counter_y[3]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|counter_x[2]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|counter_y[4]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|counter_x[4]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|counter_y[0]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|counter_x[2]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|counter_y[0]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|counter_x[0]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|counter_y[1]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|counter_x[0]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|counter_y[0]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|counter_x[2]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|counter_y[4]                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|counter_x[0]                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|counter_y[2]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|counter_x[2]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|counter_y[3]                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|counter_x[4]                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|counter_y[2]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|counter_x[2]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|counter_y[0]                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|counter_x[4]                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|counter_y[0]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|counter_x[7]                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|counter_y[3]                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|counter_x[3]                                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|counter_y[2]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|counter_x[1]                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|counter_y[2]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|counter_x[4]                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|counter_y[1]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|counter_x[2]                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|counter_y[5]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|counter_x[0]                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|counter_y[0]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|counter_x[5]                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|counter_y[1]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|counter_x[6]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|counter_y[4]                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|counter_x[7]                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|counter_y[0]                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|counter_x[0]                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|counter_y[0]                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|counter_x[1]                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|counter_y[1]                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|counter_x[0]                                                                           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|Counter_Y[5]                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|Counter_Y[0]                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|Counter_Y[3]                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|Counter_Y[1]                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|Counter_Y[2]                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|Counter_Y[0]                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|Counter_Y[4]                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|Counter_Y[1]                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|coordinates[3]                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|coordinates[2]                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|coordinates[3]                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|coordinates[0]                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|coordinates[8]                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|coordinates[5]                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|coordinates[10]                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|coordinates[1]                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|coordinates[7]                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|coordinates[5]                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|coordinates[10]                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|coordinates[0]                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|coordinates[8]                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|coordinates[6]                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|coordinates[9]                                                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|coordinates[2]                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|coordinates[1]                                                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|coordinates[3]                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|coordinates[1]                                                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|coordinates[5]                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|coordinates[1]                                                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|coordinates[2]                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|coordinates[0]                                                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|coordinates[14]                                                                          ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|coordinates[13]                                                                          ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|coordinates[12]                                                                          ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|coordinates[12]                                                                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|coordinates[14]                                                                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|coordinates[14]                                                                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|coordinates[13]                                                                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 24 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|laser_direction[1]                                                                     ;
; 20:1               ; 2 bits    ; 26 LEs        ; 24 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L2|datapath_laser:d0|laser_direction[0]                                                                     ;
; 20:1               ; 2 bits    ; 26 LEs        ; 24 LEs               ; 2 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L3|datapath_laser:d0|laser_direction[0]                                                                     ;
; 19:1               ; 14 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|coordinates[13]                                                                                            ;
; 27:1               ; 9 bits    ; 162 LEs       ; 108 LEs              ; 54 LEs                 ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|colour[6]                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_y[1]                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|counter_x[0]                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|mux_ofb:mux3|result_node[7]                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|mux_ofb:mux2|result_node[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|control_towerplacer:c0|next_state                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|TOWERS:T1|colour[6]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|LASERS:L1|coord[12]                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|coordinates                                                                                                                 ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|Add3                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|mem_add[9]                                                                                                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|mem_add[3]                                                                                                                  ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|coordinates[7]                                                                                                              ;
; 12:1               ; 9 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|colour[1]                                                                                                                   ;
; 12:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |ECE241Project|data_game_flow:DGF|coordinates[5]                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                            ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                         ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                         ;
; WIDTH_B                            ; 1                         ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                         ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                         ;
+------------------------------------+---------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; tower.mif            ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vao1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 9                         ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 400                       ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; square_grid_selection.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9vp1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; tower.mif            ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vao1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 9                         ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 400                       ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; square_grid_selection.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9vp1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; tower.mif            ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vao1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 9                         ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 400                       ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; square_grid_selection.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9vp1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; 4.0.mif              ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0un1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; 4.0.mif              ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0un1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; 4.0.mif              ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0un1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; 4.0.mif              ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0un1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                                             ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                                          ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                                                          ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; SAVE_GPA.mif         ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_pfg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                            ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; ../WIN.mif           ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_c4g1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                              ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; ../LOSE.mif          ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_h7g1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_1_start.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_l1h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_1_clear.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_e0h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_2_start.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_m1h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_2_clear.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_f0h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_3_start.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_n1h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; ../stage_3_clear.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_g0h1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                      ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                   ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                   ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                   ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA         ;
+-------------------------+---------------------------+----------------+
; Parameter Name          ; Value                     ; Type           ;
+-------------------------+---------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 3                         ; Signed Integer ;
; MONOCHROME              ; FALSE                     ; String         ;
; RESOLUTION              ; 160x120                   ; String         ;
; BACKGROUND_IMAGE        ; defense_map_with_turn.mif ; String         ;
+-------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+---------------------------+--------------------+
; Parameter Name                     ; Value                     ; Type               ;
+------------------------------------+---------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped            ;
; WIDTH_A                            ; 9                         ; Signed Integer     ;
; WIDTHAD_A                          ; 15                        ; Signed Integer     ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped            ;
; WIDTH_B                            ; 9                         ; Signed Integer     ;
; WIDTHAD_B                          ; 15                        ; Signed Integer     ;
; NUMWORDS_B                         ; 19200                     ; Signed Integer     ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped            ;
; OUTDATA_REG_B                      ; CLOCK1                    ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped            ;
; BYTE_SIZE                          ; 8                         ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped            ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                    ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                    ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped            ;
; ENABLE_ECC                         ; FALSE                     ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_vsn1           ; Untyped            ;
+------------------------------------+---------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 26                                                                                                                                                   ;
; Entity Instance                           ; data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 3200                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 3200                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 3200                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 3200                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 3200                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 3200                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                            ;
;     -- WIDTH_A                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 9                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages|memory_address_translator_160x120:v1"                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "x[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|draw_map:map|ram19200x9_map_background:U3" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                    ;
; wren ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; SAVE_GPA_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR3" ;
+--------------------+-------+----------+-------------------------+
; Port               ; Type  ; Severity ; Details                 ;
+--------------------+-------+----------+-------------------------+
; delay_frames[6..0] ; Input ; Info     ; Stuck at GND            ;
; delay_frames[7]    ; Input ; Info     ; Stuck at VCC            ;
+--------------------+-------+----------+-------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR2" ;
+--------------------+-------+----------+-------------------------+
; Port               ; Type  ; Severity ; Details                 ;
+--------------------+-------+----------+-------------------------+
; delay_frames[5..0] ; Input ; Info     ; Stuck at GND            ;
; delay_frames[7]    ; Input ; Info     ; Stuck at GND            ;
; delay_frames[6]    ; Input ; Info     ; Stuck at VCC            ;
+--------------------+-------+----------+-------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR1" ;
+--------------------+-------+----------+-------------------------+
; Port               ; Type  ; Severity ; Details                 ;
+--------------------+-------+----------+-------------------------+
; delay_frames[4..1] ; Input ; Info     ; Stuck at VCC            ;
; delay_frames[7..5] ; Input ; Info     ; Stuck at GND            ;
; delay_frames[0]    ; Input ; Info     ; Stuck at GND            ;
+--------------------+-------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                                                           ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                            ;
; wren ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|CARS:C1|car:CAR0" ;
+--------------+-------+----------+-------------------------------+
; Port         ; Type  ; Severity ; Details                       ;
+--------------+-------+----------+-------------------------------+
; delay_frames ; Input ; Info     ; Stuck at GND                  ;
+--------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0" ;
+---------+--------+----------+-------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                               ;
+---------+--------+----------+-------------------------------------------------------+
; mem_add ; Output ; Info     ; Explicitly unconnected                                ;
+---------+--------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|LASERS:L1"                                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; laser_draw_done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                                                           ;
; wren ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                                    ;
; wren ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1516                        ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 530                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 616                         ;
;     ENA SLD           ; 98                          ;
;     SCLR              ; 39                          ;
;     SCLR SLD          ; 50                          ;
;     SLD               ; 96                          ;
;     plain             ; 67                          ;
; arriav_lcell_comb     ; 3663                        ;
;     arith             ; 1096                        ;
;         0 data inputs ; 39                          ;
;         1 data inputs ; 531                         ;
;         2 data inputs ; 258                         ;
;         3 data inputs ; 108                         ;
;         4 data inputs ; 89                          ;
;         5 data inputs ; 71                          ;
;     extend            ; 43                          ;
;         7 data inputs ; 43                          ;
;     normal            ; 2514                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 283                         ;
;         3 data inputs ; 409                         ;
;         4 data inputs ; 390                         ;
;         5 data inputs ; 714                         ;
;         6 data inputs ; 695                         ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 50                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 414                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 26 06:20:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_2_clear.v
    Info (12023): Found entity 1: draw_stage_2_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_3_start.v
    Info (12023): Found entity 1: draw_stage_3_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laser/laser.v
    Info (12023): Found entity 1: laser File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/laser.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file laser/data_laser.v
    Info (12023): Found entity 1: datapath_laser File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v Line: 1
    Info (12023): Found entity 2: DelayLaser File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v Line: 223
    Info (12023): Found entity 3: CheckCar File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v Line: 252
Info (12021): Found 1 design units, including 1 entities, in source file laser/control_laser.v
    Info (12023): Found entity 1: control_laser File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/control_laser.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_80x40.v
    Info (12023): Found entity 1: memory_address_translator_80x40 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_80x40.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file data_game_flow.v
    Info (12023): Found entity 1: data_game_flow File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 1
    Info (12023): Found entity 2: FrameCounter_30 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 334
Info (12021): Found 1 design units, including 1 entities, in source file control_game_flow.v
    Info (12023): Found entity 1: control_game_flow File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file car/draw_car.v
    Info (12023): Found entity 1: draw_car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file car/data_car.v
    Info (12023): Found entity 1: datapath_car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 1
    Info (12023): Found entity 2: DelayCar File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 167
Info (12021): Found 1 design units, including 1 entities, in source file car/control_car.v
    Info (12023): Found entity 1: control_car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file car/car.v
    Info (12023): Found entity 1: car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_tower.v
    Info (12023): Found entity 1: draw_tower File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file data_towerplacer.v
    Info (12023): Found entity 1: datapath File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_towerplacer.v
    Info (12023): Found entity 1: control_towerplacer File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ece241project.v
    Info (12023): Found entity 1: ECE241Project File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v
    Info (12023): Found entity 1: ram400x9_square_grid_selection File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_tower.v
    Info (12023): Found entity 1: ram400x9_tower File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_car.v
    Info (12023): Found entity 1: ram400x9_car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v
    Info (12023): Found entity 1: memory_address_translator_20x20 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_20x20.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v
    Info (12023): Found entity 1: ram19200x9_map_background File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tower.v
    Info (12023): Found entity 1: tower File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file grid_selection_square.v
    Info (12023): Found entity 1: grid_selection_square File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/grid_selection_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_square.v
    Info (12023): Found entity 1: draw_square_grid File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file erase_square.v
    Info (12023): Found entity 1: erase_square File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v
    Info (12023): Found entity 1: memory_address_translator_160x120 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_160x120.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file erase_car.v
    Info (12023): Found entity 1: erase_car_background File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file towers.v
    Info (12023): Found entity 1: TOWERS File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/TOWERS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cars.v
    Info (12023): Found entity 1: CARS File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file middle_states.v
    Info (12023): Found entity 1: middle_states File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 1
    Info (12023): Found entity 2: counter_2seconds File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 423
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_lose.v
    Info (12023): Found entity 1: rom19200x9_LOSE File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_win.v
    Info (12023): Found entity 1: rom19200x9_WIN File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_save_gpa.v
    Info (12023): Found entity 1: rom19200x9_SAVE_GPA File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_start.v
    Info (12023): Found entity 1: rom3200x9_stage_1_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_1_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_start.v
    Info (12023): Found entity 1: rom3200x9_stage_2_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_2_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_start.v
    Info (12023): Found entity 1: rom3200x9_stage_3_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_3_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file draw_win.v
    Info (12023): Found entity 1: draw_WIN File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_lose.v
    Info (12023): Found entity 1: draw_LOSE File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_save_gpa.v
    Info (12023): Found entity 1: draw_SAVE_GPA File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_1_start.v
    Info (12023): Found entity 1: draw_stage_1_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_1_clear.v
    Info (12023): Found entity 1: draw_stage_1_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_2_start.v
    Info (12023): Found entity 1: draw_stage_2_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_map.v
    Info (12023): Found entity 1: draw_map File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file erase_80x40.v
    Info (12023): Found entity 1: erase_80x40 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_80x40.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lasers.v
    Info (12023): Found entity 1: LASERS File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/LASERS.v Line: 1
Info (12127): Elaborating entity "ECE241Project" for the top level hierarchy
Info (12128): Elaborating entity "data_game_flow" for hierarchy "data_game_flow:DGF" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 128
Info (12128): Elaborating entity "ram19200x9_map_background" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v Line: 85
Info (12133): Instantiated megafunction "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "defense_map_with_turn.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf
    Info (12023): Found entity 1: altsyncram_t3q1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_t3q1" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_7la:decode3" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "data_game_flow:DGF|ram19200x9_map_background:MBCKGD|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|mux_ofb:mux2" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf Line: 45
Info (12128): Elaborating entity "FrameCounter_30" for hierarchy "data_game_flow:DGF|FrameCounter_30:FC1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 124
Warning (10230): Verilog HDL assignment warning at data_game_flow.v(354): truncated value with size 32 to match size of target (21) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 354
Info (12128): Elaborating entity "TOWERS" for hierarchy "data_game_flow:DGF|TOWERS:T1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 162
Info (12128): Elaborating entity "tower" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/TOWERS.v Line: 119
Info (12128): Elaborating entity "datapath" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at data_towerplacer.v(46): object "game_grid" assigned a value but never read File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 46
Warning (10230): Verilog HDL assignment warning at data_towerplacer.v(164): truncated value with size 32 to match size of target (4) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 164
Warning (10230): Verilog HDL assignment warning at data_towerplacer.v(165): truncated value with size 39 to match size of target (15) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 165
Warning (10230): Verilog HDL assignment warning at data_towerplacer.v(181): truncated value with size 32 to match size of target (4) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 181
Warning (10230): Verilog HDL assignment warning at data_towerplacer.v(182): truncated value with size 40 to match size of target (15) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 182
Info (12128): Elaborating entity "draw_tower" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 90
Warning (10230): Verilog HDL assignment warning at draw_tower.v(69): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v Line: 69
Warning (10230): Verilog HDL assignment warning at draw_tower.v(71): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v Line: 71
Warning (10230): Verilog HDL assignment warning at draw_tower.v(84): truncated value with size 32 to match size of target (2) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v Line: 84
Info (12128): Elaborating entity "memory_address_translator_160x120" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|memory_address_translator_160x120:v1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v Line: 34
Info (12128): Elaborating entity "memory_address_translator_20x20" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|memory_address_translator_20x20:m1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v Line: 41
Info (12128): Elaborating entity "ram400x9_tower" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v Line: 85
Info (12133): Instantiated megafunction "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tower.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vao1.tdf
    Info (12023): Found entity 1: altsyncram_vao1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_vao1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vao1" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_square_grid" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 101
Warning (10230): Verilog HDL assignment warning at draw_square.v(60): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v Line: 60
Warning (10230): Verilog HDL assignment warning at draw_square.v(62): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v Line: 62
Warning (10230): Verilog HDL assignment warning at draw_square.v(75): truncated value with size 32 to match size of target (2) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v Line: 75
Info (12128): Elaborating entity "ram400x9_square_grid_selection" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v Line: 85
Info (12133): Instantiated megafunction "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "square_grid_selection.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vp1.tdf
    Info (12023): Found entity 1: altsyncram_9vp1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_9vp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9vp1" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "erase_square" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 117
Warning (10230): Verilog HDL assignment warning at erase_square.v(77): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v Line: 77
Warning (10230): Verilog HDL assignment warning at erase_square.v(79): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v Line: 79
Info (12128): Elaborating entity "control_towerplacer" for hierarchy "data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v Line: 103
Warning (10270): Verilog HDL Case Statement warning at control_towerplacer.v(136): incomplete case statement has no default case item File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v Line: 136
Info (10264): Verilog HDL Case Statement information at control_towerplacer.v(136): all case item expressions in this case statement are onehot File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v Line: 136
Info (12128): Elaborating entity "LASERS" for hierarchy "data_game_flow:DGF|LASERS:L1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 193
Info (12128): Elaborating entity "laser" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/LASERS.v Line: 70
Info (12128): Elaborating entity "datapath_laser" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/laser.v Line: 57
Info (12128): Elaborating entity "DelayLaser" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v Line: 53
Warning (10230): Verilog HDL assignment warning at data_laser.v(243): truncated value with size 32 to match size of target (25) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v Line: 243
Info (12128): Elaborating entity "CheckCar" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|CheckCar:C0" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v Line: 70
Info (12128): Elaborating entity "control_laser" for hierarchy "data_game_flow:DGF|LASERS:L1|laser:L1|control_laser:c0" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/laser.v Line: 77
Info (12128): Elaborating entity "CARS" for hierarchy "data_game_flow:DGF|CARS:C1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 234
Info (12128): Elaborating entity "car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v Line: 75
Info (12128): Elaborating entity "datapath_car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at data_car.v(29): object "game_grid" assigned a value but never read File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 29
Warning (10230): Verilog HDL assignment warning at data_car.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 125
Warning (10230): Verilog HDL assignment warning at data_car.v(126): truncated value with size 39 to match size of target (15) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 126
Warning (10230): Verilog HDL assignment warning at data_car.v(129): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 129
Warning (10230): Verilog HDL assignment warning at data_car.v(130): truncated value with size 40 to match size of target (15) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 130
Warning (10230): Verilog HDL assignment warning at data_car.v(133): truncated value with size 32 to match size of target (8) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 133
Warning (10230): Verilog HDL assignment warning at data_car.v(134): truncated value with size 39 to match size of target (15) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 134
Warning (10230): Verilog HDL assignment warning at data_car.v(137): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 137
Warning (10230): Verilog HDL assignment warning at data_car.v(138): truncated value with size 40 to match size of target (15) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 138
Warning (10230): Verilog HDL assignment warning at data_car.v(141): truncated value with size 32 to match size of target (8) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 141
Warning (10230): Verilog HDL assignment warning at data_car.v(142): truncated value with size 39 to match size of target (15) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 142
Info (12128): Elaborating entity "DelayCar" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCar:d1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 61
Warning (10230): Verilog HDL assignment warning at data_car.v(188): truncated value with size 32 to match size of target (8) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 188
Warning (10230): Verilog HDL assignment warning at data_car.v(193): truncated value with size 32 to match size of target (21) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 193
Info (12128): Elaborating entity "draw_car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 72
Warning (10230): Verilog HDL assignment warning at draw_car.v(21): truncated value with size 8 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v Line: 21
Warning (10230): Verilog HDL assignment warning at draw_car.v(22): truncated value with size 7 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v Line: 22
Warning (10230): Verilog HDL assignment warning at draw_car.v(60): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v Line: 60
Warning (10230): Verilog HDL assignment warning at draw_car.v(62): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v Line: 62
Warning (10230): Verilog HDL assignment warning at draw_car.v(75): truncated value with size 32 to match size of target (2) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v Line: 75
Info (12128): Elaborating entity "ram400x9_car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v Line: 85
Info (12133): Instantiated megafunction "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "4.0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0un1.tdf
    Info (12023): Found entity 1: altsyncram_0un1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_0un1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0un1" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "erase_car_background" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 83
Warning (10230): Verilog HDL assignment warning at erase_car.v(68): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v Line: 68
Warning (10230): Verilog HDL assignment warning at erase_car.v(70): truncated value with size 32 to match size of target (5) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v Line: 70
Warning (10230): Verilog HDL assignment warning at erase_car.v(83): truncated value with size 32 to match size of target (2) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v Line: 83
Info (12128): Elaborating entity "control_car" for hierarchy "data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v Line: 71
Warning (10270): Verilog HDL Case Statement warning at control_car.v(93): incomplete case statement has no default case item File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v Line: 93
Info (10264): Verilog HDL Case Statement information at control_car.v(93): all case item expressions in this case statement are onehot File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v Line: 93
Info (12128): Elaborating entity "middle_states" for hierarchy "data_game_flow:DGF|middle_states:m1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 291
Info (12128): Elaborating entity "draw_SAVE_GPA" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 105
Warning (10230): Verilog HDL assignment warning at draw_SAVE_GPA.v(54): truncated value with size 32 to match size of target (8) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v Line: 54
Warning (10230): Verilog HDL assignment warning at draw_SAVE_GPA.v(56): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v Line: 56
Info (12128): Elaborating entity "rom19200x9_SAVE_GPA" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SAVE_GPA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pfg1.tdf
    Info (12023): Found entity 1: altsyncram_pfg1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_pfg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_pfg1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1|rom19200x9_SAVE_GPA:U3|altsyncram:altsyncram_component|altsyncram_pfg1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_WIN" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_WIN:W1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 113
Warning (10230): Verilog HDL assignment warning at draw_WIN.v(54): truncated value with size 32 to match size of target (8) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v Line: 54
Warning (10230): Verilog HDL assignment warning at draw_WIN.v(56): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v Line: 56
Info (12128): Elaborating entity "rom19200x9_WIN" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../WIN.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf
    Info (12023): Found entity 1: altsyncram_c4g1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_c4g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_c4g1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_LOSE" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 122
Warning (10230): Verilog HDL assignment warning at draw_LOSE.v(54): truncated value with size 32 to match size of target (8) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v Line: 54
Warning (10230): Verilog HDL assignment warning at draw_LOSE.v(56): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v Line: 56
Info (12128): Elaborating entity "rom19200x9_LOSE" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../LOSE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h7g1.tdf
    Info (12023): Found entity 1: altsyncram_h7g1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_h7g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_h7g1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_1_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 132
Warning (10230): Verilog HDL assignment warning at draw_stage_1_start.v(55): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v Line: 55
Warning (10230): Verilog HDL assignment warning at draw_stage_1_start.v(57): truncated value with size 32 to match size of target (6) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v Line: 57
Info (12128): Elaborating entity "memory_address_translator_80x40" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|memory_address_translator_80x40:v1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v Line: 32
Info (12128): Elaborating entity "rom3200x9_stage_1_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_1_start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1h1.tdf
    Info (12023): Found entity 1: altsyncram_l1h1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_l1h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l1h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_1_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 141
Warning (10230): Verilog HDL assignment warning at draw_stage_1_clear.v(58): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v Line: 58
Warning (10230): Verilog HDL assignment warning at draw_stage_1_clear.v(60): truncated value with size 32 to match size of target (6) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v Line: 60
Info (12128): Elaborating entity "rom3200x9_stage_1_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_1_clear.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf
    Info (12023): Found entity 1: altsyncram_e0h1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_e0h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e0h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_2_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 150
Warning (10230): Verilog HDL assignment warning at draw_stage_2_start.v(58): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v Line: 58
Warning (10230): Verilog HDL assignment warning at draw_stage_2_start.v(60): truncated value with size 32 to match size of target (6) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v Line: 60
Info (12128): Elaborating entity "rom3200x9_stage_2_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_2_start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1h1.tdf
    Info (12023): Found entity 1: altsyncram_m1h1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_m1h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m1h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_2_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 159
Warning (10230): Verilog HDL assignment warning at draw_stage_2_clear.v(58): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v Line: 58
Warning (10230): Verilog HDL assignment warning at draw_stage_2_clear.v(60): truncated value with size 32 to match size of target (6) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v Line: 60
Info (12128): Elaborating entity "rom3200x9_stage_2_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_2_clear.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f0h1.tdf
    Info (12023): Found entity 1: altsyncram_f0h1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_f0h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f0h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_stage_3_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 168
Warning (10230): Verilog HDL assignment warning at draw_stage_3_start.v(58): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v Line: 58
Warning (10230): Verilog HDL assignment warning at draw_stage_3_start.v(60): truncated value with size 32 to match size of target (6) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v Line: 60
Info (12128): Elaborating entity "rom3200x9_stage_3_start" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_3_start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1h1.tdf
    Info (12023): Found entity 1: altsyncram_n1h1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_n1h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n1h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file draw_stage_3_clear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: draw_stage_3_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v Line: 1
Info (12128): Elaborating entity "draw_stage_3_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 178
Warning (10230): Verilog HDL assignment warning at draw_stage_3_clear.v(58): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v Line: 58
Warning (10230): Verilog HDL assignment warning at draw_stage_3_clear.v(60): truncated value with size 32 to match size of target (6) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v Line: 60
Info (12128): Elaborating entity "rom3200x9_stage_3_clear" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v Line: 81
Info (12133): Instantiated megafunction "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../stage_3_clear.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0h1.tdf
    Info (12023): Found entity 1: altsyncram_g0h1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_g0h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g0h1" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_map" for hierarchy "data_game_flow:DGF|middle_states:m1|draw_map:map" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 188
Warning (10230): Verilog HDL assignment warning at draw_map.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_map.v Line: 61
Warning (10230): Verilog HDL assignment warning at draw_map.v(63): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_map.v Line: 63
Info (12128): Elaborating entity "erase_80x40" for hierarchy "data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 200
Warning (10230): Verilog HDL assignment warning at erase_80x40.v(62): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_80x40.v Line: 62
Warning (10230): Verilog HDL assignment warning at erase_80x40.v(64): truncated value with size 32 to match size of target (7) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_80x40.v Line: 64
Info (12128): Elaborating entity "counter_2seconds" for hierarchy "data_game_flow:DGF|middle_states:m1|counter_2seconds:counter" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 207
Warning (10230): Verilog HDL assignment warning at middle_states.v(444): truncated value with size 32 to match size of target (27) File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 444
Info (12128): Elaborating entity "control_game_flow" for hierarchy "control_game_flow:CGF" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 192
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 216
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "defense_map_with_turn.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf
    Info (12023): Found entity 1: altsyncram_vsn1 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_vsn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_vsn1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v Line: 262
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 9
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 10
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 10
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 11
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 11
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 13
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Maya Murmann/ece241-git/ECE241_Project/output_files/ECE241Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 3
Info (21057): Implemented 4506 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 4041 logic cells
    Info (21064): Implemented 414 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 4913 megabytes
    Info: Processing ended: Mon Nov 26 06:21:08 2018
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Maya Murmann/ece241-git/ECE241_Project/output_files/ECE241Project.map.smsg.


