{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "atomic",
        "mem_ranges": [
            "0:4294967296"
        ],
        "memories": [
            "system.mem_ctrls.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths0",
                "path": "system.redirect_paths0",
                "app_path": "/proc",
                "eventq_index": 0,
                "host_paths": [
                    "../../SelfDependent-W4A8/model-512-batch-512x1024/fs/proc"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths1",
                "path": "system.redirect_paths1",
                "app_path": "/sys",
                "eventq_index": 0,
                "host_paths": [
                    "../../SelfDependent-W4A8/model-512-batch-512x1024/fs/sys"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths2",
                "path": "system.redirect_paths2",
                "app_path": "/tmp",
                "eventq_index": 0,
                "host_paths": [
                    "../../SelfDependent-W4A8/model-512-batch-512x1024/fs/tmp"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths3",
                "path": "system.redirect_paths3",
                "app_path": "/lib",
                "eventq_index": 0,
                "host_paths": [
                    "/usr/aarch64-linux-gnu/lib"
                ]
            }
        ],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "ArmEmuLinux",
            "cxx_class": "gem5::ArmISA::EmuLinux",
            "name": "workload",
            "path": "system.workload",
            "eventq_index": 0,
            "remote_gdb_port": 7000,
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                1000
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.voltage_domain"
        },
        "cpu": [
            {
                "type": "BaseAtomicSimpleCPU",
                "cxx_class": "gem5::AtomicSimpleCPU",
                "name": "cpu",
                "path": "system.cpu",
                "branchPred": null,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "cpu_id": 0,
                "decoder": [
                    {
                        "type": "ArmDecoder",
                        "cxx_class": "gem5::ArmISA::Decoder",
                        "name": "decoder",
                        "path": "system.cpu.decoder",
                        "dvm_enabled": false,
                        "eventq_index": 0,
                        "isa": "system.cpu.isa"
                    }
                ],
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "eventq_index": 0,
                "function_trace": false,
                "function_trace_start": 0,
                "interrupts": [
                    {
                        "type": "ArmInterrupts",
                        "cxx_class": "gem5::ArmISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu.interrupts",
                        "eventq_index": 0
                    }
                ],
                "isa": [
                    {
                        "type": "ArmISA",
                        "cxx_class": "gem5::ArmISA::ISA",
                        "name": "isa",
                        "path": "system.cpu.isa",
                        "decoderFlavor": "Generic",
                        "eventq_index": 0,
                        "fpsid": 1090793632,
                        "id_aa64afr0_el1": 0,
                        "id_aa64afr1_el1": 0,
                        "id_aa64dfr0_el1": 15790086,
                        "id_aa64dfr1_el1": 0,
                        "id_aa64isar0_el1": 268435456,
                        "id_aa64isar1_el1": 16846864,
                        "id_aa64mmfr0_el1": 15728642,
                        "id_aa64mmfr1_el1": 1052704,
                        "id_aa64mmfr2_el1": 65552,
                        "id_isar0": 34607377,
                        "id_isar1": 34677009,
                        "id_isar2": 555950401,
                        "id_isar3": 17899825,
                        "id_isar4": 268501314,
                        "id_isar5": 285212672,
                        "id_isar6": 1,
                        "id_mmfr0": 270536963,
                        "id_mmfr1": 0,
                        "id_mmfr2": 19070976,
                        "id_mmfr3": 34611729,
                        "id_mmfr4": 0,
                        "impdef_nop": false,
                        "midr": 0,
                        "pmu": null,
                        "release_se": {
                            "type": "ArmRelease",
                            "cxx_class": "gem5::ArmRelease",
                            "name": "release_se",
                            "path": "system.cpu.isa.release_se",
                            "eventq_index": 0,
                            "extensions": [
                                "CRYPTO",
                                "FEAT_LSE",
                                "FEAT_RDM",
                                "FEAT_SVE",
                                "FEAT_FCMA",
                                "FEAT_JSCVT",
                                "FEAT_PAuth",
                                "TME"
                            ]
                        },
                        "sve_vl_se": 1,
                        "system": "system"
                    }
                ],
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 1844674407370955161,
                "mmu": {
                    "type": "ArmMMU",
                    "cxx_class": "gem5::ArmISA::MMU",
                    "name": "mmu",
                    "path": "system.cpu.mmu",
                    "dtb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "dtb",
                        "path": "system.cpu.mmu.dtb",
                        "entry_type": "data",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "next_level": "system.cpu.mmu.l2_shared",
                        "partial_levels": [],
                        "size": 64,
                        "sys": "system"
                    },
                    "dtb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "dtb_walker",
                        "path": "system.cpu.mmu.dtb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.dtb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.tol2bus.cpu_side_ports[3]",
                            "is_source": "True"
                        }
                    },
                    "eventq_index": 0,
                    "itb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "itb",
                        "path": "system.cpu.mmu.itb",
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "next_level": "system.cpu.mmu.l2_shared",
                        "partial_levels": [],
                        "size": 64,
                        "sys": "system"
                    },
                    "itb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "itb_walker",
                        "path": "system.cpu.mmu.itb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.itb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.tol2bus.cpu_side_ports[2]",
                            "is_source": "True"
                        }
                    },
                    "release_se": "system.cpu.isa.release_se",
                    "stage2_dtb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "stage2_dtb",
                        "path": "system.cpu.mmu.stage2_dtb",
                        "entry_type": "data",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "next_level": null,
                        "partial_levels": [],
                        "size": 32,
                        "sys": "system"
                    },
                    "stage2_dtb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "stage2_dtb_walker",
                        "path": "system.cpu.mmu.stage2_dtb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.tol2bus.cpu_side_ports[5]",
                            "is_source": "True"
                        }
                    },
                    "stage2_itb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "stage2_itb",
                        "path": "system.cpu.mmu.stage2_itb",
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "next_level": null,
                        "partial_levels": [],
                        "size": 32,
                        "sys": "system"
                    },
                    "stage2_itb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "stage2_itb_walker",
                        "path": "system.cpu.mmu.stage2_itb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.tol2bus.cpu_side_ports[4]",
                            "is_source": "True"
                        }
                    },
                    "sys": "system",
                    "l2_shared": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "l2_shared",
                        "path": "system.cpu.mmu.l2_shared",
                        "entry_type": "unified",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "next_level": null,
                        "partial_levels": [
                            "L2"
                        ],
                        "size": 1280,
                        "sys": "system"
                    }
                },
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 0,
                "pwr_gating_latency": 300,
                "simpoint_start_insts": [],
                "simulate_data_stalls": false,
                "simulate_inst_stalls": false,
                "socket_id": 0,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "gem5::trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu.tracer",
                    "eventq_index": 0
                },
                "width": 1,
                "workload": [
                    {
                        "type": "Process",
                        "cxx_class": "gem5::Process",
                        "name": "workload",
                        "path": "system.cpu.workload",
                        "cmd": [
                            "/home/user01/benchmark_model",
                            "--graph=/home/user01/different-sizes-fcs-multi-batch-smaller/f32i8/model-512-batch-512x1024.tflite",
                            "--use_xnnpack=false",
                            "--use_caching=true",
                            "--num_threads=1",
                            "--num_runs=5",
                            "--warmup_runs=1",
                            "--min_secs=1e-09",
                            "--warmup_min_secs=1e-09"
                        ],
                        "cwd": "/home/user01/experiment-53-single-mul-multi-batch-all-sizes-with-sleep-fixed-iterations-gem5-SD-BSM-ordinary-I8I8-5-runs/SelfDependent-W4A8/model-512-batch-512x1024",
                        "drivers": [],
                        "egid": 100,
                        "env": [
                            "USE_ALTER_TIMING=TRUE",
                            "USING_GEM5=TRUE",
                            "SWITCH_CPU_GEM5=MAINSTART",
                            "DisableGEMV=FALSE",
                            "LowPrecisionFC=SelfDependent-W4A8",
                            "DismissQuantization=TRUE",
                            "DismissFilterQuantization=TRUE",
                            "DismissInputQuantization=TRUE",
                            "LowPrecisionMultiBatched=TRUE",
                            "LowPrecisionSingleBatched=TRUE"
                        ],
                        "errout": "cerr",
                        "euid": 100,
                        "eventq_index": 0,
                        "executable": "/home/user01/benchmark_model",
                        "gid": 1000,
                        "input": "cin",
                        "kvmInSE": false,
                        "maxStackSize": 67108864,
                        "output": "cout",
                        "pgid": 100,
                        "pid": 100,
                        "ppid": 0,
                        "release": "5.1.0",
                        "simpoint": 0,
                        "system": "system",
                        "uid": 100,
                        "useArchPT": false
                    }
                ],
                "dcache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "dcache",
                    "path": "system.cpu.dcache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 2,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 2,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 4,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.dcache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "system.cpu.dcache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 2,
                    "sequential_access": false,
                    "size": 131072,
                    "system": "system",
                    "tag_latency": 2,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu.dcache.tags",
                        "assoc": 2,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.dcache.tags.indexing_policy",
                            "assoc": 2,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 131072
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.dcache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu.dcache.replacement_policy",
                        "sequential_access": false,
                        "size": 131072,
                        "system": "system",
                        "tag_latency": 2,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu.dcache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.tol2bus.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                },
                "icache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "icache",
                    "path": "system.cpu.icache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 2,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 2,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": true,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 4,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.icache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "system.cpu.icache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 2,
                    "sequential_access": false,
                    "size": 131072,
                    "system": "system",
                    "tag_latency": 2,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu.icache.tags",
                        "assoc": 2,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.icache.tags.indexing_policy",
                            "assoc": 2,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 131072
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.icache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu.icache.replacement_policy",
                        "sequential_access": false,
                        "size": 131072,
                        "system": "system",
                        "tag_latency": 2,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu.icache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.tol2bus.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                },
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu.dcache.cpu_side",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu.icache.cpu_side",
                    "is_source": "True"
                }
            }
        ],
        "cpu_clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "cpu_clk_domain",
            "path": "system.cpu_clk_domain",
            "clock": [
                408
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.cpu_voltage_domain"
        },
        "cpu_voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "cpu_voltage_domain",
            "path": "system.cpu_voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "l2": {
            "type": "Cache",
            "cxx_class": "gem5::Cache",
            "name": "l2",
            "path": "system.l2",
            "addr_ranges": [
                "0:18446744073709551615"
            ],
            "assoc": 8,
            "clk_domain": "system.cpu_clk_domain",
            "clusivity": "mostly_incl",
            "compressor": null,
            "data_latency": 20,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_read_only": false,
            "max_miss_count": 0,
            "move_contractions": true,
            "mshrs": 20,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.l2.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": false,
            "prefetch_on_pf_hit": false,
            "prefetcher": null,
            "replace_expansions": true,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "gem5::replacement_policy::LRU",
                "name": "replacement_policy",
                "path": "system.l2.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 20,
            "sequential_access": false,
            "size": 2097152,
            "system": "system",
            "tag_latency": 20,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "gem5::BaseSetAssoc",
                "name": "tags",
                "path": "system.l2.tags",
                "assoc": 8,
                "block_size": 64,
                "clk_domain": "system.cpu_clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "gem5::SetAssociative",
                    "name": "indexing_policy",
                    "path": "system.l2.tags.indexing_policy",
                    "assoc": 8,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 2097152
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.l2.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "system.l2.replacement_policy",
                "sequential_access": false,
                "size": 2097152,
                "system": "system",
                "tag_latency": 20,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 12,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 8,
            "writeback_clean": false,
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "system.tol2bus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[1]",
                "is_source": "True"
            }
        },
        "mem_ctrls": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls",
                "path": "system.mem_ctrls",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls.dram",
                    "IDD0": 0.008,
                    "IDD02": 0.06,
                    "IDD2N": 0.0008,
                    "IDD2N2": 0.026000000000000002,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0008,
                    "IDD2P12": 0.0018000000000000002,
                    "IDD3N": 0.002,
                    "IDD3N2": 0.034,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0014,
                    "IDD3P12": 0.011,
                    "IDD4R": 0.002,
                    "IDD4R2": 0.23,
                    "IDD4W": 0.002,
                    "IDD4W2": 0.19,
                    "IDD5": 0.028,
                    "IDD52": 0.15,
                    "IDD6": 0.0005,
                    "IDD62": 0.0018000000000000002,
                    "VDD": 1.8,
                    "VDD2": 1.2,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 8,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 32,
                    "device_rowbuffer_size": 4096,
                    "device_size": 536870912,
                    "devices_per_rank": 1,
                    "dll": false,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:4294967296",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 1250,
                    "tBURST": 5000,
                    "tBURST_MAX": 5000,
                    "tBURST_MIN": 5000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 1250,
                    "tCL": 15000,
                    "tCS": 2500,
                    "tCWL": 15000,
                    "tPPD": 0,
                    "tRAS": 42000,
                    "tRCD": 18000,
                    "tRCD_WR": 18000,
                    "tREFI": 3900000,
                    "tRFC": 130000,
                    "tRP": 18000,
                    "tRRD": 10000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 2500,
                    "tWR": 15000,
                    "tWTR": 7500,
                    "tWTR_L": 7500,
                    "tXAW": 50000,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 140000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[0]",
                    "is_source": "False"
                }
            }
        ],
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.system_port",
                    "system.l2.mem_side"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.mem_ctrls.port"
                ],
                "is_source": "True"
            }
        },
        "switch_cpus": [
            {
                "type": "BaseO3CPU",
                "cxx_class": "gem5::o3::CPU",
                "name": "switch_cpus",
                "path": "system.switch_cpus",
                "LFSTSize": 1024,
                "LQEntries": 16,
                "LSQCheckLoads": true,
                "LSQDepCheckShift": 0,
                "SQEntries": 16,
                "SSITSize": 1024,
                "activity": 0,
                "backComSize": 5,
                "branchPred": {
                    "type": "BiModeBP",
                    "cxx_class": "gem5::branch_prediction::BiModeBP",
                    "name": "branchPred",
                    "path": "system.switch_cpus.branchPred",
                    "BTBEntries": 4096,
                    "BTBTagSize": 18,
                    "RASSize": 48,
                    "choiceCtrBits": 3,
                    "choicePredictorSize": 1024,
                    "eventq_index": 0,
                    "globalCtrBits": 2,
                    "globalPredictorSize": 4096,
                    "indirectBranchPred": {
                        "type": "SimpleIndirectPredictor",
                        "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
                        "name": "indirectBranchPred",
                        "path": "system.switch_cpus.branchPred.indirectBranchPred",
                        "eventq_index": 0,
                        "indirectGHRBits": 13,
                        "indirectHashGHR": true,
                        "indirectHashTargets": true,
                        "indirectPathLength": 3,
                        "indirectSets": 256,
                        "indirectTagSize": 16,
                        "indirectWays": 2,
                        "instShiftAmt": 2,
                        "numThreads": 1
                    },
                    "instShiftAmt": 2,
                    "numThreads": 1
                },
                "cacheLoadPorts": 200,
                "cacheStorePorts": 200,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "commitToDecodeDelay": 1,
                "commitToFetchDelay": 1,
                "commitToIEWDelay": 1,
                "commitToRenameDelay": 1,
                "commitWidth": 8,
                "cpu_id": 0,
                "decodeToFetchDelay": 1,
                "decodeToRenameDelay": 2,
                "decodeWidth": 3,
                "decoder": [
                    {
                        "type": "ArmDecoder",
                        "cxx_class": "gem5::ArmISA::Decoder",
                        "name": "decoder",
                        "path": "system.switch_cpus.decoder",
                        "dvm_enabled": false,
                        "eventq_index": 0,
                        "isa": "system.cpu.isa"
                    }
                ],
                "dispatchWidth": 6,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "eventq_index": 0,
                "fetchBufferSize": 16,
                "fetchQueueSize": 32,
                "fetchToDecodeDelay": 3,
                "fetchTrapLatency": 1,
                "fetchWidth": 3,
                "forwardComSize": 5,
                "fuPool": {
                    "type": "FUPool",
                    "cxx_class": "gem5::o3::FUPool",
                    "name": "fuPool",
                    "path": "system.switch_cpus.fuPool",
                    "FUList": [
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList0",
                            "path": "system.switch_cpus.fuPool.FUList0",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus.fuPool.FUList0.opList",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList1",
                            "path": "system.switch_cpus.fuPool.FUList1",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus.fuPool.FUList1.opList0",
                                    "eventq_index": 0,
                                    "opClass": "IntMult",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus.fuPool.FUList1.opList1",
                                    "eventq_index": 0,
                                    "opClass": "IntDiv",
                                    "opLat": 11,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus.fuPool.FUList1.opList2",
                                    "eventq_index": 0,
                                    "opClass": "IprAccess",
                                    "opLat": 3,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList2",
                            "path": "system.switch_cpus.fuPool.FUList2",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus.fuPool.FUList2.opList",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 2,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList3",
                            "path": "system.switch_cpus.fuPool.FUList3",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus.fuPool.FUList3.opList",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 2,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList4",
                            "path": "system.switch_cpus.fuPool.FUList4",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList00",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList00",
                                    "eventq_index": 0,
                                    "opClass": "SimdAdd",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList01",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList01",
                                    "eventq_index": 0,
                                    "opClass": "SimdAddAcc",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList02",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList02",
                                    "eventq_index": 0,
                                    "opClass": "SimdAlu",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList03",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList03",
                                    "eventq_index": 0,
                                    "opClass": "SimdCmp",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList04",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList04",
                                    "eventq_index": 0,
                                    "opClass": "SimdCvt",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList05",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList05",
                                    "eventq_index": 0,
                                    "opClass": "SimdMisc",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList06",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList06",
                                    "eventq_index": 0,
                                    "opClass": "SimdMult",
                                    "opLat": 6,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList07",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList07",
                                    "eventq_index": 0,
                                    "opClass": "SimdMultAcc",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList08",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList08",
                                    "eventq_index": 0,
                                    "opClass": "SimdShift",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList09",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList09",
                                    "eventq_index": 0,
                                    "opClass": "SimdShiftAcc",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList10",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList10",
                                    "eventq_index": 0,
                                    "opClass": "SimdSqrt",
                                    "opLat": 9,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList11",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList11",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAdd",
                                    "opLat": 6,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList12",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList12",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAlu",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList13",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList13",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCmp",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList14",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList14",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCvt",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList15",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList15",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatDiv",
                                    "opLat": 21,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList16",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList16",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMisc",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList17",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList17",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMult",
                                    "opLat": 6,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList18",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList18",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList19",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList19",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatSqrt",
                                    "opLat": 9,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList20",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList20",
                                    "eventq_index": 0,
                                    "opClass": "FloatAdd",
                                    "opLat": 6,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList21",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList21",
                                    "eventq_index": 0,
                                    "opClass": "FloatCmp",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList22",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList22",
                                    "eventq_index": 0,
                                    "opClass": "FloatCvt",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList23",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList23",
                                    "eventq_index": 0,
                                    "opClass": "FloatDiv",
                                    "opLat": 12,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList24",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList24",
                                    "eventq_index": 0,
                                    "opClass": "FloatSqrt",
                                    "opLat": 33,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList25",
                                    "path": "system.switch_cpus.fuPool.FUList4.opList25",
                                    "eventq_index": 0,
                                    "opClass": "FloatMult",
                                    "opLat": 8,
                                    "pipelined": true
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0
                },
                "function_trace": false,
                "function_trace_start": 0,
                "iewToCommitDelay": 1,
                "iewToDecodeDelay": 1,
                "iewToFetchDelay": 1,
                "iewToRenameDelay": 1,
                "interrupts": [],
                "isa": [
                    "system.cpu.isa"
                ],
                "issueToExecuteDelay": 1,
                "issueWidth": 8,
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 0,
                "mmu": {
                    "type": "ArmMMU",
                    "cxx_class": "gem5::ArmISA::MMU",
                    "name": "mmu",
                    "path": "system.switch_cpus.mmu",
                    "dtb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "dtb",
                        "path": "system.switch_cpus.mmu.dtb",
                        "entry_type": "data",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "next_level": "system.switch_cpus.mmu.l2_shared",
                        "partial_levels": [],
                        "size": 64,
                        "sys": "system"
                    },
                    "dtb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "dtb_walker",
                        "path": "system.switch_cpus.mmu.dtb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus.mmu.dtb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system"
                    },
                    "eventq_index": 0,
                    "itb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "itb",
                        "path": "system.switch_cpus.mmu.itb",
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "next_level": "system.switch_cpus.mmu.l2_shared",
                        "partial_levels": [],
                        "size": 64,
                        "sys": "system"
                    },
                    "itb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "itb_walker",
                        "path": "system.switch_cpus.mmu.itb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus.mmu.itb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system"
                    },
                    "release_se": "system.cpu.isa.release_se",
                    "stage2_dtb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "stage2_dtb",
                        "path": "system.switch_cpus.mmu.stage2_dtb",
                        "entry_type": "data",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "next_level": null,
                        "partial_levels": [],
                        "size": 32,
                        "sys": "system"
                    },
                    "stage2_dtb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "stage2_dtb_walker",
                        "path": "system.switch_cpus.mmu.stage2_dtb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus.mmu.stage2_dtb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system"
                    },
                    "stage2_itb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "stage2_itb",
                        "path": "system.switch_cpus.mmu.stage2_itb",
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "next_level": null,
                        "partial_levels": [],
                        "size": 32,
                        "sys": "system"
                    },
                    "stage2_itb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "stage2_itb_walker",
                        "path": "system.switch_cpus.mmu.stage2_itb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus.mmu.stage2_itb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system"
                    },
                    "sys": "system",
                    "l2_shared": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "l2_shared",
                        "path": "system.switch_cpus.mmu.l2_shared",
                        "entry_type": "unified",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "next_level": null,
                        "partial_levels": [
                            "L2"
                        ],
                        "size": 1280,
                        "sys": "system"
                    }
                },
                "needsTSO": false,
                "numIQEntries": 48,
                "numPhysCCRegs": 450,
                "numPhysFloatRegs": 256,
                "numPhysIntRegs": 90,
                "numPhysVecPredRegs": 32,
                "numPhysVecRegs": 256,
                "numROBEntries": 60,
                "numRobs": 1,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.switch_cpus.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 0,
                "pwr_gating_latency": 300,
                "renameToDecodeDelay": 1,
                "renameToFetchDelay": 1,
                "renameToIEWDelay": 1,
                "renameToROBDelay": 1,
                "renameWidth": 3,
                "simpoint_start_insts": [],
                "smtCommitPolicy": "RoundRobin",
                "smtFetchPolicy": "RoundRobin",
                "smtIQPolicy": "Partitioned",
                "smtIQThreshold": 100,
                "smtLSQPolicy": "Partitioned",
                "smtLSQThreshold": 100,
                "smtNumFetchingThreads": 1,
                "smtROBPolicy": "Partitioned",
                "smtROBThreshold": 100,
                "socket_id": 0,
                "squashWidth": 8,
                "store_set_clear_period": 250000,
                "switched_out": true,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "gem5::trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.switch_cpus.tracer",
                    "eventq_index": 0
                },
                "trapLatency": 13,
                "wbWidth": 8,
                "workload": [
                    "system.cpu.workload"
                ]
            }
        ],
        "tol2bus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "tol2bus",
            "path": "system.tol2bus",
            "clk_domain": "system.cpu_clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.tol2bus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.tol2bus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 32,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.cpu.icache.mem_side",
                    "system.cpu.dcache.mem_side",
                    "system.cpu.mmu.itb_walker.port",
                    "system.cpu.mmu.dtb_walker.port",
                    "system.cpu.mmu.stage2_itb_walker.port",
                    "system.cpu.mmu.stage2_dtb_walker.port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.l2.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "voltage_domain",
            "path": "system.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "system.membus.cpu_side_ports[0]",
            "is_source": "True"
        }
    }
}