==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 265.645 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:375:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:376:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:296:97)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:296:110)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:296:124)
WARNING: [HLS 207-5292] unused parameter 'vu1' (code_generated.cpp:296:143)
WARNING: [HLS 207-5292] unused parameter 've1' (code_generated.cpp:296:160)
WARNING: [HLS 207-5292] unused parameter 'vu2' (code_generated.cpp:296:177)
WARNING: [HLS 207-5292] unused parameter 've2' (code_generated.cpp:296:194)
WARNING: [HLS 207-5292] unused parameter 'vw' (code_generated.cpp:296:211)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:296:227)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:296:243)
WARNING: [HLS 207-5292] unused parameter 'vz' (code_generated.cpp:296:259)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:315:65)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:315:92)
WARNING: [HLS 207-5292] unused parameter 'vu1' (code_generated.cpp:315:111)
WARNING: [HLS 207-5292] unused parameter 've1' (code_generated.cpp:315:128)
WARNING: [HLS 207-5292] unused parameter 'vu2' (code_generated.cpp:315:145)
WARNING: [HLS 207-5292] unused parameter 've2' (code_generated.cpp:315:162)
WARNING: [HLS 207-5292] unused parameter 'vw' (code_generated.cpp:315:179)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:315:195)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:315:211)
WARNING: [HLS 207-5292] unused parameter 'vz' (code_generated.cpp:315:227)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:334:46)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:334:59)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:334:73)
WARNING: [HLS 207-5292] unused parameter 'vu1' (code_generated.cpp:334:92)
WARNING: [HLS 207-5292] unused parameter 've1' (code_generated.cpp:334:109)
WARNING: [HLS 207-5292] unused parameter 'vu2' (code_generated.cpp:334:126)
WARNING: [HLS 207-5292] unused parameter 've2' (code_generated.cpp:334:143)
WARNING: [HLS 207-5292] unused parameter 'vw' (code_generated.cpp:334:160)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:334:176)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:334:192)
WARNING: [HLS 207-5292] unused parameter 'vz' (code_generated.cpp:334:208)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:347:78)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:347:92)
WARNING: [HLS 207-5292] unused parameter 'vu1' (code_generated.cpp:347:111)
WARNING: [HLS 207-5292] unused parameter 've1' (code_generated.cpp:347:128)
WARNING: [HLS 207-5292] unused parameter 'vu2' (code_generated.cpp:347:145)
WARNING: [HLS 207-5292] unused parameter 've2' (code_generated.cpp:347:162)
WARNING: [HLS 207-5292] unused parameter 'vw' (code_generated.cpp:347:179)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:347:195)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:347:211)
WARNING: [HLS 207-5292] unused parameter 'vz' (code_generated.cpp:347:227)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.6 seconds. CPU system time: 0.69 seconds. Elapsed time: 36.87 seconds; current allocated memory: 269.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 4,000 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,719 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,171 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,396 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,436 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 519,423 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,949 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,952 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,789 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,071 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,689 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,262 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,262 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,262 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,387 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_355_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:355:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_357_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:357:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:339:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_323_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:323:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_304_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:304:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_355_4' (code_generated.cpp:355:20) in function 'task3' completely with a factor of 1 (code_generated.cpp:347:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_357_5' (code_generated.cpp:357:35) in function 'task3' completely with a factor of 400 (code_generated.cpp:347:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_3' (code_generated.cpp:339:20) in function 'task2' completely with a factor of 200 (code_generated.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_4' (code_generated.cpp:322:20) in function 'task1' completely with a factor of 400 (code_generated.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_5' (code_generated.cpp:323:35) in function 'task1' completely with a factor of 1 (code_generated.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_4' (code_generated.cpp:303:20) in function 'task0' completely with a factor of 1 (code_generated.cpp:296:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_304_5' (code_generated.cpp:304:39) in function 'task0' completely with a factor of 400 (code_generated.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_A(float (*) [400], hls::vector<float, 16ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_u2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_e1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_e2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_u1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_y(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_x(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_z(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_w(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_A(float (*) [400], hls::vector<float, 16ul>*)' (code_generated.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_x(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_w(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:271:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (code_generated.cpp:399:8)
INFO: [HLS 214-248] Applying array_partition to 'u2': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:400:11)
INFO: [HLS 214-248] Applying array_partition to 'y': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:401:11)
INFO: [HLS 214-248] Applying array_partition to 'x': Complete partitioning on dimension 1. (code_generated.cpp:402:11)
INFO: [HLS 214-248] Applying array_partition to 'w': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:403:11)
INFO: [HLS 214-248] Applying array_partition to 'e1': Complete partitioning on dimension 1. (code_generated.cpp:404:11)
INFO: [HLS 214-248] Applying array_partition to 'e2': Complete partitioning on dimension 1. (code_generated.cpp:405:11)
INFO: [HLS 214-248] Applying array_partition to 'u1': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:406:11)
INFO: [HLS 214-248] Applying array_partition to 'z': Complete partitioning on dimension 1. (code_generated.cpp:407:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vu1' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 've1' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vu2' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 've2' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vw' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vz' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-115] Multiple burst reads of length 10000 and bit width 512 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) has been inferred on bundle 'kernel_u2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_62_1'(code_generated.cpp:62:19) has been inferred on bundle 'kernel_e1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:62:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) has been inferred on bundle 'kernel_e2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_108_1'(code_generated.cpp:108:20) has been inferred on bundle 'kernel_u1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:108:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_131_1'(code_generated.cpp:131:20) has been inferred on bundle 'kernel_y'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_154_1'(code_generated.cpp:154:20) has been inferred on bundle 'kernel_x'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:154:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_177_1'(code_generated.cpp:177:20) has been inferred on bundle 'kernel_z'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:177:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_200_1'(code_generated.cpp:200:20) has been inferred on bundle 'kernel_w'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:200:20)
INFO: [HLS 214-115] Multiple burst writes of length 10000 and bit width 512 in loop 'VITIS_LOOP_223_1'(code_generated.cpp:223:20) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:223:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_249_1'(code_generated.cpp:249:20) has been inferred on bundle 'kernel_x'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:249:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_273_1'(code_generated.cpp:273:20) has been inferred on bundle 'kernel_w'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:273:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 34.84 seconds. CPU system time: 1.07 seconds. Elapsed time: 56.01 seconds; current allocated memory: 277.195 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 277.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.3 seconds; current allocated memory: 302.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.26 seconds; current allocated memory: 335.891 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 24.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 27.34 seconds; current allocated memory: 389.836 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_223_1'(code_generated.cpp:223:20) and 'VITIS_LOOP_224_2'(code_generated.cpp:224:27) in function 'store_A' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_1' (code_generated.cpp:223:20) in function 'store_A'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15.45 seconds. CPU system time: 0.21 seconds. Elapsed time: 25.57 seconds; current allocated memory: 806.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 17.58 seconds; current allocated memory: 824.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.77 seconds; current allocated memory: 824.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.71 seconds; current allocated memory: 824.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 3.45 seconds; current allocated memory: 824.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_u2_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 5.58 seconds; current allocated memory: 824.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.91 seconds; current allocated memory: 824.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_u2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.5 seconds; current allocated memory: 824.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 824.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_e1_Pipeline_VITIS_LOOP_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 3.79 seconds; current allocated memory: 826.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 4.15 seconds; current allocated memory: 826.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_e1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.26 seconds; current allocated memory: 826.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 10.52 seconds; current allocated memory: 827.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_e2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 3.18 seconds; current allocated memory: 832.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.02 seconds; current allocated memory: 832.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_e2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 3.61 seconds; current allocated memory: 832.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.74 seconds; current allocated memory: 833.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_u1_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.82 seconds; current allocated memory: 834.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 5.91 seconds; current allocated memory: 835.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_u1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 7.7 seconds; current allocated memory: 835.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.65 seconds; current allocated memory: 835.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 12.34 seconds; current allocated memory: 836.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 6.12 seconds; current allocated memory: 836.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 5.21 seconds; current allocated memory: 836.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 7.87 seconds; current allocated memory: 836.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.73 seconds; current allocated memory: 841.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 3.11 seconds; current allocated memory: 841.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.5 seconds; current allocated memory: 841.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.5 seconds; current allocated memory: 841.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_z_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_177_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.65 seconds; current allocated memory: 846.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 5.65 seconds; current allocated memory: 846.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.75 seconds; current allocated memory: 847.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 4.83 seconds; current allocated memory: 847.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_w_Pipeline_VITIS_LOOP_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 7.25 seconds; current allocated memory: 849.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.66 seconds; current allocated memory: 849.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_w' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.91 seconds; current allocated memory: 849.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 7.96 seconds; current allocated memory: 850.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_301_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'VITIS_LOOP_301_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.63 seconds; current allocated memory: 907.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.08 seconds; current allocated memory: 907.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_3'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 27, loop 'VITIS_LOOP_320_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 39.17 seconds; current allocated memory: 968.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.14 seconds; current allocated memory: 968.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_2'.
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 13, loop 'VITIS_LOOP_337_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 22.92 seconds; current allocated memory: 969.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.26 seconds; current allocated memory: 970.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_Pipeline_VITIS_LOOP_353_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2811, loop 'VITIS_LOOP_353_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.49 seconds; current allocated memory: 1000.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 16.63 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_Pipeline_VITIS_LOOP_367_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_367_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.83 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.48 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1_VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_223_1_VITIS_LOOP_224_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.42 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 4.15 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 5.03 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.87 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.16 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_w_Pipeline_VITIS_LOOP_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_273_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.8 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_w' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 5.35 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.93 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.53 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 16400 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.2 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 17200 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.93 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_u2_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_u2_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_u2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_u2_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.32 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_u2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_u2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.6 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_e1_Pipeline_VITIS_LOOP_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_e1_Pipeline_VITIS_LOOP_62_1' pipeline 'VITIS_LOOP_62_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_e1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_e1_Pipeline_VITIS_LOOP_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 21.81 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_e1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_e1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.09 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_e2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_e2_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_e2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_e2_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 26.51 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_e2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_e2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_u1_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_u1_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_u1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_u1_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.78 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_u1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_u1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_y_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.66 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.76 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_x_Pipeline_VITIS_LOOP_154_1' pipeline 'VITIS_LOOP_154_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x_Pipeline_VITIS_LOOP_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.74 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.98 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_z_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_z_Pipeline_VITIS_LOOP_177_1' pipeline 'VITIS_LOOP_177_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_z_Pipeline_VITIS_LOOP_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 15.05 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_w_Pipeline_VITIS_LOOP_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_w_Pipeline_VITIS_LOOP_200_1' pipeline 'VITIS_LOOP_200_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_w_Pipeline_VITIS_LOOP_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_w' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_w'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_301_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 167441 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.48 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.82 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_320_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 12864 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 67 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.55 seconds. CPU system time: 0.56 seconds. Elapsed time: 17.48 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_337_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 34 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.86 seconds. CPU system time: 0.19 seconds. Elapsed time: 7.87 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_Pipeline_VITIS_LOOP_353_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3_Pipeline_VITIS_LOOP_353_3' pipeline 'VITIS_LOOP_353_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3_Pipeline_VITIS_LOOP_353_3' is 18096119 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_Pipeline_VITIS_LOOP_353_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.01 seconds. CPU system time: 1.22 seconds. Elapsed time: 48.45 seconds; current allocated memory: 3.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_Pipeline_VITIS_LOOP_367_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3_Pipeline_VITIS_LOOP_367_6' pipeline 'VITIS_LOOP_367_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_Pipeline_VITIS_LOOP_367_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.01 seconds. CPU system time: 0.4 seconds. Elapsed time: 21.45 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43636_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43640_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43644_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43648_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43652_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43656_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43660_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43664_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43668_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43672_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43676_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43680_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43684_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43688_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43692_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43696_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43700_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43704_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43708_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43712_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43716_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43720_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43724_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43728_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43732_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43736_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43740_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43744_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43748_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43752_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43756_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43760_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43764_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43768_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43772_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43776_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43780_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43784_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43788_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43792_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43796_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43800_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43804_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43808_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43812_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43816_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43820_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43824_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43828_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43832_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43836_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43840_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43844_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43848_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43852_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43856_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43860_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43864_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43868_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43872_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43876_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43880_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43884_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43888_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43892_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43896_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43900_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43904_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43908_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43912_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43916_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43920_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43924_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43928_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43932_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43936_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43940_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43944_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43948_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43952_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43956_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43960_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43964_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43968_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43972_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43976_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43980_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43984_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43988_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43992_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43996_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44000_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44004_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44008_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44012_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44016_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44020_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44024_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44028_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44032_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44036_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44040_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44044_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44048_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44052_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44056_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44060_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44064_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44068_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44072_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44076_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44080_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44084_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44088_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44092_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44096_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44100_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44104_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44108_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44112_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44116_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44120_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44124_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44128_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44132_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44136_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44140_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44144_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44148_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44152_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44156_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44160_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44164_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44168_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44172_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44176_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44180_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44184_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44188_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44192_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44196_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44200_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44204_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44208_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44212_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44216_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44220_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44224_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44228_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44232_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44236_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44240_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44244_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44248_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44252_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44256_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44260_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44264_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44268_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44272_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44276_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44280_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44284_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44288_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44292_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44296_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44300_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44304_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44308_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44312_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44316_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44320_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44324_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44328_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44332_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44336_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44340_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44344_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44348_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44352_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44356_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44360_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44364_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44368_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44372_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_44376_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42780_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42784_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42788_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42792_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42796_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42800_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42804_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42808_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42812_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42816_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42820_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42824_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42828_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42832_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42836_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42840_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42844_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42848_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42852_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42856_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42860_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42864_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42868_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42872_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42876_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42880_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42884_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42888_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42892_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42896_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42900_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42904_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42908_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42912_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42916_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42920_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42924_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42928_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42932_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42936_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42940_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42944_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42948_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42952_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42956_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42960_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42964_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42968_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42972_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42976_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42980_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42984_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42988_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42992_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_42996_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43000_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43004_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43008_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43012_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43016_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43020_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43024_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43028_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43032_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43036_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43040_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43044_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43048_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43052_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43056_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43060_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43064_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43068_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43072_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43076_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43080_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43084_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43088_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43092_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43096_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43100_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43104_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43108_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43112_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43116_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43120_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43124_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43128_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43132_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43136_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43140_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43144_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43148_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43152_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43156_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43160_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43164_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43168_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43172_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43176_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43180_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43184_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43188_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43192_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43196_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43200_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43204_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43208_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43212_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43216_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43220_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43224_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43228_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43232_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43236_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43240_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43244_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43248_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43252_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43256_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43260_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43264_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43268_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43272_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43276_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43280_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43284_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43288_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43292_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43296_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43300_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43304_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43308_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43312_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43316_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43320_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43324_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43328_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43332_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43336_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43340_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43344_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43348_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43352_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43356_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43360_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43364_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43368_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43372_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43376_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43380_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43384_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43388_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43392_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43396_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43400_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43404_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43408_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43412_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43416_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43420_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43424_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43428_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43432_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43436_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43440_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43444_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43448_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43452_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43456_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43460_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43464_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43468_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43472_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43476_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43480_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43484_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43488_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43492_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43496_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43500_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43504_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43508_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43512_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43516_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43520_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43524_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43528_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43532_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43536_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43540_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43544_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43548_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43552_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43556_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43560_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43564_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43568_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43572_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43576_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43580_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43584_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43588_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43592_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43596_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43600_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43604_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43608_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43612_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43616_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43620_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43624_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43628_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_43632_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 5275 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_task3_w_red_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.18 seconds. CPU system time: 0.39 seconds. Elapsed time: 239.48 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' pipeline 'VITIS_LOOP_223_1_VITIS_LOOP_224_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_9_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.39 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_x_Pipeline_VITIS_LOOP_249_1' pipeline 'VITIS_LOOP_249_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_9_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x_Pipeline_VITIS_LOOP_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.84 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.97 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_w_Pipeline_VITIS_LOOP_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_w_Pipeline_VITIS_LOOP_273_1' pipeline 'VITIS_LOOP_273_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_w_Pipeline_VITIS_LOOP_273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_w' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_w'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_u1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_e1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_u2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_e2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_w' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_z' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vu1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/ve1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vu2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/ve2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vA', 'vu1', 've1', 'vu2', 've2', 'vw', 'vx', 'vy', 'vz' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 95792 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_u2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_w_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.1 seconds. CPU system time: 0.82 seconds. Elapsed time: 28.37 seconds; current allocated memory: 3.828 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.75 seconds. CPU system time: 0.99 seconds. Elapsed time: 13.66 seconds; current allocated memory: 3.836 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 14.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 14.79 seconds; current allocated memory: 3.911 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 324.35 seconds. CPU system time: 8.58 seconds. Elapsed time: 1230.49 seconds; current allocated memory: 3.652 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 97.6 seconds. CPU system time: 2.81 seconds. Elapsed time: 132.91 seconds; current allocated memory: 14.945 MB.
INFO: [HLS 200-1510] Running: close_project 
