

================================================================
== Vitis HLS Report for 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc'
================================================================
* Date:           Wed Jul 16 18:22:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       33|       33|  0.164 us|  0.164 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_STREAM_INPUT  |       31|       31|         1|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i45 = alloca i32 1"   --->   Operation 4 'alloca' 'i45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %in_r, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specperformance_ln258 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:258]   --->   Operation 6 'specperformance' 'specperformance_ln258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i45"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln258 = br void %VITIS_LOOP_265_1.split.i" [FFT.cpp:258]   --->   Operation 8 'br' 'br_ln258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i45_load = load i5 %i45" [FFT.cpp:258]   --->   Operation 9 'load' 'i45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:259]   --->   Operation 10 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln258 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:258]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [FFT.cpp:258]   --->   Operation 12 'specloopname' 'specloopname_ln258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:1.46ns O:1.46ns )   --->   "%in_r_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %in_r" [FFT.cpp:262]   --->   Operation 13 'read' 'in_r_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i256 %in_r_read" [FFT.cpp:262]   --->   Operation 14 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln262_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_r_read, i32 32, i32 63" [FFT.cpp:262]   --->   Operation 15 'partselect' 'trunc_ln262_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln262_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_r_read, i32 64, i32 95" [FFT.cpp:262]   --->   Operation 16 'partselect' 'trunc_ln262_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln262_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_r_read, i32 96, i32 127" [FFT.cpp:262]   --->   Operation 17 'partselect' 'trunc_ln262_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln262_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_r_read, i32 128, i32 159" [FFT.cpp:262]   --->   Operation 18 'partselect' 'trunc_ln262_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_r_read, i32 160, i32 191" [FFT.cpp:262]   --->   Operation 19 'partselect' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln262_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_r_read, i32 192, i32 223" [FFT.cpp:262]   --->   Operation 20 'partselect' 'trunc_ln262_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln262_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_r_read, i32 224, i32 255" [FFT.cpp:262]   --->   Operation 21 'partselect' 'trunc_ln262_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln262 = bitcast i32 %trunc_ln262" [FFT.cpp:262]   --->   Operation 22 'bitcast' 'bitcast_ln262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln262_1 = bitcast i32 %trunc_ln262_7" [FFT.cpp:262]   --->   Operation 23 'bitcast' 'bitcast_ln262_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln262_2 = bitcast i32 %trunc_ln262_8" [FFT.cpp:262]   --->   Operation 24 'bitcast' 'bitcast_ln262_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln262_3 = bitcast i32 %trunc_ln262_9" [FFT.cpp:262]   --->   Operation 25 'bitcast' 'bitcast_ln262_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln262_4 = bitcast i32 %trunc_ln262_s" [FFT.cpp:262]   --->   Operation 26 'bitcast' 'bitcast_ln262_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln262_5 = bitcast i32 %trunc_ln262_1" [FFT.cpp:262]   --->   Operation 27 'bitcast' 'bitcast_ln262_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln262_6 = bitcast i32 %trunc_ln262_2" [FFT.cpp:262]   --->   Operation 28 'bitcast' 'bitcast_ln262_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln262_7 = bitcast i32 %trunc_ln262_3" [FFT.cpp:262]   --->   Operation 29 'bitcast' 'bitcast_ln262_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i45_load, i2 0" [FFT.cpp:266]   --->   Operation 30 'bitconcatenate' 'input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i45_load, i2 1" [FFT.cpp:266]   --->   Operation 31 'bitconcatenate' 'input_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i45_load, i2 2" [FFT.cpp:266]   --->   Operation 32 'bitconcatenate' 'input_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i45_load, i2 3" [FFT.cpp:266]   --->   Operation 33 'bitconcatenate' 'input_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %input, i32 6, i32 2" [FFT.cpp:70]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %input_1, i32 6, i32 2" [FFT.cpp:70]   --->   Operation 35 'partselect' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %input_2, i32 6, i32 2" [FFT.cpp:70]   --->   Operation 36 'partselect' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln70_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %input_3, i32 6, i32 2" [FFT.cpp:70]   --->   Operation 37 'partselect' 'trunc_ln70_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i5 %trunc_ln" [FFT.cpp:273]   --->   Operation 38 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, i64 0, i64 %zext_ln273" [FFT.cpp:273]   --->   Operation 39 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, i64 0, i64 %zext_ln273" [FFT.cpp:273]   --->   Operation 40 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i5 %trunc_ln70_1" [FFT.cpp:274]   --->   Operation 41 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, i64 0, i64 %zext_ln274" [FFT.cpp:274]   --->   Operation 42 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, i64 0, i64 %zext_ln274" [FFT.cpp:274]   --->   Operation 43 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i5 %trunc_ln70_2" [FFT.cpp:275]   --->   Operation 44 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, i64 0, i64 %zext_ln275" [FFT.cpp:275]   --->   Operation 45 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, i64 0, i64 %zext_ln275" [FFT.cpp:275]   --->   Operation 46 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i5 %trunc_ln70_3" [FFT.cpp:276]   --->   Operation 47 'zext' 'zext_ln276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, i64 0, i64 %zext_ln276" [FFT.cpp:276]   --->   Operation 48 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3, i64 0, i64 %zext_ln276" [FFT.cpp:276]   --->   Operation 49 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln273 = store i32 %bitcast_ln262, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr" [FFT.cpp:273]   --->   Operation 50 'store' 'store_ln273' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln274 = store i32 %bitcast_ln262_2, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr" [FFT.cpp:274]   --->   Operation 51 'store' 'store_ln274' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln275 = store i32 %bitcast_ln262_4, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr" [FFT.cpp:275]   --->   Operation 52 'store' 'store_ln275' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln276 = store i32 %bitcast_ln262_6, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr" [FFT.cpp:276]   --->   Operation 53 'store' 'store_ln276' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln273 = store i32 %bitcast_ln262_1, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr" [FFT.cpp:273]   --->   Operation 54 'store' 'store_ln273' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln274 = store i32 %bitcast_ln262_3, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr" [FFT.cpp:274]   --->   Operation 55 'store' 'store_ln274' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln275 = store i32 %bitcast_ln262_5, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr" [FFT.cpp:275]   --->   Operation 56 'store' 'store_ln275' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln276 = store i32 %bitcast_ln262_7, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr" [FFT.cpp:276]   --->   Operation 57 'store' 'store_ln276' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (1.78ns)   --->   "%i = add i5 %i45_load, i5 1" [FFT.cpp:258]   --->   Operation 58 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.78ns)   --->   "%icmp_ln258 = icmp_eq  i5 %i45_load, i5 31" [FFT.cpp:258]   --->   Operation 59 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln258 = store i5 %i, i5 %i45" [FFT.cpp:258]   --->   Operation 60 'store' 'store_ln258' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln258 = br i1 %icmp_ln258, void %VITIS_LOOP_265_1.split.i, void %reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.exit" [FFT.cpp:258]   --->   Operation 61 'br' 'br_ln258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln258)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i45                                                                      (alloca           ) [ 01]
specinterface_ln0                                                        (specinterface    ) [ 00]
specperformance_ln258                                                    (specperformance  ) [ 00]
store_ln0                                                                (store            ) [ 00]
br_ln258                                                                 (br               ) [ 00]
i45_load                                                                 (load             ) [ 00]
specpipeline_ln259                                                       (specpipeline     ) [ 00]
speclooptripcount_ln258                                                  (speclooptripcount) [ 00]
specloopname_ln258                                                       (specloopname     ) [ 00]
in_r_read                                                                (read             ) [ 00]
trunc_ln262                                                              (trunc            ) [ 00]
trunc_ln262_7                                                            (partselect       ) [ 00]
trunc_ln262_8                                                            (partselect       ) [ 00]
trunc_ln262_9                                                            (partselect       ) [ 00]
trunc_ln262_s                                                            (partselect       ) [ 00]
trunc_ln262_1                                                            (partselect       ) [ 00]
trunc_ln262_2                                                            (partselect       ) [ 00]
trunc_ln262_3                                                            (partselect       ) [ 00]
bitcast_ln262                                                            (bitcast          ) [ 00]
bitcast_ln262_1                                                          (bitcast          ) [ 00]
bitcast_ln262_2                                                          (bitcast          ) [ 00]
bitcast_ln262_3                                                          (bitcast          ) [ 00]
bitcast_ln262_4                                                          (bitcast          ) [ 00]
bitcast_ln262_5                                                          (bitcast          ) [ 00]
bitcast_ln262_6                                                          (bitcast          ) [ 00]
bitcast_ln262_7                                                          (bitcast          ) [ 00]
input                                                                    (bitconcatenate   ) [ 00]
input_1                                                                  (bitconcatenate   ) [ 00]
input_2                                                                  (bitconcatenate   ) [ 00]
input_3                                                                  (bitconcatenate   ) [ 00]
trunc_ln                                                                 (partselect       ) [ 00]
trunc_ln70_1                                                             (partselect       ) [ 00]
trunc_ln70_2                                                             (partselect       ) [ 00]
trunc_ln70_3                                                             (partselect       ) [ 00]
zext_ln273                                                               (zext             ) [ 00]
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr (getelementptr    ) [ 00]
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr (getelementptr    ) [ 00]
zext_ln274                                                               (zext             ) [ 00]
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr (getelementptr    ) [ 00]
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr (getelementptr    ) [ 00]
zext_ln275                                                               (zext             ) [ 00]
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr (getelementptr    ) [ 00]
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr (getelementptr    ) [ 00]
zext_ln276                                                               (zext             ) [ 00]
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr (getelementptr    ) [ 00]
reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr (getelementptr    ) [ 00]
store_ln273                                                              (store            ) [ 00]
store_ln274                                                              (store            ) [ 00]
store_ln275                                                              (store            ) [ 00]
store_ln276                                                              (store            ) [ 00]
store_ln273                                                              (store            ) [ 00]
store_ln274                                                              (store            ) [ 00]
store_ln275                                                              (store            ) [ 00]
store_ln276                                                              (store            ) [ 00]
i                                                                        (add              ) [ 00]
icmp_ln258                                                               (icmp             ) [ 01]
store_ln258                                                              (store            ) [ 00]
br_ln258                                                                 (br               ) [ 00]
ret_ln0                                                                  (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="i45_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i45/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_r_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="256" slack="0"/>
<pin id="104" dir="0" index="1" bw="256" slack="0"/>
<pin id="105" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln273_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln274_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln275_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln276_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln273_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln274_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln275_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln276_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i45_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i45_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln262_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="256" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln262_7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="256" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="0" index="3" bw="7" slack="0"/>
<pin id="229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln262_7/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln262_8_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="256" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="0" index="3" bw="8" slack="0"/>
<pin id="239" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln262_8/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln262_9_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="256" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="0" index="3" bw="8" slack="0"/>
<pin id="249" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln262_9/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln262_s_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="256" slack="0"/>
<pin id="257" dir="0" index="2" bw="9" slack="0"/>
<pin id="258" dir="0" index="3" bw="9" slack="0"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln262_s/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln262_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="256" slack="0"/>
<pin id="267" dir="0" index="2" bw="9" slack="0"/>
<pin id="268" dir="0" index="3" bw="9" slack="0"/>
<pin id="269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln262_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln262_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="256" slack="0"/>
<pin id="277" dir="0" index="2" bw="9" slack="0"/>
<pin id="278" dir="0" index="3" bw="9" slack="0"/>
<pin id="279" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln262_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln262_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="256" slack="0"/>
<pin id="287" dir="0" index="2" bw="9" slack="0"/>
<pin id="288" dir="0" index="3" bw="9" slack="0"/>
<pin id="289" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln262_3/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln262_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bitcast_ln262_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="bitcast_ln262_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_2/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="bitcast_ln262_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_3/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bitcast_ln262_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_4/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln262_5_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_5/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bitcast_ln262_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_6/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="bitcast_ln262_7_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_7/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="input_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="input/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="input_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="input_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="input_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="0" index="2" bw="2" slack="0"/>
<pin id="354" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="input_2/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="input_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="input_3/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="7" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="0" index="3" bw="3" slack="0"/>
<pin id="371" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln70_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="7" slack="0"/>
<pin id="379" dir="0" index="2" bw="4" slack="0"/>
<pin id="380" dir="0" index="3" bw="3" slack="0"/>
<pin id="381" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln70_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln70_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="0" index="3" bw="3" slack="0"/>
<pin id="391" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln70_2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln70_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="0" index="3" bw="3" slack="0"/>
<pin id="401" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln70_3/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln273_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln274_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln275_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln275/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln276_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln276/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln258_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln258/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln258_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="i45_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="108" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="122" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="136" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="150" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="115" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="129" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="143" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="157" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="102" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="102" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="102" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="102" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="102" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="102" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="102" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="102" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="74" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="220" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="302"><net_src comp="224" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="307"><net_src comp="234" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="312"><net_src comp="244" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="317"><net_src comp="254" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="322"><net_src comp="264" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="327"><net_src comp="274" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="332"><net_src comp="284" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="339"><net_src comp="78" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="217" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="217" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="217" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="78" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="217" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="372"><net_src comp="88" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="334" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="92" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="88" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="342" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="90" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="92" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="88" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="350" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="90" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="92" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="402"><net_src comp="88" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="358" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="90" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="92" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="366" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="415"><net_src comp="376" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="421"><net_src comp="386" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="427"><net_src comp="396" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="434"><net_src comp="217" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="94" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="217" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="96" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="430" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="98" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="442" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0 | {1 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2 | {1 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1 | {1 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3 | {1 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0 | {1 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2 | {1 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1 | {1 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 | {1 }
 - Input state : 
	Port: reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc : in_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i45_load : 1
		bitcast_ln262 : 1
		bitcast_ln262_1 : 1
		bitcast_ln262_2 : 1
		bitcast_ln262_3 : 1
		bitcast_ln262_4 : 1
		bitcast_ln262_5 : 1
		bitcast_ln262_6 : 1
		bitcast_ln262_7 : 1
		input : 2
		input_1 : 2
		input_2 : 2
		input_3 : 2
		trunc_ln : 3
		trunc_ln70_1 : 3
		trunc_ln70_2 : 3
		trunc_ln70_3 : 3
		zext_ln273 : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr : 5
		reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr : 5
		zext_ln274 : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr : 5
		reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr : 5
		zext_ln275 : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr : 5
		reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr : 5
		zext_ln276 : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr : 5
		reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr : 5
		store_ln273 : 6
		store_ln274 : 6
		store_ln275 : 6
		store_ln276 : 6
		store_ln273 : 6
		store_ln274 : 6
		store_ln275 : 6
		store_ln276 : 6
		i : 2
		icmp_ln258 : 2
		store_ln258 : 3
		br_ln258 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_430       |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln258_fu_436   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   read   | in_r_read_read_fu_102 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln262_fu_220  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  trunc_ln262_7_fu_224 |    0    |    0    |
|          |  trunc_ln262_8_fu_234 |    0    |    0    |
|          |  trunc_ln262_9_fu_244 |    0    |    0    |
|          |  trunc_ln262_s_fu_254 |    0    |    0    |
|          |  trunc_ln262_1_fu_264 |    0    |    0    |
|partselect|  trunc_ln262_2_fu_274 |    0    |    0    |
|          |  trunc_ln262_3_fu_284 |    0    |    0    |
|          |    trunc_ln_fu_366    |    0    |    0    |
|          |  trunc_ln70_1_fu_376  |    0    |    0    |
|          |  trunc_ln70_2_fu_386  |    0    |    0    |
|          |  trunc_ln70_3_fu_396  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      input_fu_334     |    0    |    0    |
|bitconcatenate|     input_1_fu_342    |    0    |    0    |
|          |     input_2_fu_350    |    0    |    0    |
|          |     input_3_fu_358    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln273_fu_406   |    0    |    0    |
|   zext   |   zext_ln274_fu_412   |    0    |    0    |
|          |   zext_ln275_fu_418   |    0    |    0    |
|          |   zext_ln276_fu_424   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    26   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i45_reg_447|    5   |
+-----------+--------+
|   Total   |    5   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   26   |
+-----------+--------+--------+
