<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  UVM Internals - TLM port to imp Connection · Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="This is a write-up about the Internals of TLM connection port-to-imp. I am using uvm_blocking_put_port but others shouldn&rsquo;t be different.

  Producer/Consumer example
  
    
    Link to heading
  

The producer creates port and calls put with the transaction
class producer extesnds uvm_component;
...
...

uvm_blocking_put_port #(transaction) put_port;

function build_phase(...);
put_port = new(&#34;foo&#34;, this);
endfunction

function run_phase(....);
    ....
    put_port.put(t);

endfunction

endclass
The consumer creates imp and providesput method that gets called eventually.">
<meta name="keywords" content="homepage, blog">



  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:image" content="/">
  <meta name="twitter:title" content="UVM Internals - TLM port to imp Connection">
  <meta name="twitter:description" content="This is a write-up about the Internals of TLM connection port-to-imp. I am using uvm_blocking_put_port but others shouldn’t be different.
Producer/Consumer example Link to heading The producer creates port and calls put with the transaction
class producer extesnds uvm_component; ... ... uvm_blocking_put_port #(transaction) put_port; function build_phase(...); put_port = new(&#34;foo&#34;, this); endfunction function run_phase(....); .... put_port.put(t); endfunction endclass The consumer creates imp and providesput method that gets called eventually.">

<meta property="og:url" content="/posts/2021/01/uvm-internals-tlm-port-to-imp-connection/">
  <meta property="og:site_name" content="Techiedeepdive">
  <meta property="og:title" content="UVM Internals - TLM port to imp Connection">
  <meta property="og:description" content="This is a write-up about the Internals of TLM connection port-to-imp. I am using uvm_blocking_put_port but others shouldn’t be different.
Producer/Consumer example Link to heading The producer creates port and calls put with the transaction
class producer extesnds uvm_component; ... ... uvm_blocking_put_port #(transaction) put_port; function build_phase(...); put_port = new(&#34;foo&#34;, this); endfunction function run_phase(....); .... put_port.put(t); endfunction endclass The consumer creates imp and providesput method that gets called eventually.">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2021-01-12T00:00:00+00:00">
    <meta property="article:modified_time" content="2021-01-12T00:00:00+00:00">
    <meta property="article:tag" content="UVM">
    <meta property="og:image" content="/">
      <meta property="og:see_also" content="/posts/2025/07/uvm-internals-execute_item/">
      <meta property="og:see_also" content="/posts/2024/12/uvm-internals-callbacks/">
      <meta property="og:see_also" content="/posts/2024/12/uvm_config_db_trace-and-uvm_objection_trace/">
      <meta property="og:see_also" content="/posts/2024/05/uvm-internals-uvm_root/">
      <meta property="og:see_also" content="/posts/2023/09/uvm-internals-set_config_int-and-set_config_string/">
      <meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_predictor/">
      <meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/">




<link rel="canonical" href="/posts/2021/01/uvm-internals-tlm-port-to-imp-connection/">


<link rel="preload" href="/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.aa5ef26fa979d6793724ae2dbd71efa94fd16cb1c5c7db3b6651f21f9892a5fd.css" integrity="sha256-ql7yb6l51nk3JK4tvXHvqU/RbLHFx9s7ZlHyH5iSpf0=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.a00e6364bacbc8266ad1cc81230774a1397198f8cfb7bcba29b7d6fcb54ce57f.css" integrity="sha256-oA5jZLrLyCZq0cyBIwd0oTlxmPjPt7y6KbfW/LVM5X8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="/images/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa-solid fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="/">
      Techiedeepdive
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2021/01/uvm-internals-tlm-port-to-imp-connection/">
              UVM Internals - TLM port to imp Connection
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2021-01-12T00:00:00Z">
                January 12, 2021
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              4-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/uvm/">UVM</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>This is a write-up about the Internals of TLM connection port-to-imp. I am using <code>uvm_blocking_put_port</code> but others shouldn&rsquo;t be different.</p>
<h1 id="producerconsumer-example">
  Producer/Consumer example
  <a class="heading-link" href="#producerconsumer-example">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>The producer creates <code>port</code> and calls <code>put</code> with the transaction</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>class producer extesnds uvm_component;
</span></span><span style="display:flex;"><span>...
</span></span><span style="display:flex;"><span>...
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>uvm_blocking_put_port #(transaction) put_port;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">function</span> build_phase(...);
</span></span><span style="display:flex;"><span>put_port <span style="color:#ff7b72;font-weight:bold">=</span> new(<span style="color:#a5d6ff">&#34;foo&#34;</span>, this);
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">endfunction</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">function</span> run_phase(....);
</span></span><span style="display:flex;"><span>    ....
</span></span><span style="display:flex;"><span>    put_port.put(t);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">endfunction</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>endclass
</span></span></code></pre></div><p>The consumer creates <code>imp</code> and provides<code>put</code> method that gets called eventually.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>class consumer extends ...;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>uvm_blocking_put_imp #(transction, consumer) imp;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> build_phase(...);
</span></span><span style="display:flex;"><span>    imp <span style="color:#ff7b72;font-weight:bold">=</span> new(<span style="color:#a5d6ff">&#34;bar&#34;</span>, this);
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">endfunction</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">task</span> put(transaction t);
</span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">//  do something with transaction here
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>endclass
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>endclass
</span></span></code></pre></div><p>and <code>connect_phase</code> calls <code>connect</code> between port to imp.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>producer_inst.put_port.connect(consumer_inst.imp)
</span></span></code></pre></div><h1 id="uvm_blocking_put_port">
  uvm_blocking_put_port
  <a class="heading-link" href="#uvm_blocking_put_port">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>Starting with <code>uvm_blocking_put_port</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>class uvm_blocking_put_port #(<span style="color:#ff7b72">type</span> T<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#ff7b72">int</span>)
</span></span><span style="display:flex;"><span>  extends uvm_port_base<span style="color:#f85149">`</span> #(uvm_tlm_if_base #(T,T));
</span></span><span style="display:flex;"><span>  <span style="color:#79c0ff;font-weight:bold">`UVM_PORT_COMMON</span>(<span style="color:#79c0ff;font-weight:bold">`UVM_TLM_BLOCKING_PUT_MASK</span>,<span style="color:#a5d6ff">&#34;uvm_blocking_put_port&#34;</span>)
</span></span><span style="display:flex;"><span>  <span style="color:#79c0ff;font-weight:bold">`UVM_BLOCKING_PUT_IMP</span> (this.m_if, T, t)
</span></span><span style="display:flex;"><span>endclass 
</span></span></code></pre></div><p>The two macros used here are:</p>
<ul>
<li><code>UVM_PORT_COMMON</code> defines constructor and <code>get_type_name</code></li>
<li><code>UVM_BLOCKING_PUT_IMP</code> calls <code>put</code> from <code>m_if</code> defined in <code>uvm_port_base</code></li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">`define UVM_TLM_GET_TYPE_NAME(NAME) \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  virtual function string get_type_name(); \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">    return NAME; \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic"></span>  <span style="color:#ff7b72">endfunction</span>
</span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">`define UVM_PORT_COMMON(MASK,TYPE_NAME) \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  function new (string name, uvm_component parent, \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">                int min_size=1, int max_size=1); \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">    super.new (name, parent, UVM_PORT, min_size, max_size); \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">    m_if_mask = MASK; \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  endfunction \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  `UVM_TLM_GET_TYPE_NAME(TYPE_NAME)
</span></span></span></code></pre></div><p>and</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">`define UVM_BLOCKING_PUT_IMP(imp, TYPE, arg) \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  task put (TYPE arg); \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">    imp.put(arg); \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  endtask
</span></span></span></code></pre></div><p>To sum up, <code>put</code> is defined by the macro <code>UVM_BLOCKING_PUT_IMP</code> and calls <code>put</code> from <code>imp.put</code> which is set to <code>this.m_if</code> after macro expansion. So, what is <code>m_if</code>?</p>
<h1 id="uvm_blocking_put_imp">
  uvm_blocking_put_imp
  <a class="heading-link" href="#uvm_blocking_put_imp">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>On the consumer side, <code>uvm_blocking_put_imp</code> extends <code>uvm_port_base</code> as well.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>class uvm_blocking_put_imp #(<span style="color:#ff7b72">type</span> T<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#ff7b72">int</span>, <span style="color:#ff7b72">type</span> IMP<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#ff7b72">int</span>)
</span></span><span style="display:flex;"><span>  extends uvm_port_base #(uvm_tlm_if_base #(T,T));
</span></span><span style="display:flex;"><span>  <span style="color:#79c0ff;font-weight:bold">`UVM_IMP_COMMON</span>(<span style="color:#79c0ff;font-weight:bold">`UVM_TLM_BLOCKING_PUT_MASK</span>,<span style="color:#a5d6ff">&#34;uvm_blocking_put_imp&#34;</span>,IMP)
</span></span><span style="display:flex;"><span>  <span style="color:#79c0ff;font-weight:bold">`UVM_BLOCKING_PUT_IMP</span> (m_imp, T, t)
</span></span><span style="display:flex;"><span>endclass
</span></span></code></pre></div><p>and <code>UVM_IMP_COMMON</code>, which calls <code>super.new</code> with <code>imp</code>. Note that <code>imp</code> is <code>this</code> which point to consumer component.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">`define UVM_IMP_COMMON(MASK,TYPE_NAME,IMP) \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  local IMP m_imp; \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  function new (string name, IMP imp); \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">    super.new (name, imp, UVM_IMPLEMENTATION, 1, 1); \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">    m_imp = imp; \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">    m_if_mask = MASK; \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  endfunction \
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-weight:bold;font-style:italic">  `UVM_TLM_GET_TYPE_NAME(TYPE_NAME)
</span></span></span></code></pre></div><p>and <code>UVM_BLOCKING_PUT_IMP</code> expands to <code>put</code> method with <code>m_imp</code> to <code>m_imp.put</code>.</p>
<p>The magic is happening in <code>uvm_port_base</code> depending on the type passed <code>UVM_IMPLEMENTATION</code> or <code>UVM_PORT</code>.</p>
<h1 id="uvm_port_base">
  uvm_port_base
  <a class="heading-link" href="#uvm_port_base">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<h2 id="connect">
  connect
  <a class="heading-link" href="#connect">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>A good place to start is <code>connect</code>. the most important part here is the assignment to <code>m_provided_by</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  virtual <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> connect (this_type provider);
</span></span><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">// Some error checking
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>    ...
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    m_provided_by[provider.get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> provider;
</span></span><span style="display:flex;"><span>    provider.m_provided_to[get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> this;
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><p>Side note, <code>uvm_port_base</code> extends <code>uvm_tlm_if_base</code> which provides empty interface for child classes to implement.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>class uvm_blocking_put_port #(<span style="color:#ff7b72">type</span> T<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#ff7b72">int</span>)
</span></span><span style="display:flex;"><span>  extends uvm_port_base<span style="color:#f85149">`</span> #(uvm_tlm_if_base #(T,T));
</span></span></code></pre></div><p>and <code>uvm_tlm_if_base</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>virtual class uvm_tlm_if_base #(<span style="color:#ff7b72">type</span> T1<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#ff7b72">int</span>, <span style="color:#ff7b72">type</span> T2<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#ff7b72">int</span>);
</span></span><span style="display:flex;"><span>  virtual <span style="color:#ff7b72">task</span> put( <span style="color:#ff7b72">input</span> T1 t );
</span></span><span style="display:flex;"><span>    uvm_report_error(<span style="color:#a5d6ff">&#34;put&#34;</span>, <span style="color:#79c0ff;font-weight:bold">`UVM_TASK_ERROR</span>, UVM_NONE);
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endtask</span>
</span></span><span style="display:flex;"><span>  ...
</span></span><span style="display:flex;"><span>  ...
</span></span><span style="display:flex;"><span>endclass
</span></span></code></pre></div><h2 id="resolve_bindings">
  resolve_bindings
  <a class="heading-link" href="#resolve_bindings">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>So, what is the link between <code>connect</code> and <code>m_if.put</code> and <code>imp.put</code>? Here where <code>resolve_bindings</code> shows up.
The comments in <code>uvm_port_base.svh</code> says this called at end_of_elaboration (ie after the build and connect).</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  <span style="color:#8b949e;font-style:italic">// Function: resolve_bindings
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">//
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">// This callback is called just before entering the end_of_elaboration phase.
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">// It recurses through each port&#39;s fanout to determine all the imp destina-
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">// tions. It then checks against the required min and max connections.
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">// After resolution, &lt;size&gt; returns a valid value and &lt;get_if&gt;
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">// can be used to access a particular imp.
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">//
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">// This method is automatically called just before the start of the
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"></span>  <span style="color:#8b949e;font-style:italic">// end_of_elaboration phase. Users should not need to call it directly.
</span></span></span></code></pre></div><p>The key part in <code>resolve_bindings</code> is the following snippet:</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (is_imp()) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      m_imp_list[get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> this;
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">else</span> <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      foreach (m_provided_by[nm]) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>        this_type port;
</span></span><span style="display:flex;"><span>        port <span style="color:#ff7b72;font-weight:bold">=</span> m_provided_by[nm];
</span></span><span style="display:flex;"><span>        port.resolve_bindings();
</span></span><span style="display:flex;"><span>        m_add_list(port);
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    ...
</span></span><span style="display:flex;"><span>    ...
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (size())
</span></span><span style="display:flex;"><span>      set_if(<span style="color:#a5d6ff">0</span>);
</span></span></code></pre></div><p>let&rsquo;s start from the bottom, <code>set_if</code> is called to set <code>m_if</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> set_if (<span style="color:#ff7b72">int</span> index<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#a5d6ff">0</span>);
</span></span><span style="display:flex;"><span>    m_if <span style="color:#ff7b72;font-weight:bold">=</span> get_if(index);
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (m_if <span style="color:#ff7b72;font-weight:bold">!=</span> null)
</span></span><span style="display:flex;"><span>      m_def_index <span style="color:#ff7b72;font-weight:bold">=</span> index;
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><p>and <code>get_if</code> searches for <code>index</code> in <code>m_imp_list</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  <span style="color:#ff7b72">function</span> uvm_port_base #(IF) get_if(<span style="color:#ff7b72">int</span> index<span style="color:#ff7b72;font-weight:bold">=</span><span style="color:#a5d6ff">0</span>);
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">string</span> s;
</span></span><span style="display:flex;"><span>    ...
</span></span><span style="display:flex;"><span>    ...
</span></span><span style="display:flex;"><span>    foreach (m_imp_list[nm]) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">if</span> (index <span style="color:#ff7b72;font-weight:bold">==</span> <span style="color:#a5d6ff">0</span>)
</span></span><span style="display:flex;"><span>        <span style="color:#ff7b72">return</span> m_imp_list[nm];
</span></span><span style="display:flex;"><span>      index<span style="color:#ff7b72;font-weight:bold">--</span>;
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><p>So, <code>m_imp_list</code> is used to set the <code>m_if</code>. This leads to the first part in <code>resolve_bindings</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (is_imp()) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      m_imp_list[get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> this;
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">else</span> <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      foreach (m_provided_by[nm]) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>        this_type port;
</span></span><span style="display:flex;"><span>        port <span style="color:#ff7b72;font-weight:bold">=</span> m_provided_by[nm];
</span></span><span style="display:flex;"><span>        port.resolve_bindings();
</span></span><span style="display:flex;"><span>        m_add_list(port);
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span></code></pre></div><p>There are two scenarios for uvm_port_base:</p>
<ul>
<li>imp</li>
<li>not imp(port, or export)</li>
</ul>
<p>For <code>imp</code>, <code>this</code> (which points to imp port) is added to <code>m_imp_list</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>      m_imp_list[get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> this;
</span></span></code></pre></div><p>For port, <code>m_add_list</code> is called which adds provider (consumer imp) into <code>m_imp_list</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>  local <span style="color:#ff7b72">function</span> <span style="color:#ff7b72">void</span> m_add_list           (this_type provider);
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">string</span> sz;
</span></span><span style="display:flex;"><span>    this_type imp;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">for</span> (<span style="color:#ff7b72">int</span> i <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>; i <span style="color:#ff7b72;font-weight:bold">&lt;</span> provider.size(); i<span style="color:#ff7b72;font-weight:bold">++</span>) <span style="color:#ff7b72">begin</span>
</span></span><span style="display:flex;"><span>      imp <span style="color:#ff7b72;font-weight:bold">=</span> provider.get_if(i);
</span></span><span style="display:flex;"><span>      <span style="color:#ff7b72">if</span> (<span style="color:#ff7b72;font-weight:bold">!</span>m_imp_list.exists(imp.get_full_name()))
</span></span><span style="display:flex;"><span>        m_imp_list[imp.get_full_name()] <span style="color:#ff7b72;font-weight:bold">=</span> imp;
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>  <span style="color:#ff7b72">endfunction</span>
</span></span></code></pre></div><p>So, To sum up what happened in the last 10 years since i started writing this</p>
<p>During elaboration:</p>
<ul>
<li>port and imp are created</li>
<li><code>connect</code> is called to connect port to imp and updates <code>m_provided_by</code>.</li>
<li><code>resolve_bindings</code> is called on both port and imp. It updates <code>m_imp_list</code> on both sides. In case of port, it sets <code>m_if</code> to consumer interface (which is the consumer imp port)</li>
</ul>
<p>During run:</p>
<ul>
<li>producer calls <code>port.put</code> which calls</li>
<li><code>m_if.put</code> from <code>uvm_port_base</code> which points to <code>consumer imp port put</code>, which calls put from <code>consumer component put</code>.</li>
</ul>

      </div>


      <footer>
        

<section class="see-also">
  
    
    
    
  
</section>


        
        
        
        
        
        
        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    ©
    
    2025
    
    ·
    
      Licensed under <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA-4.0</a>
    ·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.6ae284be93d2d19dad1f02b0039508d9aab3180a12a06dcc71b0b0ef7825a317.js" integrity="sha256-auKEvpPS0Z2tHwKwA5UI2aqzGAoSoG3McbCw73gloxc="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>
