
robot_mss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00005a00  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000580  20000000  60005e70  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000248  20000580  600063f0  00010580  2**3
                  ALLOC
  4 .comment      000003dd  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000ca8  00000000  00000000  0001095d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00001ea5  00000000  00000000  00011605  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000e9a1  00000000  00000000  000134aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001e1c  00000000  00000000  00021e4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006ff9  00000000  00000000  00023c67  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00003554  00000000  00000000  0002ac60  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00005123  00000000  00000000  0002e1b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000044fd  00000000  00000000  000332d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0008716e  00000000  00000000  000377d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  000be942  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000c30  00000000  00000000  000be967  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
	MSS_UART_set_rx_handler(&g_mss_uart1, &data_rcv_irq, MSS_UART_FIFO_EIGHT_BYTES);
	MSS_UART_enable_irq(&g_mss_uart1, MSS_UART_RBF_IRQ);
}

void XBroadcast(const struct XData *data)
{
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
	ASSERT(device.type == COORDINATOR);
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
	XSend(data, ID_BROADCAST);
  18:	00000311 	.word	0x00000311
	...
void RobotBroadcast(const struct Robot *r)
{
	ASSERT(robot.id = SERVER);
	struct XData data;
	memset(&data, 0, sizeof(data));
	memcpy(data.data, r, sizeof(robot));
  2c:	00000313 	.word	0x00000313
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
	XSend(&data, r->id);
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
void RobotPrint(const struct Robot *r)
{
	printf("Id: %d\r\n", r->id);
	const uint16_t *color = RobotGetColor(r);
	printf("Color Seen: %u,%u,%u\r\n", color[0], color[1], color[2]);
	printf("Cmd: %u\r\n", RobotGetCmd(r));
  48:	0000031f 	.word	0x0000031f
	ASSERT(robot.id = SERVER);
	struct XData data;
	memset(&data, 0, sizeof(data));
	memcpy(data.data, r, sizeof(robot));
	XSend(&data, r->id);
}
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
	uint8_t high = 0x00;
	read_8bit_i2c(addr, &low);
	read_8bit_i2c(addr2, &high);
	value = (high << 8) | (low & 0xff);
	return value;
}
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
	double Cmax = max(red, green, blue);
	double Cmin = min(red, green, blue);
	double delta = Cmax - Cmin;
	double hue;
	double saturation;
	double value = Cmax;
  5c:	00000329 	.word	0x00000329

double max(double a, double b, double c) {
	if(a > b)
		b = a;
	if(b > c)
		c = b;
  60:	0000032b 	.word	0x0000032b
{
	printf("Id: %d\r\n", r->id);
	const uint16_t *color = RobotGetColor(r);
	printf("Color Seen: %u,%u,%u\r\n", color[0], color[1], color[2]);
	printf("Cmd: %u\r\n", RobotGetCmd(r));
}
  64:	0000032d 	.word	0x0000032d
	return c;
  68:	00002c79 	.word	0x00002c79
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
	int i = 0;
	for(; i < 3; i++) {
		diff = abs((int)powerup_color[i] - (int)reading[i]);
		if(diff > CHANNEL_EQUIVALENCE_THRESHOLD)
  6c:	00002ca5 	.word	0x00002ca5
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
	double hue;
	double saturation;
	double value = Cmax;

	if(Cmax != 0)
		saturation = delta / Cmax;
  78:	00003bad 	.word	0x00003bad
uint8_t is_powerup(uint16_t reading[3]) {
	uint16_t diff = abs((int)total_light(powerup_color) - (int)total_light(reading));
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
	int i = 0;
	for(; i < 3; i++) {
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	00003bd9 	.word	0x00003bd9
}

uint8_t is_same_color(uint16_t base[3], uint16_t reading[3]) {
	//correct for bad color readings
	int i = 0;
	for(; i < 3; i++) {
  88:	0000033f 	.word	0x0000033f
	for(; i < 3; i++) {
		diff = abs((int)powerup_color[i] - (int)reading[i]);
		if(diff > CHANNEL_EQUIVALENCE_THRESHOLD)
			return 0;
	}
	return 1;
  8c:	00000341 	.word	0x00000341
}
  90:	00000b91 	.word	0x00000b91
  94:	00000ba9 	.word	0x00000ba9
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
  98:	00000347 	.word	0x00000347
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
  9c:	00000349 	.word	0x00000349
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
  a0:	0000034b 	.word	0x0000034b
	...
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
  bc:	0000034d 	.word	0x0000034d

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
  c0:	0000034f 	.word	0x0000034f
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
  c4:	00000351 	.word	0x00000351
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
	else saturation = 0;

	if(delta == 0)
		hue = 0;
	else if(Cmax == red) {
		hue = 60 * ((green - blue) / delta);
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
	i = 0;
	for(; i < 3; i++) {
		diff = abs(base[i] - reading[i]);
		if(diff > CHANNEL_EQUIVALENCE_THRESHOLD)
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
			return 0;
  fc:	0000036d 	.word	0x0000036d

	uint16_t diff = abs(total_light(base) - total_light(reading));
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
	i = 0;
	for(; i < 3; i++) {
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
		diff = abs(base[i] - reading[i]);
		if(diff > CHANNEL_EQUIVALENCE_THRESHOLD)
			return 0;
	}
	return 1;
 110:	00000377 	.word	0x00000377
}
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
        default:
            ASSERT(0);
            break;
        }
    }
}
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
		hue = 0;
	else if(Cmax == red) {
		hue = 60 * ((green - blue) / delta);
	}
	else if(Cmax == green) {
		hue = 60 * (((blue - red) / delta) + 2);
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
	}
	else hue = 60 * (((red - green) / delta) + 4);
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1

	if(hue < 0)
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
		hue += 360;
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef

	hue /= 360;
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	0000428d 	.word	0x0000428d

	hsv[0] = hue;
 21c:	000042b5 	.word	0x000042b5
 220:	000042dd 	.word	0x000042dd
	hsv[1] = saturation;
 224:	00004305 	.word	0x00004305
 228:	0000432d 	.word	0x0000432d
 22c:	00004355 	.word	0x00004355
 230:	0000437d 	.word	0x0000437d
	hsv[2] = value;
 234:	000043a5 	.word	0x000043a5
 238:	000043cd 	.word	0x000043cd
 23c:	000043f5 	.word	0x000043f5
}
 240:	0000441d 	.word	0x0000441d
 244:	00004445 	.word	0x00004445
 248:	0000446d 	.word	0x0000446d
 24c:	00004495 	.word	0x00004495
 250:	000044bd 	.word	0x000044bd
 254:	000044e5 	.word	0x000044e5
 258:	0000450d 	.word	0x0000450d
 25c:	00004535 	.word	0x00004535
 260:	0000455d 	.word	0x0000455d
 264:	00004585 	.word	0x00004585
 268:	000045ad 	.word	0x000045ad
 26c:	000045d5 	.word	0x000045d5
 270:	000045fd 	.word	0x000045fd
 274:	00004625 	.word	0x00004625
 278:	0000464d 	.word	0x0000464d
 27c:	00004675 	.word	0x00004675
 280:	0000469d 	.word	0x0000469d
 284:	000046c5 	.word	0x000046c5
 288:	000046ed 	.word	0x000046ed
 28c:	00004715 	.word	0x00004715
 290:	0000473d 	.word	0x0000473d
 294:	00004765 	.word	0x00004765

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>
 344:	e7fe      	b.n	344 <I2C1_SMBus_IRQHandler+0x4>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	00003e39 	.word	0x00003e39
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	00005e70 	.word	0x00005e70
 450:	60005e70 	.word	0x60005e70
 454:	20000000 	.word	0x20000000
 458:	20000580 	.word	0x20000580
 45c:	00000000 	.word	0x00000000
 460:	20000580 	.word	0x20000580
 464:	200007c8 	.word	0x200007c8
 468:	00005071 	.word	0x00005071
 46c:	000004a1 	.word	0x000004a1

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5380 	movw	r3, #1408	; 0x580
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0000 	movw	r0, #0
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <main>:
#include <stdlib.h>
#include "robot/robot.h"
#include "clk/clk.h"

int main()
{
     4a0:	b580      	push	{r7, lr}
     4a2:	af00      	add	r7, sp, #0
	clk_init();
     4a4:	f001 ff6a 	bl	237c <clk_init>
	clk_set_freq_hz(CLK_FAB, 1E8);
     4a8:	f04f 0000 	mov.w	r0, #0
     4ac:	f24e 1100 	movw	r1, #57600	; 0xe100
     4b0:	f2c0 51f5 	movt	r1, #1525	; 0x5f5
     4b4:	f001 ff88 	bl	23c8 <clk_set_freq_hz>
	clk_set_freq_hz(CLK_ADC, 833E4);
     4b8:	f04f 0004 	mov.w	r0, #4
     4bc:	f641 3110 	movw	r1, #6928	; 0x1b10
     4c0:	f2c0 017f 	movt	r1, #127	; 0x7f
     4c4:	f001 ff80 	bl	23c8 <clk_set_freq_hz>
	clk_set_freq_hz(CLK_P0, 1E8);
     4c8:	f04f 0001 	mov.w	r0, #1
     4cc:	f24e 1100 	movw	r1, #57600	; 0xe100
     4d0:	f2c0 51f5 	movt	r1, #1525	; 0x5f5
     4d4:	f001 ff78 	bl	23c8 <clk_set_freq_hz>
	RobotRun();
     4d8:	f000 ff42 	bl	1360 <RobotRun>
	return 0;
     4dc:	f04f 0300 	mov.w	r3, #0
}
     4e0:	4618      	mov	r0, r3
     4e2:	bd80      	pop	{r7, pc}

000004e4 <reset_curr_packet>:
	struct XPacket packet;
	uint32_t curr_byte_pos;
} curr_packet;

void reset_curr_packet()
{
     4e4:	b580      	push	{r7, lr}
     4e6:	af00      	add	r7, sp, #0
	memset(&curr_packet, 0, sizeof(curr_packet));
     4e8:	f240 50d0 	movw	r0, #1488	; 0x5d0
     4ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
     4f0:	f04f 0100 	mov.w	r1, #0
     4f4:	f04f 0218 	mov.w	r2, #24
     4f8:	f005 f98c 	bl	5814 <memset>
}
     4fc:	bd80      	pop	{r7, pc}
     4fe:	bf00      	nop

00000500 <handle_recv_data>:

int handle_recv_data(uint8_t *data, size_t size_data)
{
     500:	b580      	push	{r7, lr}
     502:	b084      	sub	sp, #16
     504:	af00      	add	r7, sp, #0
     506:	6078      	str	r0, [r7, #4]
     508:	6039      	str	r1, [r7, #0]
	uint8_t *curr_pos = ((uint8_t *)(&curr_packet.packet)) + curr_packet.curr_byte_pos;
     50a:	f240 53d0 	movw	r3, #1488	; 0x5d0
     50e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     512:	695a      	ldr	r2, [r3, #20]
     514:	f240 53d0 	movw	r3, #1488	; 0x5d0
     518:	f2c2 0300 	movt	r3, #8192	; 0x2000
     51c:	4413      	add	r3, r2
     51e:	60fb      	str	r3, [r7, #12]
	memcpy(curr_pos, data, size_data);
     520:	68f8      	ldr	r0, [r7, #12]
     522:	6879      	ldr	r1, [r7, #4]
     524:	683a      	ldr	r2, [r7, #0]
     526:	f005 f8ad 	bl	5684 <memcpy>
	curr_packet.curr_byte_pos += size_data;
     52a:	f240 53d0 	movw	r3, #1488	; 0x5d0
     52e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     532:	695a      	ldr	r2, [r3, #20]
     534:	683b      	ldr	r3, [r7, #0]
     536:	441a      	add	r2, r3
     538:	f240 53d0 	movw	r3, #1488	; 0x5d0
     53c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     540:	615a      	str	r2, [r3, #20]
	return curr_packet.curr_byte_pos >= sizeof(struct XPacket);
     542:	f240 53d0 	movw	r3, #1488	; 0x5d0
     546:	f2c2 0300 	movt	r3, #8192	; 0x2000
     54a:	695b      	ldr	r3, [r3, #20]
     54c:	2b11      	cmp	r3, #17
     54e:	bf94      	ite	ls
     550:	2300      	movls	r3, #0
     552:	2301      	movhi	r3, #1
}
     554:	4618      	mov	r0, r3
     556:	f107 0710 	add.w	r7, r7, #16
     55a:	46bd      	mov	sp, r7
     55c:	bd80      	pop	{r7, pc}
     55e:	bf00      	nop

00000560 <extract_data>:

struct XData *extract_data(struct XPacket *packet)
{
     560:	b480      	push	{r7}
     562:	b083      	sub	sp, #12
     564:	af00      	add	r7, sp, #0
     566:	6078      	str	r0, [r7, #4]
	if (packet->sender_id != device.xid &&
     568:	687b      	ldr	r3, [r7, #4]
     56a:	7c1a      	ldrb	r2, [r3, #16]
     56c:	f240 53e8 	movw	r3, #1512	; 0x5e8
     570:	f2c2 0300 	movt	r3, #8192	; 0x2000
     574:	785b      	ldrb	r3, [r3, #1]
     576:	429a      	cmp	r2, r3
     578:	d00e      	beq.n	598 <extract_data+0x38>
			(packet->target_id == device.xid || packet->target_id == (uint8_t)ID_BROADCAST))
     57a:	687b      	ldr	r3, [r7, #4]
     57c:	7c5a      	ldrb	r2, [r3, #17]
     57e:	f240 53e8 	movw	r3, #1512	; 0x5e8
     582:	f2c2 0300 	movt	r3, #8192	; 0x2000
     586:	785b      	ldrb	r3, [r3, #1]
	return curr_packet.curr_byte_pos >= sizeof(struct XPacket);
}

struct XData *extract_data(struct XPacket *packet)
{
	if (packet->sender_id != device.xid &&
     588:	429a      	cmp	r2, r3
     58a:	d003      	beq.n	594 <extract_data+0x34>
			(packet->target_id == device.xid || packet->target_id == (uint8_t)ID_BROADCAST))
     58c:	687b      	ldr	r3, [r7, #4]
     58e:	7c5b      	ldrb	r3, [r3, #17]
	return curr_packet.curr_byte_pos >= sizeof(struct XPacket);
}

struct XData *extract_data(struct XPacket *packet)
{
	if (packet->sender_id != device.xid &&
     590:	2bff      	cmp	r3, #255	; 0xff
     592:	d101      	bne.n	598 <extract_data+0x38>
			(packet->target_id == device.xid || packet->target_id == (uint8_t)ID_BROADCAST))
	{
		return &packet->data;
     594:	687b      	ldr	r3, [r7, #4]
     596:	e001      	b.n	59c <extract_data+0x3c>
	}
	return NULL;
     598:	f04f 0300 	mov.w	r3, #0
}
     59c:	4618      	mov	r0, r3
     59e:	f107 070c 	add.w	r7, r7, #12
     5a2:	46bd      	mov	sp, r7
     5a4:	bc80      	pop	{r7}
     5a6:	4770      	bx	lr

000005a8 <data_rcv_irq>:

void data_rcv_irq(mss_uart_instance_t *this_uart)
{
     5a8:	b580      	push	{r7, lr}
     5aa:	b086      	sub	sp, #24
     5ac:	af00      	add	r7, sp, #0
     5ae:	6078      	str	r0, [r7, #4]
	uint8_t data[8];
	size_t num_bytes = MSS_UART_get_rx(&g_mss_uart1, data, sizeof(data));
     5b0:	f107 0308 	add.w	r3, r7, #8
     5b4:	f240 608c 	movw	r0, #1676	; 0x68c
     5b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5bc:	4619      	mov	r1, r3
     5be:	f04f 0208 	mov.w	r2, #8
     5c2:	f002 f947 	bl	2854 <MSS_UART_get_rx>
     5c6:	4603      	mov	r3, r0
     5c8:	613b      	str	r3, [r7, #16]
	if (handle_recv_data(data, num_bytes))
     5ca:	f107 0308 	add.w	r3, r7, #8
     5ce:	4618      	mov	r0, r3
     5d0:	6939      	ldr	r1, [r7, #16]
     5d2:	f7ff ff95 	bl	500 <handle_recv_data>
     5d6:	4603      	mov	r3, r0
     5d8:	2b00      	cmp	r3, #0
     5da:	d01a      	beq.n	612 <data_rcv_irq+0x6a>
	{
		struct XData *xdata = extract_data(&curr_packet.packet);
     5dc:	f240 50d0 	movw	r0, #1488	; 0x5d0
     5e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5e4:	f7ff ffbc 	bl	560 <extract_data>
     5e8:	4603      	mov	r3, r0
     5ea:	617b      	str	r3, [r7, #20]
		if (xdata && device.rcv)
     5ec:	697b      	ldr	r3, [r7, #20]
     5ee:	2b00      	cmp	r3, #0
     5f0:	d00d      	beq.n	60e <data_rcv_irq+0x66>
     5f2:	f240 53e8 	movw	r3, #1512	; 0x5e8
     5f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5fa:	685b      	ldr	r3, [r3, #4]
     5fc:	2b00      	cmp	r3, #0
     5fe:	d006      	beq.n	60e <data_rcv_irq+0x66>
			device.rcv(xdata);
     600:	f240 53e8 	movw	r3, #1512	; 0x5e8
     604:	f2c2 0300 	movt	r3, #8192	; 0x2000
     608:	685b      	ldr	r3, [r3, #4]
     60a:	6978      	ldr	r0, [r7, #20]
     60c:	4798      	blx	r3
		reset_curr_packet();
     60e:	f7ff ff69 	bl	4e4 <reset_curr_packet>
	}
}
     612:	f107 0718 	add.w	r7, r7, #24
     616:	46bd      	mov	sp, r7
     618:	bd80      	pop	{r7, pc}
     61a:	bf00      	nop

0000061c <send_data>:

void send_data(const struct XPacket *packet)
{
     61c:	b580      	push	{r7, lr}
     61e:	b082      	sub	sp, #8
     620:	af00      	add	r7, sp, #0
     622:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx(&g_mss_uart1, (const uint8_t *)(packet), sizeof(*packet));
     624:	687b      	ldr	r3, [r7, #4]
     626:	f240 608c 	movw	r0, #1676	; 0x68c
     62a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     62e:	4619      	mov	r1, r3
     630:	f04f 0212 	mov.w	r2, #18
     634:	f002 f89c 	bl	2770 <MSS_UART_polled_tx>
}
     638:	f107 0708 	add.w	r7, r7, #8
     63c:	46bd      	mov	sp, r7
     63e:	bd80      	pop	{r7, pc}

00000640 <XInit>:

void XInit(XType type, uint8_t id, ReceiveFn fn)
{
     640:	b580      	push	{r7, lr}
     642:	b082      	sub	sp, #8
     644:	af00      	add	r7, sp, #0
     646:	460b      	mov	r3, r1
     648:	603a      	str	r2, [r7, #0]
     64a:	4602      	mov	r2, r0
     64c:	71fa      	strb	r2, [r7, #7]
     64e:	71bb      	strb	r3, [r7, #6]
	// init device
	device.type = type;
     650:	f240 53e8 	movw	r3, #1512	; 0x5e8
     654:	f2c2 0300 	movt	r3, #8192	; 0x2000
     658:	79fa      	ldrb	r2, [r7, #7]
     65a:	701a      	strb	r2, [r3, #0]
	device.xid = id;
     65c:	f240 53e8 	movw	r3, #1512	; 0x5e8
     660:	f2c2 0300 	movt	r3, #8192	; 0x2000
     664:	79ba      	ldrb	r2, [r7, #6]
     666:	705a      	strb	r2, [r3, #1]
	device.rcv = fn;
     668:	f240 53e8 	movw	r3, #1512	; 0x5e8
     66c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     670:	683a      	ldr	r2, [r7, #0]
     672:	605a      	str	r2, [r3, #4]

	// init current packet
	reset_curr_packet();
     674:	f7ff ff36 	bl	4e4 <reset_curr_packet>

	// init uart
	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY);
     678:	f240 608c 	movw	r0, #1676	; 0x68c
     67c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     680:	f44f 5116 	mov.w	r1, #9600	; 0x2580
     684:	f04f 0203 	mov.w	r2, #3
     688:	f001 ff70 	bl	256c <MSS_UART_init>
	MSS_UART_set_rx_handler(&g_mss_uart1, &data_rcv_irq, MSS_UART_FIFO_EIGHT_BYTES);
     68c:	f240 608c 	movw	r0, #1676	; 0x68c
     690:	f2c2 0000 	movt	r0, #8192	; 0x2000
     694:	f240 51a9 	movw	r1, #1449	; 0x5a9
     698:	f2c0 0100 	movt	r1, #0
     69c:	f04f 0280 	mov.w	r2, #128	; 0x80
     6a0:	f002 fa96 	bl	2bd0 <MSS_UART_set_rx_handler>
	MSS_UART_enable_irq(&g_mss_uart1, MSS_UART_RBF_IRQ);
     6a4:	f240 608c 	movw	r0, #1676	; 0x68c
     6a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6ac:	f04f 0101 	mov.w	r1, #1
     6b0:	f002 f93e 	bl	2930 <MSS_UART_enable_irq>
}
     6b4:	f107 0708 	add.w	r7, r7, #8
     6b8:	46bd      	mov	sp, r7
     6ba:	bd80      	pop	{r7, pc}

000006bc <XSend>:
	ASSERT(device.type == COORDINATOR);
	XSend(data, ID_BROADCAST);
}

void XSend(const struct XData *data, uint8_t target_id)
{
     6bc:	b580      	push	{r7, lr}
     6be:	b088      	sub	sp, #32
     6c0:	af00      	add	r7, sp, #0
     6c2:	6078      	str	r0, [r7, #4]
     6c4:	460b      	mov	r3, r1
     6c6:	70fb      	strb	r3, [r7, #3]
	struct XPacket packet;
	packet.data = *data;
     6c8:	687b      	ldr	r3, [r7, #4]
     6ca:	f107 010c 	add.w	r1, r7, #12
     6ce:	461a      	mov	r2, r3
     6d0:	f04f 0310 	mov.w	r3, #16
     6d4:	4608      	mov	r0, r1
     6d6:	4611      	mov	r1, r2
     6d8:	461a      	mov	r2, r3
     6da:	f004 ffd3 	bl	5684 <memcpy>
	packet.target_id = target_id;
     6de:	78fb      	ldrb	r3, [r7, #3]
     6e0:	777b      	strb	r3, [r7, #29]
	packet.sender_id = device.xid;
     6e2:	f240 53e8 	movw	r3, #1512	; 0x5e8
     6e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6ea:	785b      	ldrb	r3, [r3, #1]
     6ec:	773b      	strb	r3, [r7, #28]
	send_data(&packet);
     6ee:	f107 030c 	add.w	r3, r7, #12
     6f2:	4618      	mov	r0, r3
     6f4:	f7ff ff92 	bl	61c <send_data>
}
     6f8:	f107 0720 	add.w	r7, r7, #32
     6fc:	46bd      	mov	sp, r7
     6fe:	bd80      	pop	{r7, pc}

00000700 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     700:	b480      	push	{r7}
     702:	b083      	sub	sp, #12
     704:	af00      	add	r7, sp, #0
     706:	4603      	mov	r3, r0
     708:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     70a:	f24e 1300 	movw	r3, #57600	; 0xe100
     70e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     712:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     716:	ea4f 1252 	mov.w	r2, r2, lsr #5
     71a:	88f9      	ldrh	r1, [r7, #6]
     71c:	f001 011f 	and.w	r1, r1, #31
     720:	f04f 0001 	mov.w	r0, #1
     724:	fa00 f101 	lsl.w	r1, r0, r1
     728:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     72c:	f107 070c 	add.w	r7, r7, #12
     730:	46bd      	mov	sp, r7
     732:	bc80      	pop	{r7}
     734:	4770      	bx	lr
     736:	bf00      	nop

00000738 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     738:	b480      	push	{r7}
     73a:	b083      	sub	sp, #12
     73c:	af00      	add	r7, sp, #0
     73e:	4603      	mov	r3, r0
     740:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     742:	f24e 1300 	movw	r3, #57600	; 0xe100
     746:	f2ce 0300 	movt	r3, #57344	; 0xe000
     74a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     74e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     752:	88f9      	ldrh	r1, [r7, #6]
     754:	f001 011f 	and.w	r1, r1, #31
     758:	f04f 0001 	mov.w	r0, #1
     75c:	fa00 f101 	lsl.w	r1, r0, r1
     760:	f102 0220 	add.w	r2, r2, #32
     764:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     768:	f107 070c 	add.w	r7, r7, #12
     76c:	46bd      	mov	sp, r7
     76e:	bc80      	pop	{r7}
     770:	4770      	bx	lr
     772:	bf00      	nop

00000774 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     774:	b480      	push	{r7}
     776:	b083      	sub	sp, #12
     778:	af00      	add	r7, sp, #0
     77a:	4603      	mov	r3, r0
     77c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     77e:	f24e 1300 	movw	r3, #57600	; 0xe100
     782:	f2ce 0300 	movt	r3, #57344	; 0xe000
     786:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     78a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     78e:	88f9      	ldrh	r1, [r7, #6]
     790:	f001 011f 	and.w	r1, r1, #31
     794:	f04f 0001 	mov.w	r0, #1
     798:	fa00 f101 	lsl.w	r1, r0, r1
     79c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7a4:	f107 070c 	add.w	r7, r7, #12
     7a8:	46bd      	mov	sp, r7
     7aa:	bc80      	pop	{r7}
     7ac:	4770      	bx	lr
     7ae:	bf00      	nop

000007b0 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     7b0:	b580      	push	{r7, lr}
     7b2:	b082      	sub	sp, #8
     7b4:	af00      	add	r7, sp, #0
     7b6:	4603      	mov	r3, r0
     7b8:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     7ba:	f04f 0014 	mov.w	r0, #20
     7be:	f7ff ffbb 	bl	738 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     7c2:	f242 0300 	movw	r3, #8192	; 0x2000
     7c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
     7ca:	f242 0200 	movw	r2, #8192	; 0x2000
     7ce:	f2ce 0204 	movt	r2, #57348	; 0xe004
     7d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
     7d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     7d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     7da:	f245 0300 	movw	r3, #20480	; 0x5000
     7de:	f2c4 0300 	movt	r3, #16384	; 0x4000
     7e2:	f04f 0200 	mov.w	r2, #0
     7e6:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     7e8:	f240 0300 	movw	r3, #0
     7ec:	f2c4 230a 	movt	r3, #16906	; 0x420a
     7f0:	f04f 0200 	mov.w	r2, #0
     7f4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     7f8:	f240 0300 	movw	r3, #0
     7fc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     800:	f04f 0200 	mov.w	r2, #0
     804:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     808:	f240 0300 	movw	r3, #0
     80c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     810:	79fa      	ldrb	r2, [r7, #7]
     812:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     816:	f245 0300 	movw	r3, #20480	; 0x5000
     81a:	f2c4 0300 	movt	r3, #16384	; 0x4000
     81e:	f04f 0201 	mov.w	r2, #1
     822:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     824:	f04f 0014 	mov.w	r0, #20
     828:	f7ff ffa4 	bl	774 <NVIC_ClearPendingIRQ>
}
     82c:	f107 0708 	add.w	r7, r7, #8
     830:	46bd      	mov	sp, r7
     832:	bd80      	pop	{r7, pc}

00000834 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
     834:	b480      	push	{r7}
     836:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     838:	f240 0300 	movw	r3, #0
     83c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     840:	f04f 0201 	mov.w	r2, #1
     844:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     848:	46bd      	mov	sp, r7
     84a:	bc80      	pop	{r7}
     84c:	4770      	bx	lr
     84e:	bf00      	nop

00000850 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
     850:	b480      	push	{r7}
     852:	b083      	sub	sp, #12
     854:	af00      	add	r7, sp, #0
     856:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
     858:	f245 0300 	movw	r3, #20480	; 0x5000
     85c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     860:	687a      	ldr	r2, [r7, #4]
     862:	605a      	str	r2, [r3, #4]
}
     864:	f107 070c 	add.w	r7, r7, #12
     868:	46bd      	mov	sp, r7
     86a:	bc80      	pop	{r7}
     86c:	4770      	bx	lr
     86e:	bf00      	nop

00000870 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     870:	b580      	push	{r7, lr}
     872:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     874:	f240 0300 	movw	r3, #0
     878:	f2c4 230a 	movt	r3, #16906	; 0x420a
     87c:	f04f 0201 	mov.w	r2, #1
     880:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     884:	f04f 0014 	mov.w	r0, #20
     888:	f7ff ff3a 	bl	700 <NVIC_EnableIRQ>
}
     88c:	bd80      	pop	{r7, pc}
     88e:	bf00      	nop

00000890 <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
     890:	b580      	push	{r7, lr}
     892:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
     894:	f240 0300 	movw	r3, #0
     898:	f2c4 230a 	movt	r3, #16906	; 0x420a
     89c:	f04f 0200 	mov.w	r2, #0
     8a0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
     8a4:	f04f 0014 	mov.w	r0, #20
     8a8:	f7ff ff46 	bl	738 <NVIC_DisableIRQ>
}
     8ac:	bd80      	pop	{r7, pc}
     8ae:	bf00      	nop

000008b0 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
     8b0:	b580      	push	{r7, lr}
     8b2:	b082      	sub	sp, #8
     8b4:	af00      	add	r7, sp, #0
     8b6:	4603      	mov	r3, r0
     8b8:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
     8ba:	f04f 0015 	mov.w	r0, #21
     8be:	f7ff ff3b 	bl	738 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     8c2:	f242 0300 	movw	r3, #8192	; 0x2000
     8c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
     8ca:	f242 0200 	movw	r2, #8192	; 0x2000
     8ce:	f2ce 0204 	movt	r2, #57348	; 0xe004
     8d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
     8d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     8d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     8da:	f245 0300 	movw	r3, #20480	; 0x5000
     8de:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8e2:	f04f 0200 	mov.w	r2, #0
     8e6:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
     8e8:	f240 0300 	movw	r3, #0
     8ec:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8f0:	f04f 0200 	mov.w	r2, #0
     8f4:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
     8f8:	f240 0300 	movw	r3, #0
     8fc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     900:	f04f 0200 	mov.w	r2, #0
     904:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     908:	f240 0300 	movw	r3, #0
     90c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     910:	79fa      	ldrb	r2, [r7, #7]
     912:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
     916:	f245 0300 	movw	r3, #20480	; 0x5000
     91a:	f2c4 0300 	movt	r3, #16384	; 0x4000
     91e:	f04f 0201 	mov.w	r2, #1
     922:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
     924:	f04f 0015 	mov.w	r0, #21
     928:	f7ff ff24 	bl	774 <NVIC_ClearPendingIRQ>
}
     92c:	f107 0708 	add.w	r7, r7, #8
     930:	46bd      	mov	sp, r7
     932:	bd80      	pop	{r7, pc}

00000934 <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
     934:	b480      	push	{r7}
     936:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
     938:	f240 0300 	movw	r3, #0
     93c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     940:	f04f 0201 	mov.w	r2, #1
     944:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     948:	46bd      	mov	sp, r7
     94a:	bc80      	pop	{r7}
     94c:	4770      	bx	lr
     94e:	bf00      	nop

00000950 <MSS_TIM2_get_current_value>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_get_current_value() returns the current value of the Timer 2
  down-counter.
 */
static __INLINE uint32_t MSS_TIM2_get_current_value( void )
{
     950:	b480      	push	{r7}
     952:	af00      	add	r7, sp, #0
    return TIMER->TIM2_VAL;
     954:	f245 0300 	movw	r3, #20480	; 0x5000
     958:	f2c4 0300 	movt	r3, #16384	; 0x4000
     95c:	699b      	ldr	r3, [r3, #24]
}
     95e:	4618      	mov	r0, r3
     960:	46bd      	mov	sp, r7
     962:	bc80      	pop	{r7}
     964:	4770      	bx	lr
     966:	bf00      	nop

00000968 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
     968:	b480      	push	{r7}
     96a:	b083      	sub	sp, #12
     96c:	af00      	add	r7, sp, #0
     96e:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
     970:	f245 0300 	movw	r3, #20480	; 0x5000
     974:	f2c4 0300 	movt	r3, #16384	; 0x4000
     978:	687a      	ldr	r2, [r7, #4]
     97a:	61da      	str	r2, [r3, #28]
}
     97c:	f107 070c 	add.w	r7, r7, #12
     980:	46bd      	mov	sp, r7
     982:	bc80      	pop	{r7}
     984:	4770      	bx	lr
     986:	bf00      	nop

00000988 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
     988:	b580      	push	{r7, lr}
     98a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
     98c:	f240 0300 	movw	r3, #0
     990:	f2c4 230a 	movt	r3, #16906	; 0x420a
     994:	f04f 0201 	mov.w	r2, #1
     998:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
     99c:	f04f 0015 	mov.w	r0, #21
     9a0:	f7ff feae 	bl	700 <NVIC_EnableIRQ>
}
     9a4:	bd80      	pop	{r7, pc}
     9a6:	bf00      	nop

000009a8 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
     9a8:	b580      	push	{r7, lr}
     9aa:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
     9ac:	f240 0300 	movw	r3, #0
     9b0:	f2c4 230a 	movt	r3, #16906	; 0x420a
     9b4:	f04f 0200 	mov.w	r2, #0
     9b8:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
     9bc:	f04f 0015 	mov.w	r0, #21
     9c0:	f7ff feba 	bl	738 <NVIC_DisableIRQ>
}
     9c4:	bd80      	pop	{r7, pc}
     9c6:	bf00      	nop

000009c8 <usecs_to_cycles>:
#include <stdlib.h>

int timer_complete;
timer_int_t user_timer_int;

uint32_t usecs_to_cycles(uint32_t usecs) {
     9c8:	b5b0      	push	{r4, r5, r7, lr}
     9ca:	b082      	sub	sp, #8
     9cc:	af00      	add	r7, sp, #0
     9ce:	6078      	str	r0, [r7, #4]
	return (uint32_t)((double)usecs * ((double)clk_get_freq_hz(CLK_P0) / (double)1E6));
     9d0:	6878      	ldr	r0, [r7, #4]
     9d2:	f004 f81d 	bl	4a10 <__aeabi_ui2d>
     9d6:	4604      	mov	r4, r0
     9d8:	460d      	mov	r5, r1
     9da:	f04f 0001 	mov.w	r0, #1
     9de:	f001 fd0f 	bl	2400 <clk_get_freq_hz>
     9e2:	4603      	mov	r3, r0
     9e4:	4618      	mov	r0, r3
     9e6:	f004 f813 	bl	4a10 <__aeabi_ui2d>
     9ea:	4602      	mov	r2, r0
     9ec:	460b      	mov	r3, r1
     9ee:	4610      	mov	r0, r2
     9f0:	4619      	mov	r1, r3
     9f2:	a30b      	add	r3, pc, #44	; (adr r3, a20 <usecs_to_cycles+0x58>)
     9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
     9f8:	f004 f9aa 	bl	4d50 <__aeabi_ddiv>
     9fc:	4602      	mov	r2, r0
     9fe:	460b      	mov	r3, r1
     a00:	4620      	mov	r0, r4
     a02:	4629      	mov	r1, r5
     a04:	f004 f87a 	bl	4afc <__aeabi_dmul>
     a08:	4602      	mov	r2, r0
     a0a:	460b      	mov	r3, r1
     a0c:	4610      	mov	r0, r2
     a0e:	4619      	mov	r1, r3
     a10:	f004 fb0e 	bl	5030 <__aeabi_d2uiz>
     a14:	4603      	mov	r3, r0
}
     a16:	4618      	mov	r0, r3
     a18:	f107 0708 	add.w	r7, r7, #8
     a1c:	46bd      	mov	sp, r7
     a1e:	bdb0      	pop	{r4, r5, r7, pc}
     a20:	00000000 	.word	0x00000000
     a24:	412e8480 	.word	0x412e8480

00000a28 <nsecs_to_cycles>:

uint32_t nsecs_to_cycles(uint32_t nsecs) {
     a28:	b5b0      	push	{r4, r5, r7, lr}
     a2a:	b082      	sub	sp, #8
     a2c:	af00      	add	r7, sp, #0
     a2e:	6078      	str	r0, [r7, #4]
	return (uint32_t)((double)nsecs * ((double)clk_get_freq_hz(CLK_P0) / (double)1E9));
     a30:	6878      	ldr	r0, [r7, #4]
     a32:	f003 ffed 	bl	4a10 <__aeabi_ui2d>
     a36:	4604      	mov	r4, r0
     a38:	460d      	mov	r5, r1
     a3a:	f04f 0001 	mov.w	r0, #1
     a3e:	f001 fcdf 	bl	2400 <clk_get_freq_hz>
     a42:	4603      	mov	r3, r0
     a44:	4618      	mov	r0, r3
     a46:	f003 ffe3 	bl	4a10 <__aeabi_ui2d>
     a4a:	4602      	mov	r2, r0
     a4c:	460b      	mov	r3, r1
     a4e:	4610      	mov	r0, r2
     a50:	4619      	mov	r1, r3
     a52:	a30b      	add	r3, pc, #44	; (adr r3, a80 <nsecs_to_cycles+0x58>)
     a54:	e9d3 2300 	ldrd	r2, r3, [r3]
     a58:	f004 f97a 	bl	4d50 <__aeabi_ddiv>
     a5c:	4602      	mov	r2, r0
     a5e:	460b      	mov	r3, r1
     a60:	4620      	mov	r0, r4
     a62:	4629      	mov	r1, r5
     a64:	f004 f84a 	bl	4afc <__aeabi_dmul>
     a68:	4602      	mov	r2, r0
     a6a:	460b      	mov	r3, r1
     a6c:	4610      	mov	r0, r2
     a6e:	4619      	mov	r1, r3
     a70:	f004 fade 	bl	5030 <__aeabi_d2uiz>
     a74:	4603      	mov	r3, r0
}
     a76:	4618      	mov	r0, r3
     a78:	f107 0708 	add.w	r7, r7, #8
     a7c:	46bd      	mov	sp, r7
     a7e:	bdb0      	pop	{r4, r5, r7, pc}
     a80:	00000000 	.word	0x00000000
     a84:	41cdcd65 	.word	0x41cdcd65

00000a88 <timer_done>:

uint32_t timer_get() {
	return MSS_TIM2_get_current_value();
}

int timer_done() {
     a88:	b580      	push	{r7, lr}
     a8a:	af00      	add	r7, sp, #0
	return !MSS_TIM2_get_current_value();
     a8c:	f7ff ff60 	bl	950 <MSS_TIM2_get_current_value>
     a90:	4603      	mov	r3, r0
     a92:	2b00      	cmp	r3, #0
     a94:	bf14      	ite	ne
     a96:	2300      	movne	r3, #0
     a98:	2301      	moveq	r3, #1
}
     a9a:	4618      	mov	r0, r3
     a9c:	bd80      	pop	{r7, pc}
     a9e:	bf00      	nop

00000aa0 <timer_set>:

void timer_set(uint32_t usecs, timer_int_t timer_int)
{
     aa0:	b580      	push	{r7, lr}
     aa2:	b082      	sub	sp, #8
     aa4:	af00      	add	r7, sp, #0
     aa6:	6078      	str	r0, [r7, #4]
     aa8:	6039      	str	r1, [r7, #0]
	if (usecs == 0)
     aaa:	687b      	ldr	r3, [r7, #4]
     aac:	2b00      	cmp	r3, #0
     aae:	d015      	beq.n	adc <timer_set+0x3c>
		return;
	user_timer_int = timer_int;
     ab0:	f240 53f0 	movw	r3, #1520	; 0x5f0
     ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ab8:	683a      	ldr	r2, [r7, #0]
     aba:	601a      	str	r2, [r3, #0]
	MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
     abc:	f04f 0001 	mov.w	r0, #1
     ac0:	f7ff fef6 	bl	8b0 <MSS_TIM2_init>
	MSS_TIM2_enable_irq();
     ac4:	f7ff ff60 	bl	988 <MSS_TIM2_enable_irq>
	MSS_TIM2_load_immediate(usecs_to_cycles(usecs));
     ac8:	6878      	ldr	r0, [r7, #4]
     aca:	f7ff ff7d 	bl	9c8 <usecs_to_cycles>
     ace:	4603      	mov	r3, r0
     ad0:	4618      	mov	r0, r3
     ad2:	f7ff ff49 	bl	968 <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
     ad6:	f7ff ff2d 	bl	934 <MSS_TIM2_start>
     ada:	e000      	b.n	ade <timer_set+0x3e>
}

void timer_set(uint32_t usecs, timer_int_t timer_int)
{
	if (usecs == 0)
		return;
     adc:	bf00      	nop
	user_timer_int = timer_int;
	MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
	MSS_TIM2_enable_irq();
	MSS_TIM2_load_immediate(usecs_to_cycles(usecs));
	MSS_TIM2_start();
}
     ade:	f107 0708 	add.w	r7, r7, #8
     ae2:	46bd      	mov	sp, r7
     ae4:	bd80      	pop	{r7, pc}
     ae6:	bf00      	nop

00000ae8 <usleep>:

void usleep(uint32_t usecs) {
     ae8:	b580      	push	{r7, lr}
     aea:	b082      	sub	sp, #8
     aec:	af00      	add	r7, sp, #0
     aee:	6078      	str	r0, [r7, #4]
	if(usecs == 0) {
     af0:	687b      	ldr	r3, [r7, #4]
     af2:	2b00      	cmp	r3, #0
     af4:	d01d      	beq.n	b32 <usleep+0x4a>
		return;
	}
	MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
     af6:	f04f 0001 	mov.w	r0, #1
     afa:	f7ff fe59 	bl	7b0 <MSS_TIM1_init>
	MSS_TIM1_enable_irq();
     afe:	f7ff feb7 	bl	870 <MSS_TIM1_enable_irq>
	MSS_TIM1_load_immediate(usecs_to_cycles(usecs));
     b02:	6878      	ldr	r0, [r7, #4]
     b04:	f7ff ff60 	bl	9c8 <usecs_to_cycles>
     b08:	4603      	mov	r3, r0
     b0a:	4618      	mov	r0, r3
     b0c:	f7ff fea0 	bl	850 <MSS_TIM1_load_immediate>
	timer_complete = 0;
     b10:	f240 53f4 	movw	r3, #1524	; 0x5f4
     b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b18:	f04f 0200 	mov.w	r2, #0
     b1c:	601a      	str	r2, [r3, #0]
	MSS_TIM1_start();
     b1e:	f7ff fe89 	bl	834 <MSS_TIM1_start>
	while(!timer_complete) {}
     b22:	f240 53f4 	movw	r3, #1524	; 0x5f4
     b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b2a:	681b      	ldr	r3, [r3, #0]
     b2c:	2b00      	cmp	r3, #0
     b2e:	d0f8      	beq.n	b22 <usleep+0x3a>
     b30:	e000      	b.n	b34 <usleep+0x4c>
	MSS_TIM2_start();
}

void usleep(uint32_t usecs) {
	if(usecs == 0) {
		return;
     b32:	bf00      	nop
	MSS_TIM1_enable_irq();
	MSS_TIM1_load_immediate(usecs_to_cycles(usecs));
	timer_complete = 0;
	MSS_TIM1_start();
	while(!timer_complete) {}
}
     b34:	f107 0708 	add.w	r7, r7, #8
     b38:	46bd      	mov	sp, r7
     b3a:	bd80      	pop	{r7, pc}

00000b3c <nsleep>:

void nsleep(uint32_t nsecs) {
     b3c:	b580      	push	{r7, lr}
     b3e:	b082      	sub	sp, #8
     b40:	af00      	add	r7, sp, #0
     b42:	6078      	str	r0, [r7, #4]
	if(nsecs == 0) {
     b44:	687b      	ldr	r3, [r7, #4]
     b46:	2b00      	cmp	r3, #0
     b48:	d01d      	beq.n	b86 <nsleep+0x4a>
		return;
	}
	MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
     b4a:	f04f 0001 	mov.w	r0, #1
     b4e:	f7ff fe2f 	bl	7b0 <MSS_TIM1_init>
	MSS_TIM1_enable_irq();
     b52:	f7ff fe8d 	bl	870 <MSS_TIM1_enable_irq>
	MSS_TIM1_load_immediate(nsecs_to_cycles(nsecs));
     b56:	6878      	ldr	r0, [r7, #4]
     b58:	f7ff ff66 	bl	a28 <nsecs_to_cycles>
     b5c:	4603      	mov	r3, r0
     b5e:	4618      	mov	r0, r3
     b60:	f7ff fe76 	bl	850 <MSS_TIM1_load_immediate>
	timer_complete = 0;
     b64:	f240 53f4 	movw	r3, #1524	; 0x5f4
     b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b6c:	f04f 0200 	mov.w	r2, #0
     b70:	601a      	str	r2, [r3, #0]
	MSS_TIM1_start();
     b72:	f7ff fe5f 	bl	834 <MSS_TIM1_start>
	while(!timer_complete) {}
     b76:	f240 53f4 	movw	r3, #1524	; 0x5f4
     b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b7e:	681b      	ldr	r3, [r3, #0]
     b80:	2b00      	cmp	r3, #0
     b82:	d0f8      	beq.n	b76 <nsleep+0x3a>
     b84:	e000      	b.n	b88 <nsleep+0x4c>
	while(!timer_complete) {}
}

void nsleep(uint32_t nsecs) {
	if(nsecs == 0) {
		return;
     b86:	bf00      	nop
	MSS_TIM1_enable_irq();
	MSS_TIM1_load_immediate(nsecs_to_cycles(nsecs));
	timer_complete = 0;
	MSS_TIM1_start();
	while(!timer_complete) {}
}
     b88:	f107 0708 	add.w	r7, r7, #8
     b8c:	46bd      	mov	sp, r7
     b8e:	bd80      	pop	{r7, pc}

00000b90 <Timer1_IRQHandler>:

void Timer1_IRQHandler(void) {
     b90:	b580      	push	{r7, lr}
     b92:	af00      	add	r7, sp, #0
	timer_complete = 1;
     b94:	f240 53f4 	movw	r3, #1524	; 0x5f4
     b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b9c:	f04f 0201 	mov.w	r2, #1
     ba0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_disable_irq();
     ba2:	f7ff fe75 	bl	890 <MSS_TIM1_disable_irq>
}
     ba6:	bd80      	pop	{r7, pc}

00000ba8 <Timer2_IRQHandler>:

void Timer2_IRQHandler(void) {
     ba8:	b580      	push	{r7, lr}
     baa:	af00      	add	r7, sp, #0
	MSS_TIM2_disable_irq();
     bac:	f7ff fefc 	bl	9a8 <MSS_TIM2_disable_irq>
	if (user_timer_int) {
     bb0:	f240 53f0 	movw	r3, #1520	; 0x5f0
     bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bb8:	681b      	ldr	r3, [r3, #0]
     bba:	2b00      	cmp	r3, #0
     bbc:	d005      	beq.n	bca <Timer2_IRQHandler+0x22>
		user_timer_int();
     bbe:	f240 53f0 	movw	r3, #1520	; 0x5f0
     bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc6:	681b      	ldr	r3, [r3, #0]
     bc8:	4798      	blx	r3
	}
	user_timer_int = NULL;
     bca:	f240 53f0 	movw	r3, #1520	; 0x5f0
     bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bd2:	f04f 0200 	mov.w	r2, #0
     bd6:	601a      	str	r2, [r3, #0]
	MSS_TIM2_disable_irq();
     bd8:	f7ff fee6 	bl	9a8 <MSS_TIM2_disable_irq>
}
     bdc:	bd80      	pop	{r7, pc}
     bde:	bf00      	nop

00000be0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     be0:	b480      	push	{r7}
     be2:	b083      	sub	sp, #12
     be4:	af00      	add	r7, sp, #0
     be6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     be8:	f243 0300 	movw	r3, #12288	; 0x3000
     bec:	f2c4 0301 	movt	r3, #16385	; 0x4001
     bf0:	687a      	ldr	r2, [r7, #4]
     bf2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     bf6:	f107 070c 	add.w	r7, r7, #12
     bfa:	46bd      	mov	sp, r7
     bfc:	bc80      	pop	{r7}
     bfe:	4770      	bx	lr

00000c00 <MSS_GPIO_get_outputs>:
        gpio_outputs = MSS_GPIO_get_outputs();
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_outputs( void )
{
     c00:	b480      	push	{r7}
     c02:	af00      	add	r7, sp, #0
    return GPIO->GPIO_OUT;
     c04:	f243 0300 	movw	r3, #12288	; 0x3000
     c08:	f2c4 0301 	movt	r3, #16385	; 0x4001
     c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
     c10:	4618      	mov	r0, r3
     c12:	46bd      	mov	sp, r7
     c14:	bc80      	pop	{r7}
     c16:	4770      	bx	lr

00000c18 <sfled_init>:
#include "../sleep/sleep.h"
#include "drivers/mss_gpio/mss_gpio.h"
#include <stdlib.h>

void sfled_init(mss_gpio_id_t mss_gpio_id) {
     c18:	b580      	push	{r7, lr}
     c1a:	b082      	sub	sp, #8
     c1c:	af00      	add	r7, sp, #0
     c1e:	4603      	mov	r3, r0
     c20:	71fb      	strb	r3, [r7, #7]
	MSS_GPIO_init();
     c22:	f003 f80d 	bl	3c40 <MSS_GPIO_init>
	MSS_GPIO_config( mss_gpio_id, MSS_GPIO_OUTPUT_MODE);
     c26:	79fb      	ldrb	r3, [r7, #7]
     c28:	4618      	mov	r0, r3
     c2a:	f04f 0105 	mov.w	r1, #5
     c2e:	f003 f83d 	bl	3cac <MSS_GPIO_config>
	MSS_GPIO_set_output(mss_gpio_id, 0xff);
     c32:	79fb      	ldrb	r3, [r7, #7]
     c34:	4618      	mov	r0, r3
     c36:	f04f 01ff 	mov.w	r1, #255	; 0xff
     c3a:	f003 f855 	bl	3ce8 <MSS_GPIO_set_output>
}
     c3e:	f107 0708 	add.w	r7, r7, #8
     c42:	46bd      	mov	sp, r7
     c44:	bd80      	pop	{r7, pc}
     c46:	bf00      	nop

00000c48 <sfled_on>:

void sfled_on(mss_gpio_id_t mss_gpio_id) {
     c48:	b580      	push	{r7, lr}
     c4a:	b082      	sub	sp, #8
     c4c:	af00      	add	r7, sp, #0
     c4e:	4603      	mov	r3, r0
     c50:	71fb      	strb	r3, [r7, #7]
	MSS_GPIO_set_output(mss_gpio_id, 0x00);
     c52:	79fb      	ldrb	r3, [r7, #7]
     c54:	4618      	mov	r0, r3
     c56:	f04f 0100 	mov.w	r1, #0
     c5a:	f003 f845 	bl	3ce8 <MSS_GPIO_set_output>
}
     c5e:	f107 0708 	add.w	r7, r7, #8
     c62:	46bd      	mov	sp, r7
     c64:	bd80      	pop	{r7, pc}
     c66:	bf00      	nop

00000c68 <sfled_toggle>:

void sfled_toggle(mss_gpio_id_t mss_gpio_id) {
     c68:	b580      	push	{r7, lr}
     c6a:	b082      	sub	sp, #8
     c6c:	af00      	add	r7, sp, #0
     c6e:	4603      	mov	r3, r0
     c70:	71fb      	strb	r3, [r7, #7]
	MSS_GPIO_set_outputs(MSS_GPIO_get_outputs() ^ mss_gpio_id);
     c72:	f7ff ffc5 	bl	c00 <MSS_GPIO_get_outputs>
     c76:	4602      	mov	r2, r0
     c78:	79fb      	ldrb	r3, [r7, #7]
     c7a:	ea82 0303 	eor.w	r3, r2, r3
     c7e:	4618      	mov	r0, r3
     c80:	f7ff ffae 	bl	be0 <MSS_GPIO_set_outputs>
}
     c84:	f107 0708 	add.w	r7, r7, #8
     c88:	46bd      	mov	sp, r7
     c8a:	bd80      	pop	{r7, pc}

00000c8c <sfled_off>:

void sfled_off(mss_gpio_id_t mss_gpio_id) {
     c8c:	b580      	push	{r7, lr}
     c8e:	b082      	sub	sp, #8
     c90:	af00      	add	r7, sp, #0
     c92:	4603      	mov	r3, r0
     c94:	71fb      	strb	r3, [r7, #7]
	MSS_GPIO_set_outputs(MSS_GPIO_get_outputs() | mss_gpio_id);
     c96:	f7ff ffb3 	bl	c00 <MSS_GPIO_get_outputs>
     c9a:	4602      	mov	r2, r0
     c9c:	79fb      	ldrb	r3, [r7, #7]
     c9e:	ea42 0303 	orr.w	r3, r2, r3
     ca2:	4618      	mov	r0, r3
     ca4:	f7ff ff9c 	bl	be0 <MSS_GPIO_set_outputs>
}
     ca8:	f107 0708 	add.w	r7, r7, #8
     cac:	46bd      	mov	sp, r7
     cae:	bd80      	pop	{r7, pc}

00000cb0 <sfled_flash>:

void sfled_flash(mss_gpio_id_t mss_gpio_id, uint32_t num_flashes, uint32_t usecs)
{
     cb0:	b580      	push	{r7, lr}
     cb2:	b086      	sub	sp, #24
     cb4:	af00      	add	r7, sp, #0
     cb6:	4603      	mov	r3, r0
     cb8:	60b9      	str	r1, [r7, #8]
     cba:	607a      	str	r2, [r7, #4]
     cbc:	73fb      	strb	r3, [r7, #15]
	sfled_off(mss_gpio_id);
     cbe:	7bfb      	ldrb	r3, [r7, #15]
     cc0:	4618      	mov	r0, r3
     cc2:	f7ff ffe3 	bl	c8c <sfled_off>
	size_t i = 0;
     cc6:	f04f 0300 	mov.w	r3, #0
     cca:	617b      	str	r3, [r7, #20]
	for(;i < 2 * num_flashes; ++i) {
     ccc:	e00a      	b.n	ce4 <sfled_flash+0x34>
		sfled_toggle(mss_gpio_id);
     cce:	7bfb      	ldrb	r3, [r7, #15]
     cd0:	4618      	mov	r0, r3
     cd2:	f7ff ffc9 	bl	c68 <sfled_toggle>
		usleep(usecs);
     cd6:	6878      	ldr	r0, [r7, #4]
     cd8:	f7ff ff06 	bl	ae8 <usleep>

void sfled_flash(mss_gpio_id_t mss_gpio_id, uint32_t num_flashes, uint32_t usecs)
{
	sfled_off(mss_gpio_id);
	size_t i = 0;
	for(;i < 2 * num_flashes; ++i) {
     cdc:	697b      	ldr	r3, [r7, #20]
     cde:	f103 0301 	add.w	r3, r3, #1
     ce2:	617b      	str	r3, [r7, #20]
     ce4:	68bb      	ldr	r3, [r7, #8]
     ce6:	ea4f 0243 	mov.w	r2, r3, lsl #1
     cea:	697b      	ldr	r3, [r7, #20]
     cec:	429a      	cmp	r2, r3
     cee:	d8ee      	bhi.n	cce <sfled_flash+0x1e>
		sfled_toggle(mss_gpio_id);
		usleep(usecs);
	}
	sfled_off(mss_gpio_id);
     cf0:	7bfb      	ldrb	r3, [r7, #15]
     cf2:	4618      	mov	r0, r3
     cf4:	f7ff ffca 	bl	c8c <sfled_off>
}
     cf8:	f107 0718 	add.w	r7, r7, #24
     cfc:	46bd      	mov	sp, r7
     cfe:	bd80      	pop	{r7, pc}

00000d00 <RobotSetId>:
#define SPEED_FORWARD_L 0.3
#define SPEED_FORWARD_R 0.3
#define SPEED_CORRECTION 0.35

void RobotSetId(struct Robot *r, robot_id_t id)
{
     d00:	b480      	push	{r7}
     d02:	b083      	sub	sp, #12
     d04:	af00      	add	r7, sp, #0
     d06:	6078      	str	r0, [r7, #4]
     d08:	460b      	mov	r3, r1
     d0a:	70fb      	strb	r3, [r7, #3]
	r->id = id;
     d0c:	687b      	ldr	r3, [r7, #4]
     d0e:	78fa      	ldrb	r2, [r7, #3]
     d10:	719a      	strb	r2, [r3, #6]
}
     d12:	f107 070c 	add.w	r7, r7, #12
     d16:	46bd      	mov	sp, r7
     d18:	bc80      	pop	{r7}
     d1a:	4770      	bx	lr

00000d1c <RobotSetColor>:

void RobotSetColor(struct Robot *r)
{
     d1c:	b5b0      	push	{r4, r5, r7, lr}
     d1e:	b084      	sub	sp, #16
     d20:	af00      	add	r7, sp, #0
     d22:	6078      	str	r0, [r7, #4]
	uint16_t color[3] = {read_red(), read_green(), read_blue()};
     d24:	f000 fd08 	bl	1738 <read_red>
     d28:	4603      	mov	r3, r0
     d2a:	461d      	mov	r5, r3
     d2c:	f000 fd0e 	bl	174c <read_green>
     d30:	4603      	mov	r3, r0
     d32:	461c      	mov	r4, r3
     d34:	f000 fd14 	bl	1760 <read_blue>
     d38:	4603      	mov	r3, r0
     d3a:	462a      	mov	r2, r5
     d3c:	813a      	strh	r2, [r7, #8]
     d3e:	4622      	mov	r2, r4
     d40:	817a      	strh	r2, [r7, #10]
     d42:	81bb      	strh	r3, [r7, #12]
	memcpy(r->data.seen_color, color, sizeof(uint16_t) * 3);
     d44:	687a      	ldr	r2, [r7, #4]
     d46:	f107 0308 	add.w	r3, r7, #8
     d4a:	4610      	mov	r0, r2
     d4c:	4619      	mov	r1, r3
     d4e:	f04f 0206 	mov.w	r2, #6
     d52:	f004 fc97 	bl	5684 <memcpy>
}
     d56:	f107 0710 	add.w	r7, r7, #16
     d5a:	46bd      	mov	sp, r7
     d5c:	bdb0      	pop	{r4, r5, r7, pc}
     d5e:	bf00      	nop

00000d60 <RobotInit>:
{
	return r->data.cmd;
}

void RobotInit(robot_id_t id)
{
     d60:	b580      	push	{r7, lr}
     d62:	b08c      	sub	sp, #48	; 0x30
     d64:	af00      	add	r7, sp, #0
     d66:	4603      	mov	r3, r0
     d68:	71fb      	strb	r3, [r7, #7]
	memset(&robot, 0, sizeof(robot));
     d6a:	f240 6058 	movw	r0, #1624	; 0x658
     d6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d72:	f04f 0100 	mov.w	r1, #0
     d76:	f04f 0208 	mov.w	r2, #8
     d7a:	f004 fd4b 	bl	5814 <memset>
	RobotSetId(&robot, id);
     d7e:	79fb      	ldrb	r3, [r7, #7]
     d80:	f240 6058 	movw	r0, #1624	; 0x658
     d84:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d88:	4619      	mov	r1, r3
     d8a:	f7ff ffb9 	bl	d00 <RobotSetId>
	XType type = id == SERVER ? COORDINATOR : CLIENT;
     d8e:	79fb      	ldrb	r3, [r7, #7]
     d90:	2b00      	cmp	r3, #0
     d92:	bf0c      	ite	eq
     d94:	2300      	moveq	r3, #0
     d96:	2301      	movne	r3, #1
     d98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	XInit(type, id, RobotReceive);
     d9c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
     da0:	79fb      	ldrb	r3, [r7, #7]
     da2:	4610      	mov	r0, r2
     da4:	4619      	mov	r1, r3
     da6:	f640 62b5 	movw	r2, #3765	; 0xeb5
     daa:	f2c0 0200 	movt	r2, #0
     dae:	f7ff fc47 	bl	640 <XInit>

	volatile uint32_t * const MOTOR_L_BASE_ADDRESS = (uint32_t *)0x40050000;
     db2:	f240 0300 	movw	r3, #0
     db6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     dba:	62bb      	str	r3, [r7, #40]	; 0x28
	motor_init(&motor_inst_l, MOTOR_L_BASE_ADDRESS, 2E4);
     dbc:	f240 6038 	movw	r0, #1592	; 0x638
     dc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     dc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
     dc6:	f644 6220 	movw	r2, #20000	; 0x4e20
     dca:	f001 f9a9 	bl	2120 <motor_init>
	//motor_test(&motor_inst_l, 2E6);

	volatile uint32_t * const MOTOR_R_BASE_ADDRESS = (uint32_t *)0x40051000;
     dce:	f241 0300 	movw	r3, #4096	; 0x1000
     dd2:	f2c4 0305 	movt	r3, #16389	; 0x4005
     dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
	motor_init(&motor_inst_r, MOTOR_R_BASE_ADDRESS, 2E4);
     dd8:	f240 6018 	movw	r0, #1560	; 0x618
     ddc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     de0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
     de2:	f644 6220 	movw	r2, #20000	; 0x4e20
     de6:	f001 f99b 	bl	2120 <motor_init>
	//motor_test(&motor_inst_r, 2E6);

	char* ps_names[] = {
		"F", "L", "B", "R", "BL", "BR"
	};
     dea:	f645 4370 	movw	r3, #23664	; 0x5c70
     dee:	f2c0 0300 	movt	r3, #0
     df2:	f107 0c0c 	add.w	ip, r7, #12
     df6:	469e      	mov	lr, r3
     df8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     dfc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     e00:	e89e 0003 	ldmia.w	lr, {r0, r1}
     e04:	e88c 0003 	stmia.w	ip, {r0, r1}
	ps_init(&ps_inst, ps_names, 6);
     e08:	f107 030c 	add.w	r3, r7, #12
     e0c:	f240 50f8 	movw	r0, #1528	; 0x5f8
     e10:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e14:	4619      	mov	r1, r3
     e16:	f04f 0206 	mov.w	r2, #6
     e1a:	f000 fd77 	bl	190c <ps_init>

	config_rgb_sensor_default();
     e1e:	f000 faed 	bl	13fc <config_rgb_sensor_default>
	robot.data.cmd = STOP;
     e22:	f240 6358 	movw	r3, #1624	; 0x658
     e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e2a:	f04f 0201 	mov.w	r2, #1
     e2e:	701a      	strb	r2, [r3, #0]
	robot_direction = UP;
     e30:	f240 6360 	movw	r3, #1632	; 0x660
     e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e38:	f04f 0200 	mov.w	r2, #0
     e3c:	701a      	strb	r2, [r3, #0]
}
     e3e:	f107 0730 	add.w	r7, r7, #48	; 0x30
     e42:	46bd      	mov	sp, r7
     e44:	bd80      	pop	{r7, pc}
     e46:	bf00      	nop

00000e48 <ClientInit>:
{
	RobotInit(SERVER);
}

void ClientInit(robot_id_t id)
{
     e48:	b580      	push	{r7, lr}
     e4a:	b082      	sub	sp, #8
     e4c:	af00      	add	r7, sp, #0
     e4e:	4603      	mov	r3, r0
     e50:	71fb      	strb	r3, [r7, #7]
	RobotInit(id);
     e52:	79fb      	ldrb	r3, [r7, #7]
     e54:	4618      	mov	r0, r3
     e56:	f7ff ff83 	bl	d60 <RobotInit>
}
     e5a:	f107 0708 	add.w	r7, r7, #8
     e5e:	46bd      	mov	sp, r7
     e60:	bd80      	pop	{r7, pc}
     e62:	bf00      	nop

00000e64 <RobotSend>:

void RobotSend()
{
     e64:	b580      	push	{r7, lr}
     e66:	b084      	sub	sp, #16
     e68:	af00      	add	r7, sp, #0
	ASSERT(robot.id != SERVER);
     e6a:	f240 6358 	movw	r3, #1624	; 0x658
     e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e72:	799b      	ldrb	r3, [r3, #6]
     e74:	2b00      	cmp	r3, #0
     e76:	d100      	bne.n	e7a <RobotSend+0x16>
     e78:	be00      	bkpt	0x0000
	struct XData data;
	memset(&data, 0, sizeof(data));
     e7a:	463b      	mov	r3, r7
     e7c:	4618      	mov	r0, r3
     e7e:	f04f 0100 	mov.w	r1, #0
     e82:	f04f 0210 	mov.w	r2, #16
     e86:	f004 fcc5 	bl	5814 <memset>
	memcpy(data.data, &robot, sizeof(robot));
     e8a:	463b      	mov	r3, r7
     e8c:	4618      	mov	r0, r3
     e8e:	f240 6158 	movw	r1, #1624	; 0x658
     e92:	f2c2 0100 	movt	r1, #8192	; 0x2000
     e96:	f04f 0208 	mov.w	r2, #8
     e9a:	f004 fbf3 	bl	5684 <memcpy>
	XSend(&data, SERVER);
     e9e:	463b      	mov	r3, r7
     ea0:	4618      	mov	r0, r3
     ea2:	f04f 0100 	mov.w	r1, #0
     ea6:	f7ff fc09 	bl	6bc <XSend>
}
     eaa:	f107 0710 	add.w	r7, r7, #16
     eae:	46bd      	mov	sp, r7
     eb0:	bd80      	pop	{r7, pc}
     eb2:	bf00      	nop

00000eb4 <RobotReceive>:
	memcpy(data.data, r, sizeof(robot));
	XSend(&data, r->id);
}

void RobotReceive(const struct XData *data)
{
     eb4:	b580      	push	{r7, lr}
     eb6:	b084      	sub	sp, #16
     eb8:	af00      	add	r7, sp, #0
     eba:	6078      	str	r0, [r7, #4]
	struct Robot r;
	memcpy(&r, data->data, sizeof(r));
     ebc:	687b      	ldr	r3, [r7, #4]
     ebe:	f107 0208 	add.w	r2, r7, #8
     ec2:	4610      	mov	r0, r2
     ec4:	4619      	mov	r1, r3
     ec6:	f04f 0208 	mov.w	r2, #8
     eca:	f004 fbdb 	bl	5684 <memcpy>
	robot.data.cmd = r.data.cmd;
     ece:	7a3a      	ldrb	r2, [r7, #8]
     ed0:	f240 6358 	movw	r3, #1624	; 0x658
     ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ed8:	701a      	strb	r2, [r3, #0]
}
     eda:	f107 0710 	add.w	r7, r7, #16
     ede:	46bd      	mov	sp, r7
     ee0:	bd80      	pop	{r7, pc}
     ee2:	bf00      	nop

00000ee4 <RobotSetDirection>:
	const uint16_t *color = RobotGetColor(r);
	printf("Color Seen: %u,%u,%u\r\n", color[0], color[1], color[2]);
	printf("Cmd: %u\r\n", RobotGetCmd(r));
}

void RobotSetDirection(size_t ps_id) {
     ee4:	b480      	push	{r7}
     ee6:	b083      	sub	sp, #12
     ee8:	af00      	add	r7, sp, #0
     eea:	6078      	str	r0, [r7, #4]
	switch(ps_id) {
     eec:	687b      	ldr	r3, [r7, #4]
     eee:	2b02      	cmp	r3, #2
     ef0:	d060      	beq.n	fb4 <RobotSetDirection+0xd0>
     ef2:	2b03      	cmp	r3, #3
     ef4:	d030      	beq.n	f58 <RobotSetDirection+0x74>
     ef6:	2b01      	cmp	r3, #1
     ef8:	f040 808a 	bne.w	1010 <PROCESS_STACK_SIZE+0x10>
		case PS_L :
			switch(robot_direction) {
     efc:	f240 6360 	movw	r3, #1632	; 0x660
     f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f04:	781b      	ldrb	r3, [r3, #0]
     f06:	2b03      	cmp	r3, #3
     f08:	d826      	bhi.n	f58 <RobotSetDirection+0x74>
     f0a:	a201      	add	r2, pc, #4	; (adr r2, f10 <RobotSetDirection+0x2c>)
     f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     f10:	00000f21 	.word	0x00000f21
     f14:	00000f2f 	.word	0x00000f2f
     f18:	00000f4b 	.word	0x00000f4b
     f1c:	00000f3d 	.word	0x00000f3d
				case UP : robot_direction = LEFT;
     f20:	f240 6360 	movw	r3, #1632	; 0x660
     f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f28:	f04f 0202 	mov.w	r2, #2
     f2c:	701a      	strb	r2, [r3, #0]
				case DOWN : robot_direction = RIGHT;
     f2e:	f240 6360 	movw	r3, #1632	; 0x660
     f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f36:	f04f 0203 	mov.w	r2, #3
     f3a:	701a      	strb	r2, [r3, #0]
				case RIGHT : robot_direction = UP;
     f3c:	f240 6360 	movw	r3, #1632	; 0x660
     f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f44:	f04f 0200 	mov.w	r2, #0
     f48:	701a      	strb	r2, [r3, #0]
				case LEFT : robot_direction = DOWN;
     f4a:	f240 6360 	movw	r3, #1632	; 0x660
     f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f52:	f04f 0201 	mov.w	r2, #1
     f56:	701a      	strb	r2, [r3, #0]
			}
		case PS_R :
			switch(robot_direction) {
     f58:	f240 6360 	movw	r3, #1632	; 0x660
     f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f60:	781b      	ldrb	r3, [r3, #0]
     f62:	2b03      	cmp	r3, #3
     f64:	d826      	bhi.n	fb4 <RobotSetDirection+0xd0>
     f66:	a201      	add	r2, pc, #4	; (adr r2, f6c <RobotSetDirection+0x88>)
     f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     f6c:	00000f7d 	.word	0x00000f7d
     f70:	00000f8b 	.word	0x00000f8b
     f74:	00000fa7 	.word	0x00000fa7
     f78:	00000f99 	.word	0x00000f99
				case UP : robot_direction = RIGHT;
     f7c:	f240 6360 	movw	r3, #1632	; 0x660
     f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f84:	f04f 0203 	mov.w	r2, #3
     f88:	701a      	strb	r2, [r3, #0]
				case DOWN : robot_direction = LEFT;
     f8a:	f240 6360 	movw	r3, #1632	; 0x660
     f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f92:	f04f 0202 	mov.w	r2, #2
     f96:	701a      	strb	r2, [r3, #0]
				case RIGHT : robot_direction = DOWN;
     f98:	f240 6360 	movw	r3, #1632	; 0x660
     f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa0:	f04f 0201 	mov.w	r2, #1
     fa4:	701a      	strb	r2, [r3, #0]
				case LEFT : robot_direction = UP;
     fa6:	f240 6360 	movw	r3, #1632	; 0x660
     faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fae:	f04f 0200 	mov.w	r2, #0
     fb2:	701a      	strb	r2, [r3, #0]
			}
		case PS_B :
			switch(robot_direction) {
     fb4:	f240 6360 	movw	r3, #1632	; 0x660
     fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fbc:	781b      	ldrb	r3, [r3, #0]
     fbe:	2b03      	cmp	r3, #3
     fc0:	d826      	bhi.n	1010 <PROCESS_STACK_SIZE+0x10>
     fc2:	a201      	add	r2, pc, #4	; (adr r2, fc8 <RobotSetDirection+0xe4>)
     fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     fc8:	00000fd9 	.word	0x00000fd9
     fcc:	00000fe7 	.word	0x00000fe7
     fd0:	00001003 	.word	0x00001003
     fd4:	00000ff5 	.word	0x00000ff5
				case UP : robot_direction = DOWN;
     fd8:	f240 6360 	movw	r3, #1632	; 0x660
     fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe0:	f04f 0201 	mov.w	r2, #1
     fe4:	701a      	strb	r2, [r3, #0]
				case DOWN : robot_direction = UP;
     fe6:	f240 6360 	movw	r3, #1632	; 0x660
     fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fee:	f04f 0200 	mov.w	r2, #0
     ff2:	701a      	strb	r2, [r3, #0]
				case RIGHT : robot_direction = LEFT;
     ff4:	f240 6360 	movw	r3, #1632	; 0x660
     ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ffc:	f04f 0202 	mov.w	r2, #2
    1000:	701a      	strb	r2, [r3, #0]
				case LEFT : robot_direction = RIGHT;
    1002:	f240 6360 	movw	r3, #1632	; 0x660
    1006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    100a:	f04f 0203 	mov.w	r2, #3
    100e:	701a      	strb	r2, [r3, #0]
			}
	}
}
    1010:	f107 070c 	add.w	r7, r7, #12
    1014:	46bd      	mov	sp, r7
    1016:	bc80      	pop	{r7}
    1018:	4770      	bx	lr
    101a:	bf00      	nop
    101c:	0000      	lsls	r0, r0, #0
	...

00001020 <RobotCalibrate>:

direction_t RobotGetDirection() {
	return robot_direction;
}

void RobotCalibrate() {
    1020:	b580      	push	{r7, lr}
    1022:	b082      	sub	sp, #8
    1024:	af02      	add	r7, sp, #8
	motor_set(&motor_inst_l, MOTOR_CMD_COAST, 0);
    1026:	f240 6038 	movw	r0, #1592	; 0x638
    102a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    102e:	f04f 0100 	mov.w	r1, #0
    1032:	f04f 0200 	mov.w	r2, #0
    1036:	f04f 0300 	mov.w	r3, #0
    103a:	f001 f933 	bl	22a4 <motor_set>
	motor_set(&motor_inst_r, MOTOR_CMD_COAST, 0);
    103e:	f240 6018 	movw	r0, #1560	; 0x618
    1042:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1046:	f04f 0100 	mov.w	r1, #0
    104a:	f04f 0200 	mov.w	r2, #0
    104e:	f04f 0300 	mov.w	r3, #0
    1052:	f001 f927 	bl	22a4 <motor_set>
	robot.data.cmd = STOP;
    1056:	f240 6358 	movw	r3, #1624	; 0x658
    105a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    105e:	f04f 0201 	mov.w	r2, #1
    1062:	701a      	strb	r2, [r3, #0]
	ps_calibrate(&ps_inst, 10, ps_aggregate_mean, 0.85);
    1064:	a30a      	add	r3, pc, #40	; (adr r3, 1090 <RobotCalibrate+0x70>)
    1066:	e9d3 2300 	ldrd	r2, r3, [r3]
    106a:	e9cd 2300 	strd	r2, r3, [sp]
    106e:	f240 50f8 	movw	r0, #1528	; 0x5f8
    1072:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1076:	f04f 010a 	mov.w	r1, #10
    107a:	f641 3221 	movw	r2, #6945	; 0x1b21
    107e:	f2c0 0200 	movt	r2, #0
    1082:	f000 ffc1 	bl	2008 <ps_calibrate>
}
    1086:	46bd      	mov	sp, r7
    1088:	bd80      	pop	{r7, pc}
    108a:	bf00      	nop
    108c:	f3af 8000 	nop.w
    1090:	33333333 	.word	0x33333333
    1094:	3feb3333 	.word	0x3feb3333

00001098 <RobotMotorUpdate>:
void RobotMotorUpdate() {
    1098:	b580      	push	{r7, lr}
    109a:	b082      	sub	sp, #8
    109c:	af00      	add	r7, sp, #0
	ps_sample(&ps_inst, 2, ps_aggregate_mean);
    109e:	f240 50f8 	movw	r0, #1528	; 0x5f8
    10a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10a6:	f04f 0102 	mov.w	r1, #2
    10aa:	f641 3221 	movw	r2, #6945	; 0x1b21
    10ae:	f2c0 0200 	movt	r2, #0
    10b2:	f000 fded 	bl	1c90 <ps_sample>
	size_t ps_id_min = ps_id_get_min(&ps_inst);
    10b6:	f240 50f8 	movw	r0, #1528	; 0x5f8
    10ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10be:	f000 fcc1 	bl	1a44 <ps_id_get_min>
    10c2:	4603      	mov	r3, r0
    10c4:	603b      	str	r3, [r7, #0]
	uint16_t ps_min_val = ps_val_get(&ps_inst, ps_id_min);
    10c6:	f240 50f8 	movw	r0, #1528	; 0x5f8
    10ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ce:	6839      	ldr	r1, [r7, #0]
    10d0:	f000 fe7a 	bl	1dc8 <ps_val_get>
    10d4:	4603      	mov	r3, r0
    10d6:	80fb      	strh	r3, [r7, #6]
	if (ps_min_val > ps_val_get_ambient(&ps_inst)) {
    10d8:	f240 50f8 	movw	r0, #1528	; 0x5f8
    10dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10e0:	f000 fe8c 	bl	1dfc <ps_val_get_ambient>
    10e4:	4603      	mov	r3, r0
    10e6:	88fa      	ldrh	r2, [r7, #6]
    10e8:	429a      	cmp	r2, r3
    10ea:	d918      	bls.n	111e <RobotMotorUpdate+0x86>
		motor_set(&motor_inst_l, MOTOR_CMD_COAST, 0);
    10ec:	f240 6038 	movw	r0, #1592	; 0x638
    10f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10f4:	f04f 0100 	mov.w	r1, #0
    10f8:	f04f 0200 	mov.w	r2, #0
    10fc:	f04f 0300 	mov.w	r3, #0
    1100:	f001 f8d0 	bl	22a4 <motor_set>
		motor_set(&motor_inst_r, MOTOR_CMD_COAST, 0);
    1104:	f240 6018 	movw	r0, #1560	; 0x618
    1108:	f2c2 0000 	movt	r0, #8192	; 0x2000
    110c:	f04f 0100 	mov.w	r1, #0
    1110:	f04f 0200 	mov.w	r2, #0
    1114:	f04f 0300 	mov.w	r3, #0
    1118:	f001 f8c4 	bl	22a4 <motor_set>
		return;
    111c:	e0f6      	b.n	130c <RobotMotorUpdate+0x274>
	}
	RobotSetDirection(ps_id_min);
    111e:	6838      	ldr	r0, [r7, #0]
    1120:	f7ff fee0 	bl	ee4 <RobotSetDirection>
	if(ps_id_min == PS_L) {
    1124:	683b      	ldr	r3, [r7, #0]
    1126:	2b01      	cmp	r3, #1
    1128:	d139      	bne.n	119e <RobotMotorUpdate+0x106>
		motor_set(&motor_inst_l, MOTOR_CMD_BACKWARD, SPEED_TURN_L);
    112a:	f240 6038 	movw	r0, #1592	; 0x638
    112e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1132:	f04f 0102 	mov.w	r1, #2
    1136:	a378      	add	r3, pc, #480	; (adr r3, 1318 <RobotMotorUpdate+0x280>)
    1138:	e9d3 2300 	ldrd	r2, r3, [r3]
    113c:	f001 f8b2 	bl	22a4 <motor_set>
		motor_set(&motor_inst_r, MOTOR_CMD_FORWARD, SPEED_TURN_R);
    1140:	f240 6018 	movw	r0, #1560	; 0x618
    1144:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1148:	f04f 0101 	mov.w	r1, #1
    114c:	a372      	add	r3, pc, #456	; (adr r3, 1318 <RobotMotorUpdate+0x280>)
    114e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1152:	f001 f8a7 	bl	22a4 <motor_set>
		ps_wait_min(&ps_inst, PS_F, 2, ps_aggregate_mean);
    1156:	f240 50f8 	movw	r0, #1528	; 0x5f8
    115a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    115e:	f04f 0100 	mov.w	r1, #0
    1162:	f04f 0202 	mov.w	r2, #2
    1166:	f641 3321 	movw	r3, #6945	; 0x1b21
    116a:	f2c0 0300 	movt	r3, #0
    116e:	f000 ffab 	bl	20c8 <ps_wait_min>
		if(robot_direction == UP || robot_direction == DOWN) {
    1172:	f240 6360 	movw	r3, #1632	; 0x660
    1176:	f2c2 0300 	movt	r3, #8192	; 0x2000
    117a:	781b      	ldrb	r3, [r3, #0]
    117c:	2b00      	cmp	r3, #0
    117e:	d007      	beq.n	1190 <RobotMotorUpdate+0xf8>
    1180:	f240 6360 	movw	r3, #1632	; 0x660
    1184:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1188:	781b      	ldrb	r3, [r3, #0]
    118a:	2b01      	cmp	r3, #1
    118c:	f040 80b9 	bne.w	1302 <RobotMotorUpdate+0x26a>
			usleep(270000);
    1190:	f641 60b0 	movw	r0, #7856	; 0x1eb0
    1194:	f2c0 0004 	movt	r0, #4
    1198:	f7ff fca6 	bl	ae8 <usleep>
    119c:	e0b6      	b.n	130c <RobotMotorUpdate+0x274>

		}
	}
	else if(ps_id_min == PS_R) {
    119e:	683b      	ldr	r3, [r7, #0]
    11a0:	2b03      	cmp	r3, #3
    11a2:	d138      	bne.n	1216 <RobotMotorUpdate+0x17e>
		motor_set(&motor_inst_l, MOTOR_CMD_FORWARD, SPEED_TURN_L);
    11a4:	f240 6038 	movw	r0, #1592	; 0x638
    11a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11ac:	f04f 0101 	mov.w	r1, #1
    11b0:	a359      	add	r3, pc, #356	; (adr r3, 1318 <RobotMotorUpdate+0x280>)
    11b2:	e9d3 2300 	ldrd	r2, r3, [r3]
    11b6:	f001 f875 	bl	22a4 <motor_set>
		motor_set(&motor_inst_r, MOTOR_CMD_BACKWARD, SPEED_TURN_R);
    11ba:	f240 6018 	movw	r0, #1560	; 0x618
    11be:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11c2:	f04f 0102 	mov.w	r1, #2
    11c6:	a354      	add	r3, pc, #336	; (adr r3, 1318 <RobotMotorUpdate+0x280>)
    11c8:	e9d3 2300 	ldrd	r2, r3, [r3]
    11cc:	f001 f86a 	bl	22a4 <motor_set>
		ps_wait_min(&ps_inst, PS_F, 2, ps_aggregate_mean);
    11d0:	f240 50f8 	movw	r0, #1528	; 0x5f8
    11d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11d8:	f04f 0100 	mov.w	r1, #0
    11dc:	f04f 0202 	mov.w	r2, #2
    11e0:	f641 3321 	movw	r3, #6945	; 0x1b21
    11e4:	f2c0 0300 	movt	r3, #0
    11e8:	f000 ff6e 	bl	20c8 <ps_wait_min>
		if(robot_direction == UP || robot_direction == DOWN) {
    11ec:	f240 6360 	movw	r3, #1632	; 0x660
    11f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11f4:	781b      	ldrb	r3, [r3, #0]
    11f6:	2b00      	cmp	r3, #0
    11f8:	d006      	beq.n	1208 <RobotMotorUpdate+0x170>
    11fa:	f240 6360 	movw	r3, #1632	; 0x660
    11fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1202:	781b      	ldrb	r3, [r3, #0]
    1204:	2b01      	cmp	r3, #1
    1206:	d17e      	bne.n	1306 <RobotMotorUpdate+0x26e>
			usleep(270000);
    1208:	f641 60b0 	movw	r0, #7856	; 0x1eb0
    120c:	f2c0 0004 	movt	r0, #4
    1210:	f7ff fc6a 	bl	ae8 <usleep>
    1214:	e07a      	b.n	130c <RobotMotorUpdate+0x274>
		}
	}
	else if(ps_id_min == PS_F) {
    1216:	683b      	ldr	r3, [r7, #0]
    1218:	2b00      	cmp	r3, #0
    121a:	d130      	bne.n	127e <RobotMotorUpdate+0x1e6>
		motor_set(&motor_inst_l, MOTOR_CMD_FORWARD, SPEED_FORWARD_L);
    121c:	f240 6038 	movw	r0, #1592	; 0x638
    1220:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1224:	f04f 0101 	mov.w	r1, #1
    1228:	a33d      	add	r3, pc, #244	; (adr r3, 1320 <RobotMotorUpdate+0x288>)
    122a:	e9d3 2300 	ldrd	r2, r3, [r3]
    122e:	f001 f839 	bl	22a4 <motor_set>
		motor_set(&motor_inst_r, MOTOR_CMD_FORWARD, SPEED_FORWARD_R);
    1232:	f240 6018 	movw	r0, #1560	; 0x618
    1236:	f2c2 0000 	movt	r0, #8192	; 0x2000
    123a:	f04f 0101 	mov.w	r1, #1
    123e:	a338      	add	r3, pc, #224	; (adr r3, 1320 <RobotMotorUpdate+0x288>)
    1240:	e9d3 2300 	ldrd	r2, r3, [r3]
    1244:	f001 f82e 	bl	22a4 <motor_set>
		usleep(100000);
    1248:	f248 60a0 	movw	r0, #34464	; 0x86a0
    124c:	f2c0 0001 	movt	r0, #1
    1250:	f7ff fc4a 	bl	ae8 <usleep>
		if(robot_direction == LEFT || robot_direction == RIGHT) {
    1254:	f240 6360 	movw	r3, #1632	; 0x660
    1258:	f2c2 0300 	movt	r3, #8192	; 0x2000
    125c:	781b      	ldrb	r3, [r3, #0]
    125e:	2b02      	cmp	r3, #2
    1260:	d006      	beq.n	1270 <RobotMotorUpdate+0x1d8>
    1262:	f240 6360 	movw	r3, #1632	; 0x660
    1266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    126a:	781b      	ldrb	r3, [r3, #0]
    126c:	2b03      	cmp	r3, #3
    126e:	d14c      	bne.n	130a <RobotMotorUpdate+0x272>
			usleep(500000);
    1270:	f24a 1020 	movw	r0, #41248	; 0xa120
    1274:	f2c0 0007 	movt	r0, #7
    1278:	f7ff fc36 	bl	ae8 <usleep>
    127c:	e046      	b.n	130c <RobotMotorUpdate+0x274>
		}
	}
	else if(ps_id_min == PS_B) {
    127e:	683b      	ldr	r3, [r7, #0]
    1280:	2b02      	cmp	r3, #2
    1282:	d124      	bne.n	12ce <RobotMotorUpdate+0x236>
		motor_set(&motor_inst_l, MOTOR_CMD_BACKWARD, SPEED_FORWARD_L);
    1284:	f240 6038 	movw	r0, #1592	; 0x638
    1288:	f2c2 0000 	movt	r0, #8192	; 0x2000
    128c:	f04f 0102 	mov.w	r1, #2
    1290:	a323      	add	r3, pc, #140	; (adr r3, 1320 <RobotMotorUpdate+0x288>)
    1292:	e9d3 2300 	ldrd	r2, r3, [r3]
    1296:	f001 f805 	bl	22a4 <motor_set>
		motor_set(&motor_inst_r, MOTOR_CMD_FORWARD, SPEED_FORWARD_R);
    129a:	f240 6018 	movw	r0, #1560	; 0x618
    129e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12a2:	f04f 0101 	mov.w	r1, #1
    12a6:	a31e      	add	r3, pc, #120	; (adr r3, 1320 <RobotMotorUpdate+0x288>)
    12a8:	e9d3 2300 	ldrd	r2, r3, [r3]
    12ac:	f000 fffa 	bl	22a4 <motor_set>
		ps_wait_min(&ps_inst, PS_F, 2, ps_aggregate_mean);
    12b0:	f240 50f8 	movw	r0, #1528	; 0x5f8
    12b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12b8:	f04f 0100 	mov.w	r1, #0
    12bc:	f04f 0202 	mov.w	r2, #2
    12c0:	f641 3321 	movw	r3, #6945	; 0x1b21
    12c4:	f2c0 0300 	movt	r3, #0
    12c8:	f000 fefe 	bl	20c8 <ps_wait_min>
    12cc:	e01e      	b.n	130c <RobotMotorUpdate+0x274>
	}
	else if(ps_id_min == PS_BL) {
    12ce:	683b      	ldr	r3, [r7, #0]
    12d0:	2b04      	cmp	r3, #4
    12d2:	d109      	bne.n	12e8 <RobotMotorUpdate+0x250>
		motor_set_speed(&motor_inst_r, SPEED_CORRECTION);
    12d4:	f240 6018 	movw	r0, #1560	; 0x618
    12d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12dc:	a30e      	add	r3, pc, #56	; (adr r3, 1318 <RobotMotorUpdate+0x280>)
    12de:	e9d3 2300 	ldrd	r2, r3, [r3]
    12e2:	f000 ffa7 	bl	2234 <motor_set_speed>
    12e6:	e011      	b.n	130c <RobotMotorUpdate+0x274>
	}
	else if(ps_id_min == PS_BR) {
    12e8:	683b      	ldr	r3, [r7, #0]
    12ea:	2b05      	cmp	r3, #5
    12ec:	d10e      	bne.n	130c <RobotMotorUpdate+0x274>
		motor_set_speed(&motor_inst_l, SPEED_CORRECTION);
    12ee:	f240 6038 	movw	r0, #1592	; 0x638
    12f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12f6:	a308      	add	r3, pc, #32	; (adr r3, 1318 <RobotMotorUpdate+0x280>)
    12f8:	e9d3 2300 	ldrd	r2, r3, [r3]
    12fc:	f000 ff9a 	bl	2234 <motor_set_speed>
    1300:	e004      	b.n	130c <RobotMotorUpdate+0x274>
	if(ps_id_min == PS_L) {
		motor_set(&motor_inst_l, MOTOR_CMD_BACKWARD, SPEED_TURN_L);
		motor_set(&motor_inst_r, MOTOR_CMD_FORWARD, SPEED_TURN_R);
		ps_wait_min(&ps_inst, PS_F, 2, ps_aggregate_mean);
		if(robot_direction == UP || robot_direction == DOWN) {
			usleep(270000);
    1302:	bf00      	nop
    1304:	e002      	b.n	130c <RobotMotorUpdate+0x274>
	else if(ps_id_min == PS_R) {
		motor_set(&motor_inst_l, MOTOR_CMD_FORWARD, SPEED_TURN_L);
		motor_set(&motor_inst_r, MOTOR_CMD_BACKWARD, SPEED_TURN_R);
		ps_wait_min(&ps_inst, PS_F, 2, ps_aggregate_mean);
		if(robot_direction == UP || robot_direction == DOWN) {
			usleep(270000);
    1306:	bf00      	nop
    1308:	e000      	b.n	130c <RobotMotorUpdate+0x274>
	else if(ps_id_min == PS_F) {
		motor_set(&motor_inst_l, MOTOR_CMD_FORWARD, SPEED_FORWARD_L);
		motor_set(&motor_inst_r, MOTOR_CMD_FORWARD, SPEED_FORWARD_R);
		usleep(100000);
		if(robot_direction == LEFT || robot_direction == RIGHT) {
			usleep(500000);
    130a:	bf00      	nop
		motor_set_speed(&motor_inst_r, SPEED_CORRECTION);
	}
	else if(ps_id_min == PS_BR) {
		motor_set_speed(&motor_inst_l, SPEED_CORRECTION);
	}
}
    130c:	f107 0708 	add.w	r7, r7, #8
    1310:	46bd      	mov	sp, r7
    1312:	bd80      	pop	{r7, pc}
    1314:	f3af 8000 	nop.w
    1318:	66666666 	.word	0x66666666
    131c:	3fd66666 	.word	0x3fd66666
    1320:	33333333 	.word	0x33333333
    1324:	3fd33333 	.word	0x3fd33333

00001328 <RobotStop>:

void RobotStop() {
    1328:	b580      	push	{r7, lr}
    132a:	af00      	add	r7, sp, #0
	motor_set(&motor_inst_l, MOTOR_CMD_COAST, 0);
    132c:	f240 6038 	movw	r0, #1592	; 0x638
    1330:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1334:	f04f 0100 	mov.w	r1, #0
    1338:	f04f 0200 	mov.w	r2, #0
    133c:	f04f 0300 	mov.w	r3, #0
    1340:	f000 ffb0 	bl	22a4 <motor_set>
	motor_set(&motor_inst_r, MOTOR_CMD_COAST, 0);
    1344:	f240 6018 	movw	r0, #1560	; 0x618
    1348:	f2c2 0000 	movt	r0, #8192	; 0x2000
    134c:	f04f 0100 	mov.w	r1, #0
    1350:	f04f 0200 	mov.w	r2, #0
    1354:	f04f 0300 	mov.w	r3, #0
    1358:	f000 ffa4 	bl	22a4 <motor_set>
}
    135c:	bd80      	pop	{r7, pc}
    135e:	bf00      	nop

00001360 <RobotRun>:

void RobotDestroy() {
	ps_destroy(&ps_inst);
}

void RobotRun() {
    1360:	b580      	push	{r7, lr}
    1362:	b082      	sub	sp, #8
    1364:	af00      	add	r7, sp, #0
	ClientInit(PLAYER);
    1366:	f04f 0001 	mov.w	r0, #1
    136a:	f7ff fd6d 	bl	e48 <ClientInit>
	sfled_init(MSS_GPIO_0);
    136e:	f04f 0000 	mov.w	r0, #0
    1372:	f7ff fc51 	bl	c18 <sfled_init>
	sfled_flash(MSS_GPIO_0, 5, 500000);
    1376:	f04f 0000 	mov.w	r0, #0
    137a:	f04f 0105 	mov.w	r1, #5
    137e:	f24a 1220 	movw	r2, #41248	; 0xa120
    1382:	f2c0 0207 	movt	r2, #7
    1386:	f7ff fc93 	bl	cb0 <sfled_flash>
	while(1){
		robot_cmd_t robot_cmd = robot.data.cmd;
    138a:	f240 6358 	movw	r3, #1624	; 0x658
    138e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1392:	781b      	ldrb	r3, [r3, #0]
    1394:	71fb      	strb	r3, [r7, #7]
		if(timer_done()) {
    1396:	f7ff fb77 	bl	a88 <timer_done>
    139a:	4603      	mov	r3, r0
    139c:	2b00      	cmp	r3, #0
    139e:	d00f      	beq.n	13c0 <RobotRun+0x60>
			RobotSetColor(&robot);
    13a0:	f240 6058 	movw	r0, #1624	; 0x658
    13a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13a8:	f7ff fcb8 	bl	d1c <RobotSetColor>
			RobotSend();
    13ac:	f7ff fd5a 	bl	e64 <RobotSend>
			timer_set(500000, NULL);
    13b0:	f24a 1020 	movw	r0, #41248	; 0xa120
    13b4:	f2c0 0007 	movt	r0, #7
    13b8:	f04f 0100 	mov.w	r1, #0
    13bc:	f7ff fb70 	bl	aa0 <timer_set>
		}
		if(robot_cmd == CALIBRATE) {
    13c0:	79fb      	ldrb	r3, [r7, #7]
    13c2:	2b02      	cmp	r3, #2
    13c4:	d10c      	bne.n	13e0 <RobotRun+0x80>
			RobotCalibrate();
    13c6:	f7ff fe2b 	bl	1020 <RobotCalibrate>
			sfled_flash(MSS_GPIO_0, 2, 500000);
    13ca:	f04f 0000 	mov.w	r0, #0
    13ce:	f04f 0102 	mov.w	r1, #2
    13d2:	f24a 1220 	movw	r2, #41248	; 0xa120
    13d6:	f2c0 0207 	movt	r2, #7
    13da:	f7ff fc69 	bl	cb0 <sfled_flash>
			RobotMotorUpdate();
		}
		else {
			RobotStop();
		}
	}
    13de:	e7d4      	b.n	138a <RobotRun+0x2a>
		}
		if(robot_cmd == CALIBRATE) {
			RobotCalibrate();
			sfled_flash(MSS_GPIO_0, 2, 500000);
		}
		else if(robot_cmd == START) {
    13e0:	79fb      	ldrb	r3, [r7, #7]
    13e2:	2b00      	cmp	r3, #0
    13e4:	d106      	bne.n	13f4 <RobotRun+0x94>
			sfled_on(MSS_GPIO_0);
    13e6:	f04f 0000 	mov.w	r0, #0
    13ea:	f7ff fc2d 	bl	c48 <sfled_on>
			RobotMotorUpdate();
    13ee:	f7ff fe53 	bl	1098 <RobotMotorUpdate>
		}
		else {
			RobotStop();
		}
	}
    13f2:	e7ca      	b.n	138a <RobotRun+0x2a>
		else if(robot_cmd == START) {
			sfled_on(MSS_GPIO_0);
			RobotMotorUpdate();
		}
		else {
			RobotStop();
    13f4:	f7ff ff98 	bl	1328 <RobotStop>
		}
	}
    13f8:	e7c7      	b.n	138a <RobotRun+0x2a>
    13fa:	bf00      	nop

000013fc <config_rgb_sensor_default>:
#include <inttypes.h>
#include "drivers/mss_i2c/mss_i2c.h"
#include "rgb_sensor.h"


uint8_t config_rgb_sensor_default() {
    13fc:	b580      	push	{r7, lr}
    13fe:	b082      	sub	sp, #8
    1400:	af00      	add	r7, sp, #0
	uint8_t cfg1 = CFG1_MODE_RGB | CFG1_10KLUX;
    1402:	f04f 030d 	mov.w	r3, #13
    1406:	717b      	strb	r3, [r7, #5]
	uint8_t cfg2 = CFG2_IR_ADJUST_HIGH;
    1408:	f04f 033f 	mov.w	r3, #63	; 0x3f
    140c:	71bb      	strb	r3, [r7, #6]
	uint8_t cfg3 = CFG_DEFAULT;
    140e:	f04f 0300 	mov.w	r3, #0
    1412:	71fb      	strb	r3, [r7, #7]

	return config_rgb_sensor(cfg1, cfg2, cfg3);
    1414:	7979      	ldrb	r1, [r7, #5]
    1416:	79ba      	ldrb	r2, [r7, #6]
    1418:	79fb      	ldrb	r3, [r7, #7]
    141a:	4608      	mov	r0, r1
    141c:	4611      	mov	r1, r2
    141e:	461a      	mov	r2, r3
    1420:	f000 f806 	bl	1430 <config_rgb_sensor>
    1424:	4603      	mov	r3, r0
}
    1426:	4618      	mov	r0, r3
    1428:	f107 0708 	add.w	r7, r7, #8
    142c:	46bd      	mov	sp, r7
    142e:	bd80      	pop	{r7, pc}

00001430 <config_rgb_sensor>:

uint8_t config_rgb_sensor(uint8_t cfg1, uint8_t cfg2, uint8_t cfg3) {
    1430:	b580      	push	{r7, lr}
    1432:	b084      	sub	sp, #16
    1434:	af00      	add	r7, sp, #0
    1436:	4613      	mov	r3, r2
    1438:	4602      	mov	r2, r0
    143a:	71fa      	strb	r2, [r7, #7]
    143c:	460a      	mov	r2, r1
    143e:	71ba      	strb	r2, [r7, #6]
    1440:	717b      	strb	r3, [r7, #5]
	MSS_I2C_init(&g_mss_i2c1, TARGET_ADDRESS, MSS_I2C_PCLK_DIV_960);
    1442:	f240 7050 	movw	r0, #1872	; 0x750
    1446:	f2c2 0000 	movt	r0, #8192	; 0x2000
    144a:	f04f 0144 	mov.w	r1, #68	; 0x44
    144e:	f04f 0204 	mov.w	r2, #4
    1452:	f001 fc95 	bl	2d80 <MSS_I2C_init>
	uint8_t id;
	read_8bit_i2c(DEVICE_ID, &id);
    1456:	f107 030f 	add.w	r3, r7, #15
    145a:	f04f 0000 	mov.w	r0, #0
    145e:	4619      	mov	r1, r3
    1460:	f000 f856 	bl	1510 <read_8bit_i2c>
	if(id != 0x7D) return 0;
    1464:	7bfb      	ldrb	r3, [r7, #15]
    1466:	2b7d      	cmp	r3, #125	; 0x7d
    1468:	d002      	beq.n	1470 <config_rgb_sensor+0x40>
    146a:	f04f 0300 	mov.w	r3, #0
    146e:	e04a      	b.n	1506 <config_rgb_sensor+0xd6>
	id = reset_rgb_sensor();
    1470:	f000 f916 	bl	16a0 <reset_rgb_sensor>
    1474:	4603      	mov	r3, r0
    1476:	73fb      	strb	r3, [r7, #15]
	if(id == 0) return 0;
    1478:	7bfb      	ldrb	r3, [r7, #15]
    147a:	2b00      	cmp	r3, #0
    147c:	d102      	bne.n	1484 <config_rgb_sensor+0x54>
    147e:	f04f 0300 	mov.w	r3, #0
    1482:	e040      	b.n	1506 <config_rgb_sensor+0xd6>
	write_8bit_i2c(CONFIG_REG_1, cfg1);
    1484:	79fb      	ldrb	r3, [r7, #7]
    1486:	f04f 0001 	mov.w	r0, #1
    148a:	4619      	mov	r1, r3
    148c:	f000 f8e0 	bl	1650 <write_8bit_i2c>
	write_8bit_i2c(CONFIG_REG_2, cfg2);
    1490:	79bb      	ldrb	r3, [r7, #6]
    1492:	f04f 0002 	mov.w	r0, #2
    1496:	4619      	mov	r1, r3
    1498:	f000 f8da 	bl	1650 <write_8bit_i2c>
	write_8bit_i2c(CONFIG_REG_3, cfg3);
    149c:	797b      	ldrb	r3, [r7, #5]
    149e:	f04f 0003 	mov.w	r0, #3
    14a2:	4619      	mov	r1, r3
    14a4:	f000 f8d4 	bl	1650 <write_8bit_i2c>

	uint8_t data = 0x00;
    14a8:	f04f 0300 	mov.w	r3, #0
    14ac:	73bb      	strb	r3, [r7, #14]
	read_8bit_i2c(CONFIG_REG_1, &data);
    14ae:	f107 030e 	add.w	r3, r7, #14
    14b2:	f04f 0001 	mov.w	r0, #1
    14b6:	4619      	mov	r1, r3
    14b8:	f000 f82a 	bl	1510 <read_8bit_i2c>
	if(data != cfg1) return 0;
    14bc:	7bbb      	ldrb	r3, [r7, #14]
    14be:	79fa      	ldrb	r2, [r7, #7]
    14c0:	429a      	cmp	r2, r3
    14c2:	d002      	beq.n	14ca <config_rgb_sensor+0x9a>
    14c4:	f04f 0300 	mov.w	r3, #0
    14c8:	e01d      	b.n	1506 <config_rgb_sensor+0xd6>
	read_8bit_i2c(CONFIG_REG_2, &data);
    14ca:	f107 030e 	add.w	r3, r7, #14
    14ce:	f04f 0002 	mov.w	r0, #2
    14d2:	4619      	mov	r1, r3
    14d4:	f000 f81c 	bl	1510 <read_8bit_i2c>
	if(data != cfg2) return 0;
    14d8:	7bbb      	ldrb	r3, [r7, #14]
    14da:	79ba      	ldrb	r2, [r7, #6]
    14dc:	429a      	cmp	r2, r3
    14de:	d002      	beq.n	14e6 <config_rgb_sensor+0xb6>
    14e0:	f04f 0300 	mov.w	r3, #0
    14e4:	e00f      	b.n	1506 <config_rgb_sensor+0xd6>
	read_8bit_i2c(CONFIG_REG_3, &data);
    14e6:	f107 030e 	add.w	r3, r7, #14
    14ea:	f04f 0003 	mov.w	r0, #3
    14ee:	4619      	mov	r1, r3
    14f0:	f000 f80e 	bl	1510 <read_8bit_i2c>
	if(data != cfg3) return 0;
    14f4:	7bbb      	ldrb	r3, [r7, #14]
    14f6:	797a      	ldrb	r2, [r7, #5]
    14f8:	429a      	cmp	r2, r3
    14fa:	d002      	beq.n	1502 <config_rgb_sensor+0xd2>
    14fc:	f04f 0300 	mov.w	r3, #0
    1500:	e001      	b.n	1506 <config_rgb_sensor+0xd6>
	return 1;
    1502:	f04f 0301 	mov.w	r3, #1
}
    1506:	4618      	mov	r0, r3
    1508:	f107 0710 	add.w	r7, r7, #16
    150c:	46bd      	mov	sp, r7
    150e:	bd80      	pop	{r7, pc}

00001510 <read_8bit_i2c>:

void read_8bit_i2c(uint8_t addr, uint8_t* data) {
    1510:	b580      	push	{r7, lr}
    1512:	b086      	sub	sp, #24
    1514:	af04      	add	r7, sp, #16
    1516:	4603      	mov	r3, r0
    1518:	6039      	str	r1, [r7, #0]
    151a:	71fb      	strb	r3, [r7, #7]
				TARGET_ADDRESS,
				data,
				1,
				MSS_I2C_RELEASE_BUS
			);*/
	MSS_I2C_write_read(
    151c:	f107 0307 	add.w	r3, r7, #7
    1520:	683a      	ldr	r2, [r7, #0]
    1522:	9200      	str	r2, [sp, #0]
    1524:	f04f 0201 	mov.w	r2, #1
    1528:	9201      	str	r2, [sp, #4]
    152a:	f04f 0200 	mov.w	r2, #0
    152e:	9202      	str	r2, [sp, #8]
    1530:	f240 7050 	movw	r0, #1872	; 0x750
    1534:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1538:	f04f 0144 	mov.w	r1, #68	; 0x44
    153c:	461a      	mov	r2, r3
    153e:	f04f 0301 	mov.w	r3, #1
    1542:	f001 fdc7 	bl	30d4 <MSS_I2C_write_read>
					1,
					data,
					1,
					MSS_I2C_RELEASE_BUS
				);
	MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
    1546:	f240 7050 	movw	r0, #1872	; 0x750
    154a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    154e:	f04f 0100 	mov.w	r1, #0
    1552:	f001 fe59 	bl	3208 <MSS_I2C_wait_complete>
	MSS_I2C_write(
    1556:	f107 0307 	add.w	r3, r7, #7
    155a:	f04f 0200 	mov.w	r2, #0
    155e:	9200      	str	r2, [sp, #0]
    1560:	f240 7050 	movw	r0, #1872	; 0x750
    1564:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1568:	f04f 0144 	mov.w	r1, #68	; 0x44
    156c:	461a      	mov	r2, r3
    156e:	f04f 0300 	mov.w	r3, #0
    1572:	f001 fcbb 	bl	2eec <MSS_I2C_write>
						TARGET_ADDRESS,
						&addr,
						0,
						MSS_I2C_RELEASE_BUS
					);
	MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
    1576:	f240 7050 	movw	r0, #1872	; 0x750
    157a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    157e:	f04f 0100 	mov.w	r1, #0
    1582:	f001 fe41 	bl	3208 <MSS_I2C_wait_complete>
}
    1586:	f107 0708 	add.w	r7, r7, #8
    158a:	46bd      	mov	sp, r7
    158c:	bd80      	pop	{r7, pc}
    158e:	bf00      	nop

00001590 <read_16bit_i2c>:

uint16_t read_16bit_i2c(uint8_t addr) {
    1590:	b580      	push	{r7, lr}
    1592:	b086      	sub	sp, #24
    1594:	af02      	add	r7, sp, #8
    1596:	4603      	mov	r3, r0
    1598:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2] = {0,0};
    159a:	f04f 0300 	mov.w	r3, #0
    159e:	733b      	strb	r3, [r7, #12]
    15a0:	f04f 0300 	mov.w	r3, #0
    15a4:	737b      	strb	r3, [r7, #13]
							0,
							MSS_I2C_RELEASE_BUS
						);
	MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT);*/

	MSS_I2C_write(
    15a6:	f107 0307 	add.w	r3, r7, #7
    15aa:	f04f 0200 	mov.w	r2, #0
    15ae:	9200      	str	r2, [sp, #0]
    15b0:	f240 7050 	movw	r0, #1872	; 0x750
    15b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15b8:	f04f 0144 	mov.w	r1, #68	; 0x44
    15bc:	461a      	mov	r2, r3
    15be:	f04f 0301 	mov.w	r3, #1
    15c2:	f001 fc93 	bl	2eec <MSS_I2C_write>
				TARGET_ADDRESS,
				&addr,
				1,
				MSS_I2C_RELEASE_BUS
			);
	MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
    15c6:	f240 7050 	movw	r0, #1872	; 0x750
    15ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15ce:	f04f 0100 	mov.w	r1, #0
    15d2:	f001 fe19 	bl	3208 <MSS_I2C_wait_complete>
	MSS_I2C_read(
    15d6:	f107 030c 	add.w	r3, r7, #12
    15da:	f04f 0200 	mov.w	r2, #0
    15de:	9200      	str	r2, [sp, #0]
    15e0:	f240 7050 	movw	r0, #1872	; 0x750
    15e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15e8:	f04f 0144 	mov.w	r1, #68	; 0x44
    15ec:	461a      	mov	r2, r3
    15ee:	f04f 0302 	mov.w	r3, #2
    15f2:	f001 fcf5 	bl	2fe0 <MSS_I2C_read>
				TARGET_ADDRESS,
				data,
				2,
				MSS_I2C_RELEASE_BUS
			);
	MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
    15f6:	f240 7050 	movw	r0, #1872	; 0x750
    15fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15fe:	f04f 0100 	mov.w	r1, #0
    1602:	f001 fe01 	bl	3208 <MSS_I2C_wait_complete>
	MSS_I2C_write(
    1606:	f107 0307 	add.w	r3, r7, #7
    160a:	f04f 0200 	mov.w	r2, #0
    160e:	9200      	str	r2, [sp, #0]
    1610:	f240 7050 	movw	r0, #1872	; 0x750
    1614:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1618:	f04f 0144 	mov.w	r1, #68	; 0x44
    161c:	461a      	mov	r2, r3
    161e:	f04f 0300 	mov.w	r3, #0
    1622:	f001 fc63 	bl	2eec <MSS_I2C_write>
				TARGET_ADDRESS,
				&addr,
				0,
				MSS_I2C_RELEASE_BUS
			);
	MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
    1626:	f240 7050 	movw	r0, #1872	; 0x750
    162a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    162e:	f04f 0100 	mov.w	r1, #0
    1632:	f001 fde9 	bl	3208 <MSS_I2C_wait_complete>
	return (data[1] << 8) + data[0];
    1636:	7b7b      	ldrb	r3, [r7, #13]
    1638:	ea4f 2303 	mov.w	r3, r3, lsl #8
    163c:	b29a      	uxth	r2, r3
    163e:	7b3b      	ldrb	r3, [r7, #12]
    1640:	4413      	add	r3, r2
    1642:	b29b      	uxth	r3, r3
	//return (uint16_t)((data[0] << 8) | (data[1] & 0xff));
}
    1644:	4618      	mov	r0, r3
    1646:	f107 0710 	add.w	r7, r7, #16
    164a:	46bd      	mov	sp, r7
    164c:	bd80      	pop	{r7, pc}
    164e:	bf00      	nop

00001650 <write_8bit_i2c>:


void write_8bit_i2c(uint8_t addr, uint8_t data) {
    1650:	b580      	push	{r7, lr}
    1652:	b086      	sub	sp, #24
    1654:	af02      	add	r7, sp, #8
    1656:	4602      	mov	r2, r0
    1658:	460b      	mov	r3, r1
    165a:	71fa      	strb	r2, [r7, #7]
    165c:	71bb      	strb	r3, [r7, #6]
	uint8_t tx[2] = {addr, data};
    165e:	79fb      	ldrb	r3, [r7, #7]
    1660:	733b      	strb	r3, [r7, #12]
    1662:	79bb      	ldrb	r3, [r7, #6]
    1664:	737b      	strb	r3, [r7, #13]
	MSS_I2C_write(
    1666:	f107 030c 	add.w	r3, r7, #12
    166a:	f04f 0200 	mov.w	r2, #0
    166e:	9200      	str	r2, [sp, #0]
    1670:	f240 7050 	movw	r0, #1872	; 0x750
    1674:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1678:	f04f 0144 	mov.w	r1, #68	; 0x44
    167c:	461a      	mov	r2, r3
    167e:	f04f 0302 	mov.w	r3, #2
    1682:	f001 fc33 	bl	2eec <MSS_I2C_write>
				TARGET_ADDRESS,
				tx,
				2,
				MSS_I2C_RELEASE_BUS
			);
	MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
    1686:	f240 7050 	movw	r0, #1872	; 0x750
    168a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    168e:	f04f 0100 	mov.w	r1, #0
    1692:	f001 fdb9 	bl	3208 <MSS_I2C_wait_complete>
}
    1696:	f107 0710 	add.w	r7, r7, #16
    169a:	46bd      	mov	sp, r7
    169c:	bd80      	pop	{r7, pc}
    169e:	bf00      	nop

000016a0 <reset_rgb_sensor>:

uint8_t reset_rgb_sensor() {
    16a0:	b580      	push	{r7, lr}
    16a2:	b082      	sub	sp, #8
    16a4:	af00      	add	r7, sp, #0
	uint8_t data = 0x00;
    16a6:	f04f 0300 	mov.w	r3, #0
    16aa:	71fb      	strb	r3, [r7, #7]
	uint8_t buff = 0x00;
    16ac:	f04f 0300 	mov.w	r3, #0
    16b0:	71bb      	strb	r3, [r7, #6]
	write_8bit_i2c(DEVICE_ID, 0x46);
    16b2:	f04f 0000 	mov.w	r0, #0
    16b6:	f04f 0146 	mov.w	r1, #70	; 0x46
    16ba:	f7ff ffc9 	bl	1650 <write_8bit_i2c>
	read_8bit_i2c(CONFIG_REG_1, &buff);
    16be:	f107 0306 	add.w	r3, r7, #6
    16c2:	f04f 0001 	mov.w	r0, #1
    16c6:	4619      	mov	r1, r3
    16c8:	f7ff ff22 	bl	1510 <read_8bit_i2c>
	data = data | buff;
    16cc:	79ba      	ldrb	r2, [r7, #6]
    16ce:	79fb      	ldrb	r3, [r7, #7]
    16d0:	ea42 0303 	orr.w	r3, r2, r3
    16d4:	71fb      	strb	r3, [r7, #7]
	read_8bit_i2c(CONFIG_REG_2, &buff);
    16d6:	f107 0306 	add.w	r3, r7, #6
    16da:	f04f 0002 	mov.w	r0, #2
    16de:	4619      	mov	r1, r3
    16e0:	f7ff ff16 	bl	1510 <read_8bit_i2c>
	data = data | buff;
    16e4:	79ba      	ldrb	r2, [r7, #6]
    16e6:	79fb      	ldrb	r3, [r7, #7]
    16e8:	ea42 0303 	orr.w	r3, r2, r3
    16ec:	71fb      	strb	r3, [r7, #7]
	read_8bit_i2c(CONFIG_REG_3, &buff);
    16ee:	f107 0306 	add.w	r3, r7, #6
    16f2:	f04f 0003 	mov.w	r0, #3
    16f6:	4619      	mov	r1, r3
    16f8:	f7ff ff0a 	bl	1510 <read_8bit_i2c>
	data = data | buff;
    16fc:	79ba      	ldrb	r2, [r7, #6]
    16fe:	79fb      	ldrb	r3, [r7, #7]
    1700:	ea42 0303 	orr.w	r3, r2, r3
    1704:	71fb      	strb	r3, [r7, #7]
	read_8bit_i2c(STATUS_REGISTER, &buff);
    1706:	f107 0306 	add.w	r3, r7, #6
    170a:	f04f 0008 	mov.w	r0, #8
    170e:	4619      	mov	r1, r3
    1710:	f7ff fefe 	bl	1510 <read_8bit_i2c>
	data = data | buff;
    1714:	79ba      	ldrb	r2, [r7, #6]
    1716:	79fb      	ldrb	r3, [r7, #7]
    1718:	ea42 0303 	orr.w	r3, r2, r3
    171c:	71fb      	strb	r3, [r7, #7]
	if(data != 0x00) return 0;
    171e:	79fb      	ldrb	r3, [r7, #7]
    1720:	2b00      	cmp	r3, #0
    1722:	d002      	beq.n	172a <reset_rgb_sensor+0x8a>
    1724:	f04f 0300 	mov.w	r3, #0
    1728:	e001      	b.n	172e <reset_rgb_sensor+0x8e>
	return 1;
    172a:	f04f 0301 	mov.w	r3, #1
}
    172e:	4618      	mov	r0, r3
    1730:	f107 0708 	add.w	r7, r7, #8
    1734:	46bd      	mov	sp, r7
    1736:	bd80      	pop	{r7, pc}

00001738 <read_red>:
	read_8bit_i2c(addr2, &high);
	value = (high << 8) | (low & 0xff);
	return value;
}

uint16_t read_red() {
    1738:	b580      	push	{r7, lr}
    173a:	af00      	add	r7, sp, #0
	return read_16bit_i2c(RED_L);
    173c:	f04f 000b 	mov.w	r0, #11
    1740:	f7ff ff26 	bl	1590 <read_16bit_i2c>
    1744:	4603      	mov	r3, r0
	//return red_2byte;
	//uint16_t red_2byte = read_color(RED_H, RED_L);
	//return read_16bit_i2c(RED_L);
}
    1746:	4618      	mov	r0, r3
    1748:	bd80      	pop	{r7, pc}
    174a:	bf00      	nop

0000174c <read_green>:

uint16_t read_green() {
    174c:	b580      	push	{r7, lr}
    174e:	af00      	add	r7, sp, #0
	//return read_color(GREEN_H, GREEN_L);
	return read_16bit_i2c(GREEN_L);
    1750:	f04f 0009 	mov.w	r0, #9
    1754:	f7ff ff1c 	bl	1590 <read_16bit_i2c>
    1758:	4603      	mov	r3, r0
}
    175a:	4618      	mov	r0, r3
    175c:	bd80      	pop	{r7, pc}
    175e:	bf00      	nop

00001760 <read_blue>:

uint16_t read_blue() {
    1760:	b580      	push	{r7, lr}
    1762:	af00      	add	r7, sp, #0
	//return read_color(BLUE_H, BLUE_L);
	return read_16bit_i2c(BLUE_L);
    1764:	f04f 000d 	mov.w	r0, #13
    1768:	f7ff ff12 	bl	1590 <read_16bit_i2c>
    176c:	4603      	mov	r3, r0
}
    176e:	4618      	mov	r0, r3
    1770:	bd80      	pop	{r7, pc}
    1772:	bf00      	nop

00001774 <PWM_init>:

void PWM_init(PWM_inst_t* PWM_inst,
		volatile uint32_t * const PWM_base_address,
		uint32_t PWM_period_freq_hz,
		double PWM_duty_cycle)
{
    1774:	b580      	push	{r7, lr}
    1776:	b084      	sub	sp, #16
    1778:	af00      	add	r7, sp, #0
    177a:	60f8      	str	r0, [r7, #12]
    177c:	60b9      	str	r1, [r7, #8]
    177e:	607a      	str	r2, [r7, #4]
	PWM_inst->pwm_period_cc_reg = PWM_base_address;
    1780:	68fb      	ldr	r3, [r7, #12]
    1782:	68ba      	ldr	r2, [r7, #8]
    1784:	601a      	str	r2, [r3, #0]
	PWM_inst->pwm_pulse_width_cc_reg = PWM_base_address + 1;
    1786:	68bb      	ldr	r3, [r7, #8]
    1788:	f103 0204 	add.w	r2, r3, #4
    178c:	68fb      	ldr	r3, [r7, #12]
    178e:	605a      	str	r2, [r3, #4]
	PWM_set(PWM_inst, PWM_period_freq_hz, PWM_duty_cycle);
    1790:	68f8      	ldr	r0, [r7, #12]
    1792:	6879      	ldr	r1, [r7, #4]
    1794:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
    1798:	f000 f8a4 	bl	18e4 <PWM_set>
}
    179c:	f107 0710 	add.w	r7, r7, #16
    17a0:	46bd      	mov	sp, r7
    17a2:	bd80      	pop	{r7, pc}

000017a4 <PWM_set_period_cc>:

void PWM_set_period_cc(PWM_inst_t* PWM_inst, uint32_t PWM_period_cc)
{
    17a4:	b480      	push	{r7}
    17a6:	b083      	sub	sp, #12
    17a8:	af00      	add	r7, sp, #0
    17aa:	6078      	str	r0, [r7, #4]
    17ac:	6039      	str	r1, [r7, #0]
	*(PWM_inst->pwm_period_cc_reg) = PWM_period_cc;
    17ae:	687b      	ldr	r3, [r7, #4]
    17b0:	681b      	ldr	r3, [r3, #0]
    17b2:	683a      	ldr	r2, [r7, #0]
    17b4:	601a      	str	r2, [r3, #0]
}
    17b6:	f107 070c 	add.w	r7, r7, #12
    17ba:	46bd      	mov	sp, r7
    17bc:	bc80      	pop	{r7}
    17be:	4770      	bx	lr

000017c0 <PWM_set_pulse_width_cc>:

void PWM_set_pulse_width_cc(PWM_inst_t* PWM_inst, double PWM_pulse_width_cc)
{
    17c0:	b590      	push	{r4, r7, lr}
    17c2:	b085      	sub	sp, #20
    17c4:	af00      	add	r7, sp, #0
    17c6:	60f8      	str	r0, [r7, #12]
    17c8:	e9c7 2300 	strd	r2, r3, [r7]
	*(PWM_inst->pwm_pulse_width_cc_reg) = PWM_pulse_width_cc;
    17cc:	68fb      	ldr	r3, [r7, #12]
    17ce:	685c      	ldr	r4, [r3, #4]
    17d0:	e9d7 0100 	ldrd	r0, r1, [r7]
    17d4:	f003 fc2c 	bl	5030 <__aeabi_d2uiz>
    17d8:	4603      	mov	r3, r0
    17da:	6023      	str	r3, [r4, #0]
}
    17dc:	f107 0714 	add.w	r7, r7, #20
    17e0:	46bd      	mov	sp, r7
    17e2:	bd90      	pop	{r4, r7, pc}

000017e4 <PWM_get_period_cc>:

uint32_t PWM_get_period_cc(PWM_inst_t* PWM_inst)
{
    17e4:	b480      	push	{r7}
    17e6:	b083      	sub	sp, #12
    17e8:	af00      	add	r7, sp, #0
    17ea:	6078      	str	r0, [r7, #4]
	return *(PWM_inst->pwm_period_cc_reg);
    17ec:	687b      	ldr	r3, [r7, #4]
    17ee:	681b      	ldr	r3, [r3, #0]
    17f0:	681b      	ldr	r3, [r3, #0]
}
    17f2:	4618      	mov	r0, r3
    17f4:	f107 070c 	add.w	r7, r7, #12
    17f8:	46bd      	mov	sp, r7
    17fa:	bc80      	pop	{r7}
    17fc:	4770      	bx	lr
    17fe:	bf00      	nop

00001800 <PWM_set_period_freq>:
{
	PWM_set_period_cc(PWM_inst, PWM_period_cc);
	PWM_set_pulse_width_cc(PWM_inst, PWM_pulse_width_cc);
}

void PWM_set_period_freq(PWM_inst_t* PWM_inst, uint32_t PWM_period_freq_hz) {
    1800:	b5b0      	push	{r4, r5, r7, lr}
    1802:	b084      	sub	sp, #16
    1804:	af00      	add	r7, sp, #0
    1806:	6078      	str	r0, [r7, #4]
    1808:	6039      	str	r1, [r7, #0]
	uint32_t PWM_clock_freq_hz = clk_get_freq_hz(CLK_FAB);
    180a:	f04f 0000 	mov.w	r0, #0
    180e:	f000 fdf7 	bl	2400 <clk_get_freq_hz>
    1812:	4603      	mov	r3, r0
    1814:	60bb      	str	r3, [r7, #8]
	ASSERT(PWM_period_freq_hz < PWM_clock_freq_hz);
    1816:	683a      	ldr	r2, [r7, #0]
    1818:	68bb      	ldr	r3, [r7, #8]
    181a:	429a      	cmp	r2, r3
    181c:	d300      	bcc.n	1820 <PWM_set_period_freq+0x20>
    181e:	be00      	bkpt	0x0000
	uint32_t PWM_period_cc = (uint32_t)((double)PWM_clock_freq_hz / (double)PWM_period_freq_hz);
    1820:	68b8      	ldr	r0, [r7, #8]
    1822:	f003 f8f5 	bl	4a10 <__aeabi_ui2d>
    1826:	4604      	mov	r4, r0
    1828:	460d      	mov	r5, r1
    182a:	6838      	ldr	r0, [r7, #0]
    182c:	f003 f8f0 	bl	4a10 <__aeabi_ui2d>
    1830:	4602      	mov	r2, r0
    1832:	460b      	mov	r3, r1
    1834:	4620      	mov	r0, r4
    1836:	4629      	mov	r1, r5
    1838:	f003 fa8a 	bl	4d50 <__aeabi_ddiv>
    183c:	4602      	mov	r2, r0
    183e:	460b      	mov	r3, r1
    1840:	4610      	mov	r0, r2
    1842:	4619      	mov	r1, r3
    1844:	f003 fbf4 	bl	5030 <__aeabi_d2uiz>
    1848:	4603      	mov	r3, r0
    184a:	60fb      	str	r3, [r7, #12]
	PWM_set_period_cc(PWM_inst, PWM_period_cc);
    184c:	6878      	ldr	r0, [r7, #4]
    184e:	68f9      	ldr	r1, [r7, #12]
    1850:	f7ff ffa8 	bl	17a4 <PWM_set_period_cc>
}
    1854:	f107 0710 	add.w	r7, r7, #16
    1858:	46bd      	mov	sp, r7
    185a:	bdb0      	pop	{r4, r5, r7, pc}

0000185c <PWM_set_duty_cycle>:

void PWM_set_duty_cycle(PWM_inst_t* PWM_inst, double PWM_duty_cycle) {
    185c:	b590      	push	{r4, r7, lr}
    185e:	b087      	sub	sp, #28
    1860:	af00      	add	r7, sp, #0
    1862:	60f8      	str	r0, [r7, #12]
    1864:	e9c7 2300 	strd	r2, r3, [r7]
	ASSERT(PWM_duty_cycle <= 1.0);
    1868:	f04f 0300 	mov.w	r3, #0
    186c:	461c      	mov	r4, r3
    186e:	e9d7 0100 	ldrd	r0, r1, [r7]
    1872:	f04f 0200 	mov.w	r2, #0
    1876:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    187a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
    187e:	f003 fbb9 	bl	4ff4 <__aeabi_dcmple>
    1882:	4603      	mov	r3, r0
    1884:	2b00      	cmp	r3, #0
    1886:	d002      	beq.n	188e <PWM_set_duty_cycle+0x32>
    1888:	f04f 0301 	mov.w	r3, #1
    188c:	461c      	mov	r4, r3
    188e:	b2e3      	uxtb	r3, r4
    1890:	f083 0301 	eor.w	r3, r3, #1
    1894:	b2db      	uxtb	r3, r3
    1896:	2b00      	cmp	r3, #0
    1898:	d000      	beq.n	189c <PWM_set_duty_cycle+0x40>
    189a:	be00      	bkpt	0x0000
	uint32_t PWM_period_cc = PWM_get_period_cc(PWM_inst);
    189c:	68f8      	ldr	r0, [r7, #12]
    189e:	f7ff ffa1 	bl	17e4 <PWM_get_period_cc>
    18a2:	4603      	mov	r3, r0
    18a4:	613b      	str	r3, [r7, #16]
	uint32_t PWM_pulse_width_cc = (uint32_t)(PWM_duty_cycle * (double)PWM_period_cc);
    18a6:	6938      	ldr	r0, [r7, #16]
    18a8:	f003 f8b2 	bl	4a10 <__aeabi_ui2d>
    18ac:	4602      	mov	r2, r0
    18ae:	460b      	mov	r3, r1
    18b0:	4610      	mov	r0, r2
    18b2:	4619      	mov	r1, r3
    18b4:	e9d7 2300 	ldrd	r2, r3, [r7]
    18b8:	f003 f920 	bl	4afc <__aeabi_dmul>
    18bc:	4602      	mov	r2, r0
    18be:	460b      	mov	r3, r1
    18c0:	4610      	mov	r0, r2
    18c2:	4619      	mov	r1, r3
    18c4:	f003 fbb4 	bl	5030 <__aeabi_d2uiz>
    18c8:	4603      	mov	r3, r0
    18ca:	617b      	str	r3, [r7, #20]
	PWM_set_pulse_width_cc(PWM_inst, PWM_pulse_width_cc);
    18cc:	6978      	ldr	r0, [r7, #20]
    18ce:	f003 f89f 	bl	4a10 <__aeabi_ui2d>
    18d2:	4602      	mov	r2, r0
    18d4:	460b      	mov	r3, r1
    18d6:	68f8      	ldr	r0, [r7, #12]
    18d8:	f7ff ff72 	bl	17c0 <PWM_set_pulse_width_cc>
}
    18dc:	f107 071c 	add.w	r7, r7, #28
    18e0:	46bd      	mov	sp, r7
    18e2:	bd90      	pop	{r4, r7, pc}

000018e4 <PWM_set>:

void PWM_set(PWM_inst_t* PWM_inst, uint32_t PWM_period_freq_hz, double PWM_duty_cycle) {
    18e4:	b580      	push	{r7, lr}
    18e6:	b084      	sub	sp, #16
    18e8:	af00      	add	r7, sp, #0
    18ea:	60f8      	str	r0, [r7, #12]
    18ec:	60b9      	str	r1, [r7, #8]
    18ee:	e9c7 2300 	strd	r2, r3, [r7]
	PWM_set_period_freq(PWM_inst, PWM_period_freq_hz);
    18f2:	68f8      	ldr	r0, [r7, #12]
    18f4:	68b9      	ldr	r1, [r7, #8]
    18f6:	f7ff ff83 	bl	1800 <PWM_set_period_freq>
	PWM_set_duty_cycle(PWM_inst, PWM_duty_cycle);
    18fa:	68f8      	ldr	r0, [r7, #12]
    18fc:	e9d7 2300 	ldrd	r2, r3, [r7]
    1900:	f7ff ffac 	bl	185c <PWM_set_duty_cycle>
}
    1904:	f107 0710 	add.w	r7, r7, #16
    1908:	46bd      	mov	sp, r7
    190a:	bd80      	pop	{r7, pc}

0000190c <ps_init>:
#include "../sleep/sleep.h"
#include "../clk/clk.h"



void ps_init(ps_inst_t* ps_inst,  char** ps_names, size_t ps_count) {
    190c:	b590      	push	{r4, r7, lr}
    190e:	b087      	sub	sp, #28
    1910:	af00      	add	r7, sp, #0
    1912:	60f8      	str	r0, [r7, #12]
    1914:	60b9      	str	r1, [r7, #8]
    1916:	607a      	str	r2, [r7, #4]
	ps_inst->ps_count = ps_count;
    1918:	68fb      	ldr	r3, [r7, #12]
    191a:	687a      	ldr	r2, [r7, #4]
    191c:	601a      	str	r2, [r3, #0]
	ps_inst->ps_vals = (uint16_t*)malloc(ps_count * sizeof(uint16_t));
    191e:	687b      	ldr	r3, [r7, #4]
    1920:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1924:	4618      	mov	r0, r3
    1926:	f003 fbd3 	bl	50d0 <malloc>
    192a:	4603      	mov	r3, r0
    192c:	461a      	mov	r2, r3
    192e:	68fb      	ldr	r3, [r7, #12]
    1930:	605a      	str	r2, [r3, #4]
	ps_inst->ps_offsets = (uint16_t*)malloc(ps_count * sizeof(uint16_t));
    1932:	687b      	ldr	r3, [r7, #4]
    1934:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1938:	4618      	mov	r0, r3
    193a:	f003 fbc9 	bl	50d0 <malloc>
    193e:	4603      	mov	r3, r0
    1940:	461a      	mov	r2, r3
    1942:	68fb      	ldr	r3, [r7, #12]
    1944:	609a      	str	r2, [r3, #8]
	ps_inst->ps_offset_max = 0;
    1946:	68fb      	ldr	r3, [r7, #12]
    1948:	f04f 0200 	mov.w	r2, #0
    194c:	819a      	strh	r2, [r3, #12]
	ps_inst->ps_val_ambient = 0;
    194e:	68fb      	ldr	r3, [r7, #12]
    1950:	f04f 0200 	mov.w	r2, #0
    1954:	81da      	strh	r2, [r3, #14]
	ps_inst->ps_rank = (size_t*)malloc(ps_count * sizeof(size_t));
    1956:	687b      	ldr	r3, [r7, #4]
    1958:	ea4f 0383 	mov.w	r3, r3, lsl #2
    195c:	4618      	mov	r0, r3
    195e:	f003 fbb7 	bl	50d0 <malloc>
    1962:	4603      	mov	r3, r0
    1964:	461a      	mov	r2, r3
    1966:	68fb      	ldr	r3, [r7, #12]
    1968:	611a      	str	r2, [r3, #16]
	ps_inst->ps_samples = (uint16_t**)malloc(ps_count * sizeof(uint16_t*));
    196a:	687b      	ldr	r3, [r7, #4]
    196c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1970:	4618      	mov	r0, r3
    1972:	f003 fbad 	bl	50d0 <malloc>
    1976:	4603      	mov	r3, r0
    1978:	461a      	mov	r2, r3
    197a:	68fb      	ldr	r3, [r7, #12]
    197c:	615a      	str	r2, [r3, #20]
	ps_inst->ps_sample_count = 0;
    197e:	68fb      	ldr	r3, [r7, #12]
    1980:	f04f 0200 	mov.w	r2, #0
    1984:	619a      	str	r2, [r3, #24]
	ps_inst->ace_handlers = (ace_channel_handle_t*)malloc(ps_count * sizeof(ace_channel_handle_t));
    1986:	6878      	ldr	r0, [r7, #4]
    1988:	f003 fba2 	bl	50d0 <malloc>
    198c:	4603      	mov	r3, r0
    198e:	461a      	mov	r2, r3
    1990:	68fb      	ldr	r3, [r7, #12]
    1992:	61da      	str	r2, [r3, #28]

	ACE_init();
    1994:	f002 f9c8 	bl	3d28 <ACE_init>
	size_t i = 0;
    1998:	f04f 0300 	mov.w	r3, #0
    199c:	617b      	str	r3, [r7, #20]
	for(; i < ps_count; ++i) {
    199e:	e037      	b.n	1a10 <ps_init+0x104>
		ps_inst->ace_handlers[i] = ACE_get_channel_handle((const uint8_t *)ps_names[i]);
    19a0:	68fb      	ldr	r3, [r7, #12]
    19a2:	69da      	ldr	r2, [r3, #28]
    19a4:	697b      	ldr	r3, [r7, #20]
    19a6:	eb02 0403 	add.w	r4, r2, r3
    19aa:	697b      	ldr	r3, [r7, #20]
    19ac:	ea4f 0283 	mov.w	r2, r3, lsl #2
    19b0:	68bb      	ldr	r3, [r7, #8]
    19b2:	4413      	add	r3, r2
    19b4:	681b      	ldr	r3, [r3, #0]
    19b6:	4618      	mov	r0, r3
    19b8:	f002 f9be 	bl	3d38 <ACE_get_channel_handle>
    19bc:	4603      	mov	r3, r0
    19be:	7023      	strb	r3, [r4, #0]
		ps_inst->ps_vals[i] = 0;
    19c0:	68fb      	ldr	r3, [r7, #12]
    19c2:	685a      	ldr	r2, [r3, #4]
    19c4:	697b      	ldr	r3, [r7, #20]
    19c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    19ca:	4413      	add	r3, r2
    19cc:	f04f 0200 	mov.w	r2, #0
    19d0:	801a      	strh	r2, [r3, #0]
		ps_inst->ps_rank[i] = 0;
    19d2:	68fb      	ldr	r3, [r7, #12]
    19d4:	691a      	ldr	r2, [r3, #16]
    19d6:	697b      	ldr	r3, [r7, #20]
    19d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    19dc:	4413      	add	r3, r2
    19de:	f04f 0200 	mov.w	r2, #0
    19e2:	601a      	str	r2, [r3, #0]
		ps_inst->ps_offsets[i] = 0;
    19e4:	68fb      	ldr	r3, [r7, #12]
    19e6:	689a      	ldr	r2, [r3, #8]
    19e8:	697b      	ldr	r3, [r7, #20]
    19ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    19ee:	4413      	add	r3, r2
    19f0:	f04f 0200 	mov.w	r2, #0
    19f4:	801a      	strh	r2, [r3, #0]
		ps_inst->ps_samples[i] = NULL;
    19f6:	68fb      	ldr	r3, [r7, #12]
    19f8:	695a      	ldr	r2, [r3, #20]
    19fa:	697b      	ldr	r3, [r7, #20]
    19fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1a00:	4413      	add	r3, r2
    1a02:	f04f 0200 	mov.w	r2, #0
    1a06:	601a      	str	r2, [r3, #0]
	ps_inst->ps_sample_count = 0;
	ps_inst->ace_handlers = (ace_channel_handle_t*)malloc(ps_count * sizeof(ace_channel_handle_t));

	ACE_init();
	size_t i = 0;
	for(; i < ps_count; ++i) {
    1a08:	697b      	ldr	r3, [r7, #20]
    1a0a:	f103 0301 	add.w	r3, r3, #1
    1a0e:	617b      	str	r3, [r7, #20]
    1a10:	697a      	ldr	r2, [r7, #20]
    1a12:	687b      	ldr	r3, [r7, #4]
    1a14:	429a      	cmp	r2, r3
    1a16:	d3c3      	bcc.n	19a0 <ps_init+0x94>
		ps_inst->ps_vals[i] = 0;
		ps_inst->ps_rank[i] = 0;
		ps_inst->ps_offsets[i] = 0;
		ps_inst->ps_samples[i] = NULL;
	}
}
    1a18:	f107 071c 	add.w	r7, r7, #28
    1a1c:	46bd      	mov	sp, r7
    1a1e:	bd90      	pop	{r4, r7, pc}

00001a20 <ps_id_inbounds>:
	free(ps_inst->ace_handlers);
	ps_sample_destroy(ps_inst);
	free(ps_inst->ps_samples);
}

int ps_id_inbounds(ps_inst_t* ps_inst, size_t ps_id) {
    1a20:	b480      	push	{r7}
    1a22:	b083      	sub	sp, #12
    1a24:	af00      	add	r7, sp, #0
    1a26:	6078      	str	r0, [r7, #4]
    1a28:	6039      	str	r1, [r7, #0]
	return (ps_id < ps_inst->ps_count);
    1a2a:	687b      	ldr	r3, [r7, #4]
    1a2c:	681a      	ldr	r2, [r3, #0]
    1a2e:	683b      	ldr	r3, [r7, #0]
    1a30:	429a      	cmp	r2, r3
    1a32:	bf94      	ite	ls
    1a34:	2300      	movls	r3, #0
    1a36:	2301      	movhi	r3, #1
}
    1a38:	4618      	mov	r0, r3
    1a3a:	f107 070c 	add.w	r7, r7, #12
    1a3e:	46bd      	mov	sp, r7
    1a40:	bc80      	pop	{r7}
    1a42:	4770      	bx	lr

00001a44 <ps_id_get_min>:

size_t ps_id_get_min(ps_inst_t* ps_inst) {
    1a44:	b580      	push	{r7, lr}
    1a46:	b082      	sub	sp, #8
    1a48:	af00      	add	r7, sp, #0
    1a4a:	6078      	str	r0, [r7, #4]
	return ps_rank_get(ps_inst, 0);
    1a4c:	6878      	ldr	r0, [r7, #4]
    1a4e:	f04f 0100 	mov.w	r1, #0
    1a52:	f000 fac7 	bl	1fe4 <ps_rank_get>
    1a56:	4603      	mov	r3, r0
}
    1a58:	4618      	mov	r0, r3
    1a5a:	f107 0708 	add.w	r7, r7, #8
    1a5e:	46bd      	mov	sp, r7
    1a60:	bd80      	pop	{r7, pc}
    1a62:	bf00      	nop

00001a64 <ps_sample_init>:

void ps_sample_init(ps_inst_t* ps_inst, uint32_t ps_sample_count) {
    1a64:	b590      	push	{r4, r7, lr}
    1a66:	b085      	sub	sp, #20
    1a68:	af00      	add	r7, sp, #0
    1a6a:	6078      	str	r0, [r7, #4]
    1a6c:	6039      	str	r1, [r7, #0]
	size_t i = 0;
    1a6e:	f04f 0300 	mov.w	r3, #0
    1a72:	60fb      	str	r3, [r7, #12]
	for(; i < ps_inst->ps_count; ++i) {
    1a74:	e012      	b.n	1a9c <ps_sample_init+0x38>
		ps_inst->ps_samples[i] = (uint16_t*)malloc(ps_sample_count * sizeof(uint16_t));
    1a76:	687b      	ldr	r3, [r7, #4]
    1a78:	695a      	ldr	r2, [r3, #20]
    1a7a:	68fb      	ldr	r3, [r7, #12]
    1a7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1a80:	eb02 0403 	add.w	r4, r2, r3
    1a84:	683b      	ldr	r3, [r7, #0]
    1a86:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1a8a:	4618      	mov	r0, r3
    1a8c:	f003 fb20 	bl	50d0 <malloc>
    1a90:	4603      	mov	r3, r0
    1a92:	6023      	str	r3, [r4, #0]
	return ps_rank_get(ps_inst, 0);
}

void ps_sample_init(ps_inst_t* ps_inst, uint32_t ps_sample_count) {
	size_t i = 0;
	for(; i < ps_inst->ps_count; ++i) {
    1a94:	68fb      	ldr	r3, [r7, #12]
    1a96:	f103 0301 	add.w	r3, r3, #1
    1a9a:	60fb      	str	r3, [r7, #12]
    1a9c:	687b      	ldr	r3, [r7, #4]
    1a9e:	681a      	ldr	r2, [r3, #0]
    1aa0:	68fb      	ldr	r3, [r7, #12]
    1aa2:	429a      	cmp	r2, r3
    1aa4:	d8e7      	bhi.n	1a76 <ps_sample_init+0x12>
		ps_inst->ps_samples[i] = (uint16_t*)malloc(ps_sample_count * sizeof(uint16_t));
	}
	ps_inst->ps_sample_count = ps_sample_count;
    1aa6:	687b      	ldr	r3, [r7, #4]
    1aa8:	683a      	ldr	r2, [r7, #0]
    1aaa:	619a      	str	r2, [r3, #24]
}
    1aac:	f107 0714 	add.w	r7, r7, #20
    1ab0:	46bd      	mov	sp, r7
    1ab2:	bd90      	pop	{r4, r7, pc}

00001ab4 <ps_sample_destroy>:

void ps_sample_destroy(ps_inst_t* ps_inst) {
    1ab4:	b580      	push	{r7, lr}
    1ab6:	b084      	sub	sp, #16
    1ab8:	af00      	add	r7, sp, #0
    1aba:	6078      	str	r0, [r7, #4]
	size_t i = 0;
    1abc:	f04f 0300 	mov.w	r3, #0
    1ac0:	60fb      	str	r3, [r7, #12]
	for(; i < ps_inst->ps_count; ++i) {
    1ac2:	e01f      	b.n	1b04 <ps_sample_destroy+0x50>
		if(ps_inst->ps_samples[i]) {
    1ac4:	687b      	ldr	r3, [r7, #4]
    1ac6:	695a      	ldr	r2, [r3, #20]
    1ac8:	68fb      	ldr	r3, [r7, #12]
    1aca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1ace:	4413      	add	r3, r2
    1ad0:	681b      	ldr	r3, [r3, #0]
    1ad2:	2b00      	cmp	r3, #0
    1ad4:	d012      	beq.n	1afc <ps_sample_destroy+0x48>
			free(ps_inst->ps_samples[i]);
    1ad6:	687b      	ldr	r3, [r7, #4]
    1ad8:	695a      	ldr	r2, [r3, #20]
    1ada:	68fb      	ldr	r3, [r7, #12]
    1adc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1ae0:	4413      	add	r3, r2
    1ae2:	681b      	ldr	r3, [r3, #0]
    1ae4:	4618      	mov	r0, r3
    1ae6:	f003 faeb 	bl	50c0 <free>
			ps_inst->ps_samples[i] = NULL;
    1aea:	687b      	ldr	r3, [r7, #4]
    1aec:	695a      	ldr	r2, [r3, #20]
    1aee:	68fb      	ldr	r3, [r7, #12]
    1af0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1af4:	4413      	add	r3, r2
    1af6:	f04f 0200 	mov.w	r2, #0
    1afa:	601a      	str	r2, [r3, #0]
	ps_inst->ps_sample_count = ps_sample_count;
}

void ps_sample_destroy(ps_inst_t* ps_inst) {
	size_t i = 0;
	for(; i < ps_inst->ps_count; ++i) {
    1afc:	68fb      	ldr	r3, [r7, #12]
    1afe:	f103 0301 	add.w	r3, r3, #1
    1b02:	60fb      	str	r3, [r7, #12]
    1b04:	687b      	ldr	r3, [r7, #4]
    1b06:	681a      	ldr	r2, [r3, #0]
    1b08:	68fb      	ldr	r3, [r7, #12]
    1b0a:	429a      	cmp	r2, r3
    1b0c:	d8da      	bhi.n	1ac4 <ps_sample_destroy+0x10>
		if(ps_inst->ps_samples[i]) {
			free(ps_inst->ps_samples[i]);
			ps_inst->ps_samples[i] = NULL;
		}
	}
	ps_inst->ps_sample_count = 0;
    1b0e:	687b      	ldr	r3, [r7, #4]
    1b10:	f04f 0200 	mov.w	r2, #0
    1b14:	619a      	str	r2, [r3, #24]
}
    1b16:	f107 0710 	add.w	r7, r7, #16
    1b1a:	46bd      	mov	sp, r7
    1b1c:	bd80      	pop	{r7, pc}
    1b1e:	bf00      	nop

00001b20 <ps_aggregate_mean>:

void ps_aggregate_mean(ps_inst_t* ps_inst) {
    1b20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1b24:	b087      	sub	sp, #28
    1b26:	af00      	add	r7, sp, #0
    1b28:	6078      	str	r0, [r7, #4]
    1b2a:	4669      	mov	r1, sp
    1b2c:	460e      	mov	r6, r1
	uint32_t totals[ps_inst->ps_count];
    1b2e:	6879      	ldr	r1, [r7, #4]
    1b30:	f8d1 c000 	ldr.w	ip, [r1]
    1b34:	4661      	mov	r1, ip
    1b36:	f101 31ff 	add.w	r1, r1, #4294967295
    1b3a:	60b9      	str	r1, [r7, #8]
    1b3c:	4660      	mov	r0, ip
    1b3e:	f04f 0100 	mov.w	r1, #0
    1b42:	f04f 38ff 	mov.w	r8, #4294967295
    1b46:	f04f 090f 	mov.w	r9, #15
    1b4a:	ea00 0008 	and.w	r0, r0, r8
    1b4e:	ea01 0109 	and.w	r1, r1, r9
    1b52:	ea4f 68d0 	mov.w	r8, r0, lsr #27
    1b56:	ea4f 1541 	mov.w	r5, r1, lsl #5
    1b5a:	ea48 0505 	orr.w	r5, r8, r5
    1b5e:	ea4f 1440 	mov.w	r4, r0, lsl #5
    1b62:	f04f 30ff 	mov.w	r0, #4294967295
    1b66:	f04f 010f 	mov.w	r1, #15
    1b6a:	ea04 0400 	and.w	r4, r4, r0
    1b6e:	ea05 0501 	and.w	r5, r5, r1
    1b72:	4660      	mov	r0, ip
    1b74:	f04f 0100 	mov.w	r1, #0
    1b78:	f04f 34ff 	mov.w	r4, #4294967295
    1b7c:	f04f 050f 	mov.w	r5, #15
    1b80:	ea00 0004 	and.w	r0, r0, r4
    1b84:	ea01 0105 	and.w	r1, r1, r5
    1b88:	ea4f 64d0 	mov.w	r4, r0, lsr #27
    1b8c:	ea4f 1341 	mov.w	r3, r1, lsl #5
    1b90:	ea44 0303 	orr.w	r3, r4, r3
    1b94:	ea4f 1240 	mov.w	r2, r0, lsl #5
    1b98:	f04f 30ff 	mov.w	r0, #4294967295
    1b9c:	f04f 010f 	mov.w	r1, #15
    1ba0:	ea02 0200 	and.w	r2, r2, r0
    1ba4:	ea03 0301 	and.w	r3, r3, r1
    1ba8:	ea4f 038c 	mov.w	r3, ip, lsl #2
    1bac:	f103 0307 	add.w	r3, r3, #7
    1bb0:	f103 0307 	add.w	r3, r3, #7
    1bb4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    1bb8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1bbc:	ebad 0d03 	sub.w	sp, sp, r3
    1bc0:	466b      	mov	r3, sp
    1bc2:	f103 0307 	add.w	r3, r3, #7
    1bc6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    1bca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1bce:	60fb      	str	r3, [r7, #12]
	size_t i, j;
	for(i = 0; i < ps_inst->ps_count; ++i) {
    1bd0:	f04f 0300 	mov.w	r3, #0
    1bd4:	613b      	str	r3, [r7, #16]
    1bd6:	e050      	b.n	1c7a <ps_aggregate_mean+0x15a>
		totals[i] = 0;
    1bd8:	693a      	ldr	r2, [r7, #16]
    1bda:	68fb      	ldr	r3, [r7, #12]
    1bdc:	f04f 0100 	mov.w	r1, #0
    1be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for(j = 0; j < ps_inst->ps_sample_count; ++j) {
    1be4:	f04f 0300 	mov.w	r3, #0
    1be8:	617b      	str	r3, [r7, #20]
    1bea:	e018      	b.n	1c1e <ps_aggregate_mean+0xfe>
			totals[i] += ps_inst->ps_samples[i][j];
    1bec:	693a      	ldr	r2, [r7, #16]
    1bee:	6939      	ldr	r1, [r7, #16]
    1bf0:	68fb      	ldr	r3, [r7, #12]
    1bf2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
    1bf6:	687b      	ldr	r3, [r7, #4]
    1bf8:	6958      	ldr	r0, [r3, #20]
    1bfa:	693b      	ldr	r3, [r7, #16]
    1bfc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1c00:	4403      	add	r3, r0
    1c02:	6818      	ldr	r0, [r3, #0]
    1c04:	697b      	ldr	r3, [r7, #20]
    1c06:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1c0a:	4403      	add	r3, r0
    1c0c:	881b      	ldrh	r3, [r3, #0]
    1c0e:	4419      	add	r1, r3
    1c10:	68fb      	ldr	r3, [r7, #12]
    1c12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
void ps_aggregate_mean(ps_inst_t* ps_inst) {
	uint32_t totals[ps_inst->ps_count];
	size_t i, j;
	for(i = 0; i < ps_inst->ps_count; ++i) {
		totals[i] = 0;
		for(j = 0; j < ps_inst->ps_sample_count; ++j) {
    1c16:	697b      	ldr	r3, [r7, #20]
    1c18:	f103 0301 	add.w	r3, r3, #1
    1c1c:	617b      	str	r3, [r7, #20]
    1c1e:	687b      	ldr	r3, [r7, #4]
    1c20:	699a      	ldr	r2, [r3, #24]
    1c22:	697b      	ldr	r3, [r7, #20]
    1c24:	429a      	cmp	r2, r3
    1c26:	d8e1      	bhi.n	1bec <ps_aggregate_mean+0xcc>
			totals[i] += ps_inst->ps_samples[i][j];
		}
		ps_inst->ps_vals[i] = (uint16_t)((double)totals[i] / (double)(ps_inst->ps_sample_count));
    1c28:	687b      	ldr	r3, [r7, #4]
    1c2a:	685a      	ldr	r2, [r3, #4]
    1c2c:	693b      	ldr	r3, [r7, #16]
    1c2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1c32:	eb02 0803 	add.w	r8, r2, r3
    1c36:	693a      	ldr	r2, [r7, #16]
    1c38:	68fb      	ldr	r3, [r7, #12]
    1c3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1c3e:	4618      	mov	r0, r3
    1c40:	f002 fee6 	bl	4a10 <__aeabi_ui2d>
    1c44:	4604      	mov	r4, r0
    1c46:	460d      	mov	r5, r1
    1c48:	687b      	ldr	r3, [r7, #4]
    1c4a:	699b      	ldr	r3, [r3, #24]
    1c4c:	4618      	mov	r0, r3
    1c4e:	f002 fedf 	bl	4a10 <__aeabi_ui2d>
    1c52:	4602      	mov	r2, r0
    1c54:	460b      	mov	r3, r1
    1c56:	4620      	mov	r0, r4
    1c58:	4629      	mov	r1, r5
    1c5a:	f003 f879 	bl	4d50 <__aeabi_ddiv>
    1c5e:	4602      	mov	r2, r0
    1c60:	460b      	mov	r3, r1
    1c62:	4610      	mov	r0, r2
    1c64:	4619      	mov	r1, r3
    1c66:	f003 f9e3 	bl	5030 <__aeabi_d2uiz>
    1c6a:	4603      	mov	r3, r0
    1c6c:	b29b      	uxth	r3, r3
    1c6e:	f8a8 3000 	strh.w	r3, [r8]
}

void ps_aggregate_mean(ps_inst_t* ps_inst) {
	uint32_t totals[ps_inst->ps_count];
	size_t i, j;
	for(i = 0; i < ps_inst->ps_count; ++i) {
    1c72:	693b      	ldr	r3, [r7, #16]
    1c74:	f103 0301 	add.w	r3, r3, #1
    1c78:	613b      	str	r3, [r7, #16]
    1c7a:	687b      	ldr	r3, [r7, #4]
    1c7c:	681a      	ldr	r2, [r3, #0]
    1c7e:	693b      	ldr	r3, [r7, #16]
    1c80:	429a      	cmp	r2, r3
    1c82:	d8a9      	bhi.n	1bd8 <ps_aggregate_mean+0xb8>
    1c84:	46b5      	mov	sp, r6
		for(j = 0; j < ps_inst->ps_sample_count; ++j) {
			totals[i] += ps_inst->ps_samples[i][j];
		}
		ps_inst->ps_vals[i] = (uint16_t)((double)totals[i] / (double)(ps_inst->ps_sample_count));
	}
}
    1c86:	f107 071c 	add.w	r7, r7, #28
    1c8a:	46bd      	mov	sp, r7
    1c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00001c90 <ps_sample>:

void ps_aggregate_median(ps_inst_t* ps_inst) {}

void ps_sample(ps_inst_t* ps_inst, uint32_t ps_sample_count, ps_aggregate_t ps_aggregate) {
    1c90:	b580      	push	{r7, lr}
    1c92:	b088      	sub	sp, #32
    1c94:	af00      	add	r7, sp, #0
    1c96:	60f8      	str	r0, [r7, #12]
    1c98:	60b9      	str	r1, [r7, #8]
    1c9a:	607a      	str	r2, [r7, #4]
	size_t i, j;
	ps_sample_destroy(ps_inst);
    1c9c:	68f8      	ldr	r0, [r7, #12]
    1c9e:	f7ff ff09 	bl	1ab4 <ps_sample_destroy>
	ps_sample_init(ps_inst, ps_sample_count);
    1ca2:	68f8      	ldr	r0, [r7, #12]
    1ca4:	68b9      	ldr	r1, [r7, #8]
    1ca6:	f7ff fedd 	bl	1a64 <ps_sample_init>

	uint32_t ps_sample_nsecs = (uint32_t)((double)1E9/(double)clk_get_freq_hz(CLK_ADC));
    1caa:	f04f 0004 	mov.w	r0, #4
    1cae:	f000 fba7 	bl	2400 <clk_get_freq_hz>
    1cb2:	4603      	mov	r3, r0
    1cb4:	4618      	mov	r0, r3
    1cb6:	f002 feab 	bl	4a10 <__aeabi_ui2d>
    1cba:	4602      	mov	r2, r0
    1cbc:	460b      	mov	r3, r1
    1cbe:	a140      	add	r1, pc, #256	; (adr r1, 1dc0 <ps_sample+0x130>)
    1cc0:	e9d1 0100 	ldrd	r0, r1, [r1]
    1cc4:	f003 f844 	bl	4d50 <__aeabi_ddiv>
    1cc8:	4602      	mov	r2, r0
    1cca:	460b      	mov	r3, r1
    1ccc:	4610      	mov	r0, r2
    1cce:	4619      	mov	r1, r3
    1cd0:	f003 f9ae 	bl	5030 <__aeabi_d2uiz>
    1cd4:	4603      	mov	r3, r0
    1cd6:	61bb      	str	r3, [r7, #24]
	for(i = 0; i < ps_sample_count; ++i) {
    1cd8:	f04f 0300 	mov.w	r3, #0
    1cdc:	613b      	str	r3, [r7, #16]
    1cde:	e038      	b.n	1d52 <ps_sample+0xc2>
		for(j = 0; j < ps_inst->ps_count; ++j) {
    1ce0:	f04f 0300 	mov.w	r3, #0
    1ce4:	617b      	str	r3, [r7, #20]
    1ce6:	e028      	b.n	1d3a <ps_sample+0xaa>
			uint16_t ace_sample = ACE_get_ppe_sample(ps_inst->ace_handlers[j]);
    1ce8:	68fb      	ldr	r3, [r7, #12]
    1cea:	69da      	ldr	r2, [r3, #28]
    1cec:	697b      	ldr	r3, [r7, #20]
    1cee:	4413      	add	r3, r2
    1cf0:	781b      	ldrb	r3, [r3, #0]
    1cf2:	4618      	mov	r0, r3
    1cf4:	f002 f85a 	bl	3dac <ACE_get_ppe_sample>
    1cf8:	4603      	mov	r3, r0
    1cfa:	83fb      	strh	r3, [r7, #30]
			//Guarantees result >= 0. Susceptible to overflow if adc returns vals near min of uint16_t
			ps_inst->ps_samples[j][i] = ace_sample + ps_inst->ps_offset_max - ps_inst->ps_offsets[j];
    1cfc:	68fb      	ldr	r3, [r7, #12]
    1cfe:	695a      	ldr	r2, [r3, #20]
    1d00:	697b      	ldr	r3, [r7, #20]
    1d02:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1d06:	4413      	add	r3, r2
    1d08:	681a      	ldr	r2, [r3, #0]
    1d0a:	693b      	ldr	r3, [r7, #16]
    1d0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1d10:	4413      	add	r3, r2
    1d12:	68fa      	ldr	r2, [r7, #12]
    1d14:	8991      	ldrh	r1, [r2, #12]
    1d16:	8bfa      	ldrh	r2, [r7, #30]
    1d18:	440a      	add	r2, r1
    1d1a:	b291      	uxth	r1, r2
    1d1c:	68fa      	ldr	r2, [r7, #12]
    1d1e:	6890      	ldr	r0, [r2, #8]
    1d20:	697a      	ldr	r2, [r7, #20]
    1d22:	ea4f 0242 	mov.w	r2, r2, lsl #1
    1d26:	4402      	add	r2, r0
    1d28:	8812      	ldrh	r2, [r2, #0]
    1d2a:	ebc2 0201 	rsb	r2, r2, r1
    1d2e:	b292      	uxth	r2, r2
    1d30:	801a      	strh	r2, [r3, #0]
	ps_sample_destroy(ps_inst);
	ps_sample_init(ps_inst, ps_sample_count);

	uint32_t ps_sample_nsecs = (uint32_t)((double)1E9/(double)clk_get_freq_hz(CLK_ADC));
	for(i = 0; i < ps_sample_count; ++i) {
		for(j = 0; j < ps_inst->ps_count; ++j) {
    1d32:	697b      	ldr	r3, [r7, #20]
    1d34:	f103 0301 	add.w	r3, r3, #1
    1d38:	617b      	str	r3, [r7, #20]
    1d3a:	68fb      	ldr	r3, [r7, #12]
    1d3c:	681a      	ldr	r2, [r3, #0]
    1d3e:	697b      	ldr	r3, [r7, #20]
    1d40:	429a      	cmp	r2, r3
    1d42:	d8d1      	bhi.n	1ce8 <ps_sample+0x58>
			uint16_t ace_sample = ACE_get_ppe_sample(ps_inst->ace_handlers[j]);
			//Guarantees result >= 0. Susceptible to overflow if adc returns vals near min of uint16_t
			ps_inst->ps_samples[j][i] = ace_sample + ps_inst->ps_offset_max - ps_inst->ps_offsets[j];
		}
		nsleep(ps_sample_nsecs);
    1d44:	69b8      	ldr	r0, [r7, #24]
    1d46:	f7fe fef9 	bl	b3c <nsleep>
	size_t i, j;
	ps_sample_destroy(ps_inst);
	ps_sample_init(ps_inst, ps_sample_count);

	uint32_t ps_sample_nsecs = (uint32_t)((double)1E9/(double)clk_get_freq_hz(CLK_ADC));
	for(i = 0; i < ps_sample_count; ++i) {
    1d4a:	693b      	ldr	r3, [r7, #16]
    1d4c:	f103 0301 	add.w	r3, r3, #1
    1d50:	613b      	str	r3, [r7, #16]
    1d52:	693a      	ldr	r2, [r7, #16]
    1d54:	68bb      	ldr	r3, [r7, #8]
    1d56:	429a      	cmp	r2, r3
    1d58:	d3c2      	bcc.n	1ce0 <ps_sample+0x50>
			//Guarantees result >= 0. Susceptible to overflow if adc returns vals near min of uint16_t
			ps_inst->ps_samples[j][i] = ace_sample + ps_inst->ps_offset_max - ps_inst->ps_offsets[j];
		}
		nsleep(ps_sample_nsecs);
	}
	if(ps_aggregate) {
    1d5a:	687b      	ldr	r3, [r7, #4]
    1d5c:	2b00      	cmp	r3, #0
    1d5e:	d003      	beq.n	1d68 <ps_sample+0xd8>
		ps_aggregate(ps_inst);
    1d60:	687b      	ldr	r3, [r7, #4]
    1d62:	68f8      	ldr	r0, [r7, #12]
    1d64:	4798      	blx	r3
    1d66:	e022      	b.n	1dae <ps_sample+0x11e>
	}
	else {
		for(j = 0; j < ps_inst->ps_count; ++j) {
    1d68:	f04f 0300 	mov.w	r3, #0
    1d6c:	617b      	str	r3, [r7, #20]
    1d6e:	e019      	b.n	1da4 <ps_sample+0x114>
			ps_inst->ps_vals[j]= ps_inst->ps_samples[j][ps_inst->ps_sample_count - 1];
    1d70:	68fb      	ldr	r3, [r7, #12]
    1d72:	685a      	ldr	r2, [r3, #4]
    1d74:	697b      	ldr	r3, [r7, #20]
    1d76:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1d7a:	4413      	add	r3, r2
    1d7c:	68fa      	ldr	r2, [r7, #12]
    1d7e:	6951      	ldr	r1, [r2, #20]
    1d80:	697a      	ldr	r2, [r7, #20]
    1d82:	ea4f 0282 	mov.w	r2, r2, lsl #2
    1d86:	440a      	add	r2, r1
    1d88:	6811      	ldr	r1, [r2, #0]
    1d8a:	68fa      	ldr	r2, [r7, #12]
    1d8c:	6992      	ldr	r2, [r2, #24]
    1d8e:	f102 32ff 	add.w	r2, r2, #4294967295
    1d92:	ea4f 0242 	mov.w	r2, r2, lsl #1
    1d96:	440a      	add	r2, r1
    1d98:	8812      	ldrh	r2, [r2, #0]
    1d9a:	801a      	strh	r2, [r3, #0]
	}
	if(ps_aggregate) {
		ps_aggregate(ps_inst);
	}
	else {
		for(j = 0; j < ps_inst->ps_count; ++j) {
    1d9c:	697b      	ldr	r3, [r7, #20]
    1d9e:	f103 0301 	add.w	r3, r3, #1
    1da2:	617b      	str	r3, [r7, #20]
    1da4:	68fb      	ldr	r3, [r7, #12]
    1da6:	681a      	ldr	r2, [r3, #0]
    1da8:	697b      	ldr	r3, [r7, #20]
    1daa:	429a      	cmp	r2, r3
    1dac:	d8e0      	bhi.n	1d70 <ps_sample+0xe0>
			ps_inst->ps_vals[j]= ps_inst->ps_samples[j][ps_inst->ps_sample_count - 1];
		}
	}
	ps_rank(ps_inst);
    1dae:	68f8      	ldr	r0, [r7, #12]
    1db0:	f000 f844 	bl	1e3c <ps_rank>
}
    1db4:	f107 0720 	add.w	r7, r7, #32
    1db8:	46bd      	mov	sp, r7
    1dba:	bd80      	pop	{r7, pc}
    1dbc:	f3af 8000 	nop.w
    1dc0:	00000000 	.word	0x00000000
    1dc4:	41cdcd65 	.word	0x41cdcd65

00001dc8 <ps_val_get>:

uint16_t ps_val_get(ps_inst_t* ps_inst, size_t ps_id) {
    1dc8:	b580      	push	{r7, lr}
    1dca:	b082      	sub	sp, #8
    1dcc:	af00      	add	r7, sp, #0
    1dce:	6078      	str	r0, [r7, #4]
    1dd0:	6039      	str	r1, [r7, #0]
	ASSERT(ps_id_inbounds(ps_inst, ps_id));
    1dd2:	6878      	ldr	r0, [r7, #4]
    1dd4:	6839      	ldr	r1, [r7, #0]
    1dd6:	f7ff fe23 	bl	1a20 <ps_id_inbounds>
    1dda:	4603      	mov	r3, r0
    1ddc:	2b00      	cmp	r3, #0
    1dde:	d100      	bne.n	1de2 <ps_val_get+0x1a>
    1de0:	be00      	bkpt	0x0000
	return ps_inst->ps_vals[ps_id];
    1de2:	687b      	ldr	r3, [r7, #4]
    1de4:	685a      	ldr	r2, [r3, #4]
    1de6:	683b      	ldr	r3, [r7, #0]
    1de8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1dec:	4413      	add	r3, r2
    1dee:	881b      	ldrh	r3, [r3, #0]
}
    1df0:	4618      	mov	r0, r3
    1df2:	f107 0708 	add.w	r7, r7, #8
    1df6:	46bd      	mov	sp, r7
    1df8:	bd80      	pop	{r7, pc}
    1dfa:	bf00      	nop

00001dfc <ps_val_get_ambient>:

uint16_t ps_val_get_ambient(ps_inst_t* ps_inst) {
    1dfc:	b480      	push	{r7}
    1dfe:	b083      	sub	sp, #12
    1e00:	af00      	add	r7, sp, #0
    1e02:	6078      	str	r0, [r7, #4]
	return ps_inst->ps_val_ambient;
    1e04:	687b      	ldr	r3, [r7, #4]
    1e06:	89db      	ldrh	r3, [r3, #14]
}
    1e08:	4618      	mov	r0, r3
    1e0a:	f107 070c 	add.w	r7, r7, #12
    1e0e:	46bd      	mov	sp, r7
    1e10:	bc80      	pop	{r7}
    1e12:	4770      	bx	lr

00001e14 <ps_val_get_min>:

uint16_t ps_val_get_min(ps_inst_t* ps_inst) {
    1e14:	b580      	push	{r7, lr}
    1e16:	b082      	sub	sp, #8
    1e18:	af00      	add	r7, sp, #0
    1e1a:	6078      	str	r0, [r7, #4]
	return ps_val_get(ps_inst, ps_rank_get(ps_inst, 0));
    1e1c:	6878      	ldr	r0, [r7, #4]
    1e1e:	f04f 0100 	mov.w	r1, #0
    1e22:	f000 f8df 	bl	1fe4 <ps_rank_get>
    1e26:	4603      	mov	r3, r0
    1e28:	6878      	ldr	r0, [r7, #4]
    1e2a:	4619      	mov	r1, r3
    1e2c:	f7ff ffcc 	bl	1dc8 <ps_val_get>
    1e30:	4603      	mov	r3, r0
}
    1e32:	4618      	mov	r0, r3
    1e34:	f107 0708 	add.w	r7, r7, #8
    1e38:	46bd      	mov	sp, r7
    1e3a:	bd80      	pop	{r7, pc}

00001e3c <ps_rank>:

void ps_rank(ps_inst_t* ps_inst) {
    1e3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1e40:	b089      	sub	sp, #36	; 0x24
    1e42:	af00      	add	r7, sp, #0
    1e44:	6078      	str	r0, [r7, #4]
    1e46:	4669      	mov	r1, sp
    1e48:	460e      	mov	r6, r1

	size_t i, j;
	uint16_t tmp_el1;
	size_t tmp_el2;

	uint16_t tmp_ary[ps_inst->ps_count];
    1e4a:	6879      	ldr	r1, [r7, #4]
    1e4c:	f8d1 c000 	ldr.w	ip, [r1]
    1e50:	4661      	mov	r1, ip
    1e52:	f101 31ff 	add.w	r1, r1, #4294967295
    1e56:	60b9      	str	r1, [r7, #8]
    1e58:	4660      	mov	r0, ip
    1e5a:	f04f 0100 	mov.w	r1, #0
    1e5e:	f04f 38ff 	mov.w	r8, #4294967295
    1e62:	f04f 090f 	mov.w	r9, #15
    1e66:	ea00 0008 	and.w	r0, r0, r8
    1e6a:	ea01 0109 	and.w	r1, r1, r9
    1e6e:	ea4f 7e10 	mov.w	lr, r0, lsr #28
    1e72:	ea4f 1501 	mov.w	r5, r1, lsl #4
    1e76:	ea4e 0505 	orr.w	r5, lr, r5
    1e7a:	ea4f 1400 	mov.w	r4, r0, lsl #4
    1e7e:	f04f 30ff 	mov.w	r0, #4294967295
    1e82:	f04f 010f 	mov.w	r1, #15
    1e86:	ea04 0400 	and.w	r4, r4, r0
    1e8a:	ea05 0501 	and.w	r5, r5, r1
    1e8e:	4660      	mov	r0, ip
    1e90:	f04f 0100 	mov.w	r1, #0
    1e94:	f04f 34ff 	mov.w	r4, #4294967295
    1e98:	f04f 050f 	mov.w	r5, #15
    1e9c:	ea00 0004 	and.w	r0, r0, r4
    1ea0:	ea01 0105 	and.w	r1, r1, r5
    1ea4:	ea4f 7e10 	mov.w	lr, r0, lsr #28
    1ea8:	ea4f 1301 	mov.w	r3, r1, lsl #4
    1eac:	ea4e 0303 	orr.w	r3, lr, r3
    1eb0:	ea4f 1200 	mov.w	r2, r0, lsl #4
    1eb4:	f04f 30ff 	mov.w	r0, #4294967295
    1eb8:	f04f 010f 	mov.w	r1, #15
    1ebc:	ea02 0200 	and.w	r2, r2, r0
    1ec0:	ea03 0301 	and.w	r3, r3, r1
    1ec4:	ea4f 034c 	mov.w	r3, ip, lsl #1
    1ec8:	f103 0307 	add.w	r3, r3, #7
    1ecc:	f103 0307 	add.w	r3, r3, #7
    1ed0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    1ed4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1ed8:	ebad 0d03 	sub.w	sp, sp, r3
    1edc:	466b      	mov	r3, sp
    1ede:	f103 0307 	add.w	r3, r3, #7
    1ee2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    1ee6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1eea:	60fb      	str	r3, [r7, #12]
	memcpy(tmp_ary, ps_inst->ps_vals, ps_inst->ps_count * sizeof(uint16_t));
    1eec:	68f9      	ldr	r1, [r7, #12]
    1eee:	687b      	ldr	r3, [r7, #4]
    1ef0:	685a      	ldr	r2, [r3, #4]
    1ef2:	687b      	ldr	r3, [r7, #4]
    1ef4:	681b      	ldr	r3, [r3, #0]
    1ef6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1efa:	4608      	mov	r0, r1
    1efc:	4611      	mov	r1, r2
    1efe:	461a      	mov	r2, r3
    1f00:	f003 fbc0 	bl	5684 <memcpy>

	for(i = 0; i < ps_inst->ps_count; ++i) {
    1f04:	f04f 0300 	mov.w	r3, #0
    1f08:	613b      	str	r3, [r7, #16]
    1f0a:	e00b      	b.n	1f24 <ps_rank+0xe8>
		ps_inst->ps_rank[i] = i;
    1f0c:	687b      	ldr	r3, [r7, #4]
    1f0e:	691a      	ldr	r2, [r3, #16]
    1f10:	693b      	ldr	r3, [r7, #16]
    1f12:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1f16:	4413      	add	r3, r2
    1f18:	693a      	ldr	r2, [r7, #16]
    1f1a:	601a      	str	r2, [r3, #0]
	size_t tmp_el2;

	uint16_t tmp_ary[ps_inst->ps_count];
	memcpy(tmp_ary, ps_inst->ps_vals, ps_inst->ps_count * sizeof(uint16_t));

	for(i = 0; i < ps_inst->ps_count; ++i) {
    1f1c:	693b      	ldr	r3, [r7, #16]
    1f1e:	f103 0301 	add.w	r3, r3, #1
    1f22:	613b      	str	r3, [r7, #16]
    1f24:	687b      	ldr	r3, [r7, #4]
    1f26:	681a      	ldr	r2, [r3, #0]
    1f28:	693b      	ldr	r3, [r7, #16]
    1f2a:	429a      	cmp	r2, r3
    1f2c:	d8ee      	bhi.n	1f0c <ps_rank+0xd0>
		ps_inst->ps_rank[i] = i;
	}

    for(i = 0; i < ps_inst->ps_count; ++i) {
    1f2e:	f04f 0300 	mov.w	r3, #0
    1f32:	613b      	str	r3, [r7, #16]
    1f34:	e04b      	b.n	1fce <ps_rank+0x192>
        for(j = i + 1; j < ps_inst->ps_count; ++j) {
    1f36:	693b      	ldr	r3, [r7, #16]
    1f38:	f103 0301 	add.w	r3, r3, #1
    1f3c:	617b      	str	r3, [r7, #20]
    1f3e:	e03d      	b.n	1fbc <ps_rank+0x180>
            if(tmp_ary[j] < tmp_ary[i]) {
    1f40:	697a      	ldr	r2, [r7, #20]
    1f42:	68fb      	ldr	r3, [r7, #12]
    1f44:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    1f48:	6939      	ldr	r1, [r7, #16]
    1f4a:	68fb      	ldr	r3, [r7, #12]
    1f4c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    1f50:	429a      	cmp	r2, r3
    1f52:	d22f      	bcs.n	1fb4 <ps_rank+0x178>
            	tmp_el1 = tmp_ary[i];
    1f54:	693a      	ldr	r2, [r7, #16]
    1f56:	68fb      	ldr	r3, [r7, #12]
    1f58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1f5c:	837b      	strh	r3, [r7, #26]
            	tmp_ary[i] = tmp_ary[j];
    1f5e:	693a      	ldr	r2, [r7, #16]
    1f60:	6979      	ldr	r1, [r7, #20]
    1f62:	68fb      	ldr	r3, [r7, #12]
    1f64:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
    1f68:	68fb      	ldr	r3, [r7, #12]
    1f6a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            	tmp_ary[j] = tmp_el1;
    1f6e:	697a      	ldr	r2, [r7, #20]
    1f70:	68fb      	ldr	r3, [r7, #12]
    1f72:	8b79      	ldrh	r1, [r7, #26]
    1f74:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            	tmp_el2 = ps_inst->ps_rank[i];
    1f78:	687b      	ldr	r3, [r7, #4]
    1f7a:	691a      	ldr	r2, [r3, #16]
    1f7c:	693b      	ldr	r3, [r7, #16]
    1f7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1f82:	4413      	add	r3, r2
    1f84:	681b      	ldr	r3, [r3, #0]
    1f86:	61fb      	str	r3, [r7, #28]
                ps_inst->ps_rank[i] = ps_inst->ps_rank[j];
    1f88:	687b      	ldr	r3, [r7, #4]
    1f8a:	691a      	ldr	r2, [r3, #16]
    1f8c:	693b      	ldr	r3, [r7, #16]
    1f8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1f92:	4413      	add	r3, r2
    1f94:	687a      	ldr	r2, [r7, #4]
    1f96:	6911      	ldr	r1, [r2, #16]
    1f98:	697a      	ldr	r2, [r7, #20]
    1f9a:	ea4f 0282 	mov.w	r2, r2, lsl #2
    1f9e:	440a      	add	r2, r1
    1fa0:	6812      	ldr	r2, [r2, #0]
    1fa2:	601a      	str	r2, [r3, #0]
                ps_inst->ps_rank[j] = tmp_el2;
    1fa4:	687b      	ldr	r3, [r7, #4]
    1fa6:	691a      	ldr	r2, [r3, #16]
    1fa8:	697b      	ldr	r3, [r7, #20]
    1faa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1fae:	4413      	add	r3, r2
    1fb0:	69fa      	ldr	r2, [r7, #28]
    1fb2:	601a      	str	r2, [r3, #0]
	for(i = 0; i < ps_inst->ps_count; ++i) {
		ps_inst->ps_rank[i] = i;
	}

    for(i = 0; i < ps_inst->ps_count; ++i) {
        for(j = i + 1; j < ps_inst->ps_count; ++j) {
    1fb4:	697b      	ldr	r3, [r7, #20]
    1fb6:	f103 0301 	add.w	r3, r3, #1
    1fba:	617b      	str	r3, [r7, #20]
    1fbc:	687b      	ldr	r3, [r7, #4]
    1fbe:	681a      	ldr	r2, [r3, #0]
    1fc0:	697b      	ldr	r3, [r7, #20]
    1fc2:	429a      	cmp	r2, r3
    1fc4:	d8bc      	bhi.n	1f40 <ps_rank+0x104>

	for(i = 0; i < ps_inst->ps_count; ++i) {
		ps_inst->ps_rank[i] = i;
	}

    for(i = 0; i < ps_inst->ps_count; ++i) {
    1fc6:	693b      	ldr	r3, [r7, #16]
    1fc8:	f103 0301 	add.w	r3, r3, #1
    1fcc:	613b      	str	r3, [r7, #16]
    1fce:	687b      	ldr	r3, [r7, #4]
    1fd0:	681a      	ldr	r2, [r3, #0]
    1fd2:	693b      	ldr	r3, [r7, #16]
    1fd4:	429a      	cmp	r2, r3
    1fd6:	d8ae      	bhi.n	1f36 <ps_rank+0xfa>
    1fd8:	46b5      	mov	sp, r6
                ps_inst->ps_rank[i] = ps_inst->ps_rank[j];
                ps_inst->ps_rank[j] = tmp_el2;
            }
        }
    }
}
    1fda:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1fde:	46bd      	mov	sp, r7
    1fe0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00001fe4 <ps_rank_get>:

size_t ps_rank_get(ps_inst_t* ps_inst, size_t ith) {
    1fe4:	b480      	push	{r7}
    1fe6:	b083      	sub	sp, #12
    1fe8:	af00      	add	r7, sp, #0
    1fea:	6078      	str	r0, [r7, #4]
    1fec:	6039      	str	r1, [r7, #0]
	return ps_inst->ps_rank[ith];
    1fee:	687b      	ldr	r3, [r7, #4]
    1ff0:	691a      	ldr	r2, [r3, #16]
    1ff2:	683b      	ldr	r3, [r7, #0]
    1ff4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1ff8:	4413      	add	r3, r2
    1ffa:	681b      	ldr	r3, [r3, #0]
}
    1ffc:	4618      	mov	r0, r3
    1ffe:	f107 070c 	add.w	r7, r7, #12
    2002:	46bd      	mov	sp, r7
    2004:	bc80      	pop	{r7}
    2006:	4770      	bx	lr

00002008 <ps_calibrate>:
void ps_sensitivity_set(ps_inst_t* ps_inst, size_t ps_id, double sensitivity) {
	uint16_t offset = (uint16_t)((double)ps_val_get_ambient(ps_inst) * sensitivity);
	ps_offset_set(ps_inst, ps_id, offset);
}

void ps_calibrate(ps_inst_t* ps_inst, uint32_t ps_sample_count, ps_aggregate_t ps_aggregate, double sensitivity) {
    2008:	b580      	push	{r7, lr}
    200a:	b088      	sub	sp, #32
    200c:	af00      	add	r7, sp, #0
    200e:	60f8      	str	r0, [r7, #12]
    2010:	60b9      	str	r1, [r7, #8]
    2012:	607a      	str	r2, [r7, #4]
	ps_sample(ps_inst, ps_sample_count, ps_aggregate);
    2014:	68f8      	ldr	r0, [r7, #12]
    2016:	68b9      	ldr	r1, [r7, #8]
    2018:	687a      	ldr	r2, [r7, #4]
    201a:	f7ff fe39 	bl	1c90 <ps_sample>
	ps_rank(ps_inst);
    201e:	68f8      	ldr	r0, [r7, #12]
    2020:	f7ff ff0c 	bl	1e3c <ps_rank>

	uint16_t ps_val_min = ps_val_get_min(ps_inst);
    2024:	68f8      	ldr	r0, [r7, #12]
    2026:	f7ff fef5 	bl	1e14 <ps_val_get_min>
    202a:	4603      	mov	r3, r0
    202c:	82bb      	strh	r3, [r7, #20]

	uint16_t ps_offset_max = 0;
    202e:	f04f 0300 	mov.w	r3, #0
    2032:	82fb      	strh	r3, [r7, #22]
	size_t ps_id = 0;
    2034:	f04f 0300 	mov.w	r3, #0
    2038:	61bb      	str	r3, [r7, #24]
	for(; ps_id < ps_inst->ps_count; ++ps_id) {
    203a:	e01c      	b.n	2076 <ps_calibrate+0x6e>
		uint16_t ps_val = ps_val_get(ps_inst, ps_id);
    203c:	68f8      	ldr	r0, [r7, #12]
    203e:	69b9      	ldr	r1, [r7, #24]
    2040:	f7ff fec2 	bl	1dc8 <ps_val_get>
    2044:	4603      	mov	r3, r0
    2046:	83bb      	strh	r3, [r7, #28]
		uint16_t ps_offset = ps_val - ps_val_min;
    2048:	8bba      	ldrh	r2, [r7, #28]
    204a:	8abb      	ldrh	r3, [r7, #20]
    204c:	ebc3 0302 	rsb	r3, r3, r2
    2050:	83fb      	strh	r3, [r7, #30]
		if(ps_offset > ps_offset_max) {
    2052:	8bfa      	ldrh	r2, [r7, #30]
    2054:	8afb      	ldrh	r3, [r7, #22]
    2056:	429a      	cmp	r2, r3
    2058:	d901      	bls.n	205e <ps_calibrate+0x56>
			ps_offset_max = ps_offset;
    205a:	8bfb      	ldrh	r3, [r7, #30]
    205c:	82fb      	strh	r3, [r7, #22]
		}
		ps_inst->ps_offsets[ps_id] = ps_offset;
    205e:	68fb      	ldr	r3, [r7, #12]
    2060:	689a      	ldr	r2, [r3, #8]
    2062:	69bb      	ldr	r3, [r7, #24]
    2064:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2068:	4413      	add	r3, r2
    206a:	8bfa      	ldrh	r2, [r7, #30]
    206c:	801a      	strh	r2, [r3, #0]

	uint16_t ps_val_min = ps_val_get_min(ps_inst);

	uint16_t ps_offset_max = 0;
	size_t ps_id = 0;
	for(; ps_id < ps_inst->ps_count; ++ps_id) {
    206e:	69bb      	ldr	r3, [r7, #24]
    2070:	f103 0301 	add.w	r3, r3, #1
    2074:	61bb      	str	r3, [r7, #24]
    2076:	68fb      	ldr	r3, [r7, #12]
    2078:	681a      	ldr	r2, [r3, #0]
    207a:	69bb      	ldr	r3, [r7, #24]
    207c:	429a      	cmp	r2, r3
    207e:	d8dd      	bhi.n	203c <ps_calibrate+0x34>
		if(ps_offset > ps_offset_max) {
			ps_offset_max = ps_offset;
		}
		ps_inst->ps_offsets[ps_id] = ps_offset;
	}
	ps_inst->ps_offset_max = ps_offset_max;
    2080:	68fb      	ldr	r3, [r7, #12]
    2082:	8afa      	ldrh	r2, [r7, #22]
    2084:	819a      	strh	r2, [r3, #12]
	ps_inst->ps_val_ambient = ps_val_min + ps_offset_max;
    2086:	8aba      	ldrh	r2, [r7, #20]
    2088:	8afb      	ldrh	r3, [r7, #22]
    208a:	4413      	add	r3, r2
    208c:	b29a      	uxth	r2, r3
    208e:	68fb      	ldr	r3, [r7, #12]
    2090:	81da      	strh	r2, [r3, #14]
	ps_inst->ps_val_ambient = (uint16_t)((double)ps_inst->ps_val_ambient * sensitivity);
    2092:	68fb      	ldr	r3, [r7, #12]
    2094:	89db      	ldrh	r3, [r3, #14]
    2096:	4618      	mov	r0, r3
    2098:	f002 fcba 	bl	4a10 <__aeabi_ui2d>
    209c:	4602      	mov	r2, r0
    209e:	460b      	mov	r3, r1
    20a0:	4610      	mov	r0, r2
    20a2:	4619      	mov	r1, r3
    20a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
    20a8:	f002 fd28 	bl	4afc <__aeabi_dmul>
    20ac:	4602      	mov	r2, r0
    20ae:	460b      	mov	r3, r1
    20b0:	4610      	mov	r0, r2
    20b2:	4619      	mov	r1, r3
    20b4:	f002 ffbc 	bl	5030 <__aeabi_d2uiz>
    20b8:	4603      	mov	r3, r0
    20ba:	b29a      	uxth	r2, r3
    20bc:	68fb      	ldr	r3, [r7, #12]
    20be:	81da      	strh	r2, [r3, #14]
}
    20c0:	f107 0720 	add.w	r7, r7, #32
    20c4:	46bd      	mov	sp, r7
    20c6:	bd80      	pop	{r7, pc}

000020c8 <ps_wait_min>:
//}

void ps_wait_min(ps_inst_t* ps_inst,
		size_t ps_id,
		uint32_t ps_sample_count,
		ps_aggregate_t ps_aggregate) {
    20c8:	b580      	push	{r7, lr}
    20ca:	b088      	sub	sp, #32
    20cc:	af00      	add	r7, sp, #0
    20ce:	60f8      	str	r0, [r7, #12]
    20d0:	60b9      	str	r1, [r7, #8]
    20d2:	607a      	str	r2, [r7, #4]
    20d4:	603b      	str	r3, [r7, #0]
	uint16_t ps_val_ambient =  ps_val_get_ambient(ps_inst);
    20d6:	68f8      	ldr	r0, [r7, #12]
    20d8:	f7ff fe90 	bl	1dfc <ps_val_get_ambient>
    20dc:	4603      	mov	r3, r0
    20de:	82fb      	strh	r3, [r7, #22]
    20e0:	e002      	b.n	20e8 <ps_wait_min+0x20>
		size_t ps_id_min = ps_id_get_min(ps_inst);
		uint16_t ps_val_min = ps_val_get_min(ps_inst);
		if((ps_id_min == ps_id) && (ps_val_min < ps_val_ambient)) {
			break;
		}
	}
    20e2:	bf00      	nop
    20e4:	e000      	b.n	20e8 <ps_wait_min+0x20>
    20e6:	bf00      	nop
		size_t ps_id,
		uint32_t ps_sample_count,
		ps_aggregate_t ps_aggregate) {
	uint16_t ps_val_ambient =  ps_val_get_ambient(ps_inst);
	while(1) {
		ps_sample(ps_inst, ps_sample_count, ps_aggregate);
    20e8:	68f8      	ldr	r0, [r7, #12]
    20ea:	6879      	ldr	r1, [r7, #4]
    20ec:	683a      	ldr	r2, [r7, #0]
    20ee:	f7ff fdcf 	bl	1c90 <ps_sample>
		size_t ps_id_min = ps_id_get_min(ps_inst);
    20f2:	68f8      	ldr	r0, [r7, #12]
    20f4:	f7ff fca6 	bl	1a44 <ps_id_get_min>
    20f8:	4603      	mov	r3, r0
    20fa:	61bb      	str	r3, [r7, #24]
		uint16_t ps_val_min = ps_val_get_min(ps_inst);
    20fc:	68f8      	ldr	r0, [r7, #12]
    20fe:	f7ff fe89 	bl	1e14 <ps_val_get_min>
    2102:	4603      	mov	r3, r0
    2104:	83fb      	strh	r3, [r7, #30]
		if((ps_id_min == ps_id) && (ps_val_min < ps_val_ambient)) {
    2106:	69ba      	ldr	r2, [r7, #24]
    2108:	68bb      	ldr	r3, [r7, #8]
    210a:	429a      	cmp	r2, r3
    210c:	d1e9      	bne.n	20e2 <ps_wait_min+0x1a>
    210e:	8bfa      	ldrh	r2, [r7, #30]
    2110:	8afb      	ldrh	r3, [r7, #22]
    2112:	429a      	cmp	r2, r3
    2114:	d2e7      	bcs.n	20e6 <ps_wait_min+0x1e>
			break;
		}
	}
}
    2116:	bf00      	nop
    2118:	f107 0720 	add.w	r7, r7, #32
    211c:	46bd      	mov	sp, r7
    211e:	bd80      	pop	{r7, pc}

00002120 <motor_init>:
#include "../sleep/sleep.h"

void motor_init(motor_inst_t* motor_inst,
		volatile uint32_t * const motor_base_addr,
		uint32_t PWM_Period_hz)
{
    2120:	b580      	push	{r7, lr}
    2122:	b088      	sub	sp, #32
    2124:	af02      	add	r7, sp, #8
    2126:	60f8      	str	r0, [r7, #12]
    2128:	60b9      	str	r1, [r7, #8]
    212a:	607a      	str	r2, [r7, #4]

	volatile uint32_t * const hbridge_base_addr = motor_base_addr;
    212c:	68bb      	ldr	r3, [r7, #8]
    212e:	613b      	str	r3, [r7, #16]
	volatile uint32_t * const PWM_base_addr = motor_base_addr + 2;
    2130:	68bb      	ldr	r3, [r7, #8]
    2132:	f103 0308 	add.w	r3, r3, #8
    2136:	617b      	str	r3, [r7, #20]

	//volatile uint32_t * const encoder_base_addr = (uint32_t *)(motor_base_addr + 2);

	hbridge_init(&(motor_inst->hbridge_inst), hbridge_base_addr);
    2138:	68fb      	ldr	r3, [r7, #12]
    213a:	f103 030c 	add.w	r3, r3, #12
    213e:	4618      	mov	r0, r3
    2140:	6939      	ldr	r1, [r7, #16]
    2142:	f000 f8c5 	bl	22d0 <hbridge_init>
	PWM_init(&(motor_inst->PWM_inst),
    2146:	68f9      	ldr	r1, [r7, #12]
    2148:	f04f 0200 	mov.w	r2, #0
    214c:	f04f 0300 	mov.w	r3, #0
    2150:	e9cd 2300 	strd	r2, r3, [sp]
    2154:	4608      	mov	r0, r1
    2156:	6979      	ldr	r1, [r7, #20]
    2158:	687a      	ldr	r2, [r7, #4]
    215a:	f7ff fb0b 	bl	1774 <PWM_init>
				PWM_Period_hz,
				0.0);

	//encoder_init(&encoder_inst, encoder_base_addr);

	motor_set(motor_inst, MOTOR_CMD_COAST, 0);
    215e:	68f8      	ldr	r0, [r7, #12]
    2160:	f04f 0100 	mov.w	r1, #0
    2164:	f04f 0200 	mov.w	r2, #0
    2168:	f04f 0300 	mov.w	r3, #0
    216c:	f000 f89a 	bl	22a4 <motor_set>
}
    2170:	f107 0718 	add.w	r7, r7, #24
    2174:	46bd      	mov	sp, r7
    2176:	bd80      	pop	{r7, pc}

00002178 <motor_set_cmd>:
// 	motor_inst_t* motor_inst = (motor_inst_t*)ptr;
// 	motor_set_cmd(motor_inst, MOTOR_CMD_COAST);
// }

void motor_set_cmd(motor_inst_t* motor_inst, motor_cmd_t motor_cmd)
{
    2178:	b580      	push	{r7, lr}
    217a:	b084      	sub	sp, #16
    217c:	af00      	add	r7, sp, #0
    217e:	6078      	str	r0, [r7, #4]
    2180:	460b      	mov	r3, r1
    2182:	70fb      	strb	r3, [r7, #3]
	uint8_t motor_en = (motor_cmd != MOTOR_CMD_COAST);
    2184:	78fb      	ldrb	r3, [r7, #3]
    2186:	2b00      	cmp	r3, #0
    2188:	bf0c      	ite	eq
    218a:	2300      	moveq	r3, #0
    218c:	2301      	movne	r3, #1
    218e:	73fb      	strb	r3, [r7, #15]
	hbridge_set(&(motor_inst->hbridge_inst), motor_en, motor_cmd);
    2190:	687b      	ldr	r3, [r7, #4]
    2192:	f103 010c 	add.w	r1, r3, #12
    2196:	7bfa      	ldrb	r2, [r7, #15]
    2198:	78fb      	ldrb	r3, [r7, #3]
    219a:	4608      	mov	r0, r1
    219c:	4611      	mov	r1, r2
    219e:	461a      	mov	r2, r3
    21a0:	f000 f8d6 	bl	2350 <hbridge_set>
}
    21a4:	f107 0710 	add.w	r7, r7, #16
    21a8:	46bd      	mov	sp, r7
    21aa:	bd80      	pop	{r7, pc}

000021ac <motor_clamp_speed>:

double motor_clamp_speed(double speed)
{
    21ac:	b590      	push	{r4, r7, lr}
    21ae:	b083      	sub	sp, #12
    21b0:	af00      	add	r7, sp, #0
    21b2:	e9c7 0100 	strd	r0, r1, [r7]
	if(speed > 1.0) {
    21b6:	f04f 0300 	mov.w	r3, #0
    21ba:	461c      	mov	r4, r3
    21bc:	e9d7 0100 	ldrd	r0, r1, [r7]
    21c0:	f04f 0200 	mov.w	r2, #0
    21c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    21c8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
    21cc:	f002 ff26 	bl	501c <__aeabi_dcmpgt>
    21d0:	4603      	mov	r3, r0
    21d2:	2b00      	cmp	r3, #0
    21d4:	d002      	beq.n	21dc <motor_clamp_speed+0x30>
    21d6:	f04f 0301 	mov.w	r3, #1
    21da:	461c      	mov	r4, r3
    21dc:	b2e3      	uxtb	r3, r4
    21de:	2b00      	cmp	r3, #0
    21e0:	d006      	beq.n	21f0 <motor_clamp_speed+0x44>
		return 1.0;
    21e2:	f04f 0200 	mov.w	r2, #0
    21e6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    21ea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
    21ee:	e01a      	b.n	2226 <motor_clamp_speed+0x7a>
	}
	if(speed < 0.0) {
    21f0:	f04f 0300 	mov.w	r3, #0
    21f4:	461c      	mov	r4, r3
    21f6:	e9d7 0100 	ldrd	r0, r1, [r7]
    21fa:	f04f 0200 	mov.w	r2, #0
    21fe:	f04f 0300 	mov.w	r3, #0
    2202:	f002 feed 	bl	4fe0 <__aeabi_dcmplt>
    2206:	4603      	mov	r3, r0
    2208:	2b00      	cmp	r3, #0
    220a:	d002      	beq.n	2212 <motor_clamp_speed+0x66>
    220c:	f04f 0301 	mov.w	r3, #1
    2210:	461c      	mov	r4, r3
    2212:	b2e3      	uxtb	r3, r4
    2214:	2b00      	cmp	r3, #0
    2216:	d004      	beq.n	2222 <motor_clamp_speed+0x76>
		return 0.0;
    2218:	f04f 0200 	mov.w	r2, #0
    221c:	f04f 0300 	mov.w	r3, #0
    2220:	e001      	b.n	2226 <motor_clamp_speed+0x7a>
	}
	return speed;
    2222:	e9d7 2300 	ldrd	r2, r3, [r7]
}
    2226:	4610      	mov	r0, r2
    2228:	4619      	mov	r1, r3
    222a:	f107 070c 	add.w	r7, r7, #12
    222e:	46bd      	mov	sp, r7
    2230:	bd90      	pop	{r4, r7, pc}
    2232:	bf00      	nop

00002234 <motor_set_speed>:

void motor_set_speed(motor_inst_t* motor_inst, double speed)
{
    2234:	b580      	push	{r7, lr}
    2236:	b088      	sub	sp, #32
    2238:	af00      	add	r7, sp, #0
    223a:	60f8      	str	r0, [r7, #12]
    223c:	e9c7 2300 	strd	r2, r3, [r7]
	double clamped_speed = motor_clamp_speed(speed);
    2240:	e9d7 0100 	ldrd	r0, r1, [r7]
    2244:	f7ff ffb2 	bl	21ac <motor_clamp_speed>
    2248:	4602      	mov	r2, r0
    224a:	460b      	mov	r3, r1
    224c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	motor_inst->speed = clamped_speed;
    2250:	68f9      	ldr	r1, [r7, #12]
    2252:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    2256:	e9c1 2306 	strd	r2, r3, [r1, #24]
	double PWM_duty_cycle = (clamped_speed * 0.5) + 0.5;
    225a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    225e:	f04f 0200 	mov.w	r2, #0
    2262:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    2266:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
    226a:	f002 fc47 	bl	4afc <__aeabi_dmul>
    226e:	4602      	mov	r2, r0
    2270:	460b      	mov	r3, r1
    2272:	4610      	mov	r0, r2
    2274:	4619      	mov	r1, r3
    2276:	f04f 0200 	mov.w	r2, #0
    227a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    227e:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
    2282:	f002 fa89 	bl	4798 <__adddf3>
    2286:	4602      	mov	r2, r0
    2288:	460b      	mov	r3, r1
    228a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	PWM_set_duty_cycle(&(motor_inst->PWM_inst), PWM_duty_cycle);
    228e:	68fb      	ldr	r3, [r7, #12]
    2290:	4618      	mov	r0, r3
    2292:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
    2296:	f7ff fae1 	bl	185c <PWM_set_duty_cycle>
}
    229a:	f107 0720 	add.w	r7, r7, #32
    229e:	46bd      	mov	sp, r7
    22a0:	bd80      	pop	{r7, pc}
    22a2:	bf00      	nop

000022a4 <motor_set>:
double motor_get_speed(motor_inst_t* motor_inst)
{
	return motor_inst->speed;
}

void motor_set(motor_inst_t* motor_inst, motor_cmd_t motor_cmd, double speed) {
    22a4:	b580      	push	{r7, lr}
    22a6:	b084      	sub	sp, #16
    22a8:	af00      	add	r7, sp, #0
    22aa:	60f8      	str	r0, [r7, #12]
    22ac:	e9c7 2300 	strd	r2, r3, [r7]
    22b0:	460b      	mov	r3, r1
    22b2:	72fb      	strb	r3, [r7, #11]
	motor_set_cmd(motor_inst, motor_cmd);
    22b4:	7afb      	ldrb	r3, [r7, #11]
    22b6:	68f8      	ldr	r0, [r7, #12]
    22b8:	4619      	mov	r1, r3
    22ba:	f7ff ff5d 	bl	2178 <motor_set_cmd>
	motor_set_speed(motor_inst, speed);
    22be:	68f8      	ldr	r0, [r7, #12]
    22c0:	e9d7 2300 	ldrd	r2, r3, [r7]
    22c4:	f7ff ffb6 	bl	2234 <motor_set_speed>
}
    22c8:	f107 0710 	add.w	r7, r7, #16
    22cc:	46bd      	mov	sp, r7
    22ce:	bd80      	pop	{r7, pc}

000022d0 <hbridge_init>:
#include "hbridge.h"
#include "mss_assert.h"

void hbridge_init(hbridge_inst_t* hbridge_inst, volatile uint32_t * const hbridge_base_address)
{
    22d0:	b580      	push	{r7, lr}
    22d2:	b082      	sub	sp, #8
    22d4:	af00      	add	r7, sp, #0
    22d6:	6078      	str	r0, [r7, #4]
    22d8:	6039      	str	r1, [r7, #0]
	hbridge_inst->hbridge_cmd_reg = hbridge_base_address;
    22da:	687b      	ldr	r3, [r7, #4]
    22dc:	683a      	ldr	r2, [r7, #0]
    22de:	601a      	str	r2, [r3, #0]
	hbridge_inst->hbridge_en_reg = hbridge_base_address + 1;
    22e0:	683b      	ldr	r3, [r7, #0]
    22e2:	f103 0204 	add.w	r2, r3, #4
    22e6:	687b      	ldr	r3, [r7, #4]
    22e8:	605a      	str	r2, [r3, #4]
	hbridge_set(hbridge_inst, 0, 0);
    22ea:	6878      	ldr	r0, [r7, #4]
    22ec:	f04f 0100 	mov.w	r1, #0
    22f0:	f04f 0200 	mov.w	r2, #0
    22f4:	f000 f82c 	bl	2350 <hbridge_set>
}
    22f8:	f107 0708 	add.w	r7, r7, #8
    22fc:	46bd      	mov	sp, r7
    22fe:	bd80      	pop	{r7, pc}

00002300 <hbridge_set_cmd>:

void hbridge_set_cmd(hbridge_inst_t* hbridge_inst, uint8_t hbridge_cmd)
{
    2300:	b480      	push	{r7}
    2302:	b083      	sub	sp, #12
    2304:	af00      	add	r7, sp, #0
    2306:	6078      	str	r0, [r7, #4]
    2308:	460b      	mov	r3, r1
    230a:	70fb      	strb	r3, [r7, #3]
	ASSERT(hbridge_cmd < 4);
    230c:	78fb      	ldrb	r3, [r7, #3]
    230e:	2b03      	cmp	r3, #3
    2310:	d900      	bls.n	2314 <hbridge_set_cmd+0x14>
    2312:	be00      	bkpt	0x0000
	*(hbridge_inst->hbridge_cmd_reg) = hbridge_cmd;
    2314:	687b      	ldr	r3, [r7, #4]
    2316:	681b      	ldr	r3, [r3, #0]
    2318:	78fa      	ldrb	r2, [r7, #3]
    231a:	601a      	str	r2, [r3, #0]
}
    231c:	f107 070c 	add.w	r7, r7, #12
    2320:	46bd      	mov	sp, r7
    2322:	bc80      	pop	{r7}
    2324:	4770      	bx	lr
    2326:	bf00      	nop

00002328 <hbridge_set_en>:

void hbridge_set_en(hbridge_inst_t* hbridge_inst, uint8_t hbridge_en)
{
    2328:	b480      	push	{r7}
    232a:	b083      	sub	sp, #12
    232c:	af00      	add	r7, sp, #0
    232e:	6078      	str	r0, [r7, #4]
    2330:	460b      	mov	r3, r1
    2332:	70fb      	strb	r3, [r7, #3]
	ASSERT(hbridge_en < 2);
    2334:	78fb      	ldrb	r3, [r7, #3]
    2336:	2b01      	cmp	r3, #1
    2338:	d900      	bls.n	233c <hbridge_set_en+0x14>
    233a:	be00      	bkpt	0x0000
	*(hbridge_inst->hbridge_en_reg) = hbridge_en;
    233c:	687b      	ldr	r3, [r7, #4]
    233e:	685b      	ldr	r3, [r3, #4]
    2340:	78fa      	ldrb	r2, [r7, #3]
    2342:	601a      	str	r2, [r3, #0]
}
    2344:	f107 070c 	add.w	r7, r7, #12
    2348:	46bd      	mov	sp, r7
    234a:	bc80      	pop	{r7}
    234c:	4770      	bx	lr
    234e:	bf00      	nop

00002350 <hbridge_set>:

void hbridge_set(hbridge_inst_t* hbridge_inst, uint8_t hbridge_en, uint8_t hbridge_cmd) {
    2350:	b580      	push	{r7, lr}
    2352:	b082      	sub	sp, #8
    2354:	af00      	add	r7, sp, #0
    2356:	6078      	str	r0, [r7, #4]
    2358:	4613      	mov	r3, r2
    235a:	460a      	mov	r2, r1
    235c:	70fa      	strb	r2, [r7, #3]
    235e:	70bb      	strb	r3, [r7, #2]
	hbridge_set_cmd(hbridge_inst, hbridge_cmd);
    2360:	78bb      	ldrb	r3, [r7, #2]
    2362:	6878      	ldr	r0, [r7, #4]
    2364:	4619      	mov	r1, r3
    2366:	f7ff ffcb 	bl	2300 <hbridge_set_cmd>
	hbridge_set_en(hbridge_inst, hbridge_en);
    236a:	78fb      	ldrb	r3, [r7, #3]
    236c:	6878      	ldr	r0, [r7, #4]
    236e:	4619      	mov	r1, r3
    2370:	f7ff ffda 	bl	2328 <hbridge_set_en>
}
    2374:	f107 0708 	add.w	r7, r7, #8
    2378:	46bd      	mov	sp, r7
    237a:	bd80      	pop	{r7, pc}

0000237c <clk_init>:
#include "mss_assert.h"

uint32_t clks_freq_hz[CLK_COUNT];
int clks_set[CLK_COUNT];

void clk_init(void) {
    237c:	b480      	push	{r7}
    237e:	b083      	sub	sp, #12
    2380:	af00      	add	r7, sp, #0
	size_t i = 0;
    2382:	f04f 0300 	mov.w	r3, #0
    2386:	607b      	str	r3, [r7, #4]
	for(; i < CLK_COUNT; ++i) {
    2388:	e015      	b.n	23b6 <clk_init+0x3a>
		clks_freq_hz[i] = 0;
    238a:	687a      	ldr	r2, [r7, #4]
    238c:	f240 6364 	movw	r3, #1636	; 0x664
    2390:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2394:	f04f 0100 	mov.w	r1, #0
    2398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		clks_set[i] = 0;
    239c:	687a      	ldr	r2, [r7, #4]
    239e:	f240 6378 	movw	r3, #1656	; 0x678
    23a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23a6:	f04f 0100 	mov.w	r1, #0
    23aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
uint32_t clks_freq_hz[CLK_COUNT];
int clks_set[CLK_COUNT];

void clk_init(void) {
	size_t i = 0;
	for(; i < CLK_COUNT; ++i) {
    23ae:	687b      	ldr	r3, [r7, #4]
    23b0:	f103 0301 	add.w	r3, r3, #1
    23b4:	607b      	str	r3, [r7, #4]
    23b6:	687b      	ldr	r3, [r7, #4]
    23b8:	2b04      	cmp	r3, #4
    23ba:	d9e6      	bls.n	238a <clk_init+0xe>
		clks_freq_hz[i] = 0;
		clks_set[i] = 0;
	}
}
    23bc:	f107 070c 	add.w	r7, r7, #12
    23c0:	46bd      	mov	sp, r7
    23c2:	bc80      	pop	{r7}
    23c4:	4770      	bx	lr
    23c6:	bf00      	nop

000023c8 <clk_set_freq_hz>:

void clk_set_freq_hz(size_t clk_id, uint32_t freq_hz) {
    23c8:	b480      	push	{r7}
    23ca:	b083      	sub	sp, #12
    23cc:	af00      	add	r7, sp, #0
    23ce:	6078      	str	r0, [r7, #4]
    23d0:	6039      	str	r1, [r7, #0]
	clks_freq_hz[clk_id] = freq_hz;
    23d2:	687a      	ldr	r2, [r7, #4]
    23d4:	f240 6364 	movw	r3, #1636	; 0x664
    23d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23dc:	6839      	ldr	r1, [r7, #0]
    23de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	clks_set[clk_id] = 1;
    23e2:	687a      	ldr	r2, [r7, #4]
    23e4:	f240 6378 	movw	r3, #1656	; 0x678
    23e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23ec:	f04f 0101 	mov.w	r1, #1
    23f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    23f4:	f107 070c 	add.w	r7, r7, #12
    23f8:	46bd      	mov	sp, r7
    23fa:	bc80      	pop	{r7}
    23fc:	4770      	bx	lr
    23fe:	bf00      	nop

00002400 <clk_get_freq_hz>:

uint32_t clk_get_freq_hz(size_t clk_id) {
    2400:	b480      	push	{r7}
    2402:	b083      	sub	sp, #12
    2404:	af00      	add	r7, sp, #0
    2406:	6078      	str	r0, [r7, #4]
	ASSERT(clks_set[clk_id]);
    2408:	687a      	ldr	r2, [r7, #4]
    240a:	f240 6378 	movw	r3, #1656	; 0x678
    240e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2416:	2b00      	cmp	r3, #0
    2418:	d100      	bne.n	241c <clk_get_freq_hz+0x1c>
    241a:	be00      	bkpt	0x0000
	return clks_freq_hz[clk_id];
    241c:	687a      	ldr	r2, [r7, #4]
    241e:	f240 6364 	movw	r3, #1636	; 0x664
    2422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2426:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
    242a:	4618      	mov	r0, r3
    242c:	f107 070c 	add.w	r7, r7, #12
    2430:	46bd      	mov	sp, r7
    2432:	bc80      	pop	{r7}
    2434:	4770      	bx	lr
    2436:	bf00      	nop

00002438 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    2438:	b480      	push	{r7}
    243a:	b083      	sub	sp, #12
    243c:	af00      	add	r7, sp, #0
    243e:	6078      	str	r0, [r7, #4]
    2440:	e7fe      	b.n	2440 <_exit+0x8>
    2442:	bf00      	nop

00002444 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    2444:	b480      	push	{r7}
    2446:	b085      	sub	sp, #20
    2448:	af00      	add	r7, sp, #0
    244a:	60f8      	str	r0, [r7, #12]
    244c:	60b9      	str	r1, [r7, #8]
    244e:	607a      	str	r2, [r7, #4]
    2450:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
    2452:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
    2456:	4618      	mov	r0, r3
    2458:	f107 0714 	add.w	r7, r7, #20
    245c:	46bd      	mov	sp, r7
    245e:	bc80      	pop	{r7}
    2460:	4770      	bx	lr
    2462:	bf00      	nop

00002464 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    2464:	b580      	push	{r7, lr}
    2466:	b084      	sub	sp, #16
    2468:	af00      	add	r7, sp, #0
    246a:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    246c:	f240 5384 	movw	r3, #1412	; 0x584
    2470:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2474:	681b      	ldr	r3, [r3, #0]
    2476:	2b00      	cmp	r3, #0
    2478:	d108      	bne.n	248c <_sbrk+0x28>
    {
      heap_end = &_end;
    247a:	f240 5384 	movw	r3, #1412	; 0x584
    247e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2482:	f240 72c8 	movw	r2, #1992	; 0x7c8
    2486:	f2c2 0200 	movt	r2, #8192	; 0x2000
    248a:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    248c:	f240 5384 	movw	r3, #1412	; 0x584
    2490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2494:	681b      	ldr	r3, [r3, #0]
    2496:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    2498:	f3ef 8308 	mrs	r3, MSP
    249c:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    249e:	f240 5384 	movw	r3, #1412	; 0x584
    24a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24a6:	681a      	ldr	r2, [r3, #0]
    24a8:	687b      	ldr	r3, [r7, #4]
    24aa:	441a      	add	r2, r3
    24ac:	68fb      	ldr	r3, [r7, #12]
    24ae:	429a      	cmp	r2, r3
    24b0:	d90f      	bls.n	24d2 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    24b2:	f04f 0000 	mov.w	r0, #0
    24b6:	f04f 0101 	mov.w	r1, #1
    24ba:	f645 4288 	movw	r2, #23688	; 0x5c88
    24be:	f2c0 0200 	movt	r2, #0
    24c2:	f04f 0319 	mov.w	r3, #25
    24c6:	f7ff ffbd 	bl	2444 <_write_r>
      _exit (1);
    24ca:	f04f 0001 	mov.w	r0, #1
    24ce:	f7ff ffb3 	bl	2438 <_exit>
    }
  
    heap_end += incr;
    24d2:	f240 5384 	movw	r3, #1412	; 0x584
    24d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24da:	681a      	ldr	r2, [r3, #0]
    24dc:	687b      	ldr	r3, [r7, #4]
    24de:	441a      	add	r2, r3
    24e0:	f240 5384 	movw	r3, #1412	; 0x584
    24e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24e8:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    24ea:	68bb      	ldr	r3, [r7, #8]
}
    24ec:	4618      	mov	r0, r3
    24ee:	f107 0710 	add.w	r7, r7, #16
    24f2:	46bd      	mov	sp, r7
    24f4:	bd80      	pop	{r7, pc}
    24f6:	bf00      	nop

000024f8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    24f8:	b480      	push	{r7}
    24fa:	b083      	sub	sp, #12
    24fc:	af00      	add	r7, sp, #0
    24fe:	4603      	mov	r3, r0
    2500:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2502:	f24e 1300 	movw	r3, #57600	; 0xe100
    2506:	f2ce 0300 	movt	r3, #57344	; 0xe000
    250a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    250e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2512:	88f9      	ldrh	r1, [r7, #6]
    2514:	f001 011f 	and.w	r1, r1, #31
    2518:	f04f 0001 	mov.w	r0, #1
    251c:	fa00 f101 	lsl.w	r1, r0, r1
    2520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2524:	f107 070c 	add.w	r7, r7, #12
    2528:	46bd      	mov	sp, r7
    252a:	bc80      	pop	{r7}
    252c:	4770      	bx	lr
    252e:	bf00      	nop

00002530 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2530:	b480      	push	{r7}
    2532:	b083      	sub	sp, #12
    2534:	af00      	add	r7, sp, #0
    2536:	4603      	mov	r3, r0
    2538:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    253a:	f24e 1300 	movw	r3, #57600	; 0xe100
    253e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2542:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2546:	ea4f 1252 	mov.w	r2, r2, lsr #5
    254a:	88f9      	ldrh	r1, [r7, #6]
    254c:	f001 011f 	and.w	r1, r1, #31
    2550:	f04f 0001 	mov.w	r0, #1
    2554:	fa00 f101 	lsl.w	r1, r0, r1
    2558:	f102 0260 	add.w	r2, r2, #96	; 0x60
    255c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2560:	f107 070c 	add.w	r7, r7, #12
    2564:	46bd      	mov	sp, r7
    2566:	bc80      	pop	{r7}
    2568:	4770      	bx	lr
    256a:	bf00      	nop

0000256c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    256c:	b580      	push	{r7, lr}
    256e:	b088      	sub	sp, #32
    2570:	af00      	add	r7, sp, #0
    2572:	60f8      	str	r0, [r7, #12]
    2574:	60b9      	str	r1, [r7, #8]
    2576:	4613      	mov	r3, r2
    2578:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    257a:	f04f 0301 	mov.w	r3, #1
    257e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    2580:	f04f 0300 	mov.w	r3, #0
    2584:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2586:	68fa      	ldr	r2, [r7, #12]
    2588:	f240 63b4 	movw	r3, #1716	; 0x6b4
    258c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2590:	429a      	cmp	r2, r3
    2592:	d007      	beq.n	25a4 <MSS_UART_init+0x38>
    2594:	68fa      	ldr	r2, [r7, #12]
    2596:	f240 638c 	movw	r3, #1676	; 0x68c
    259a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    259e:	429a      	cmp	r2, r3
    25a0:	d000      	beq.n	25a4 <MSS_UART_init+0x38>
    25a2:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    25a4:	68bb      	ldr	r3, [r7, #8]
    25a6:	2b00      	cmp	r3, #0
    25a8:	d100      	bne.n	25ac <MSS_UART_init+0x40>
    25aa:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    25ac:	f001 fc4a 	bl	3e44 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    25b0:	68fa      	ldr	r2, [r7, #12]
    25b2:	f240 63b4 	movw	r3, #1716	; 0x6b4
    25b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25ba:	429a      	cmp	r2, r3
    25bc:	d12e      	bne.n	261c <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    25be:	68fb      	ldr	r3, [r7, #12]
    25c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    25c4:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    25c6:	68fb      	ldr	r3, [r7, #12]
    25c8:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    25cc:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    25ce:	68fb      	ldr	r3, [r7, #12]
    25d0:	f04f 020a 	mov.w	r2, #10
    25d4:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    25d6:	f240 030c 	movw	r3, #12
    25da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25de:	681b      	ldr	r3, [r3, #0]
    25e0:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    25e2:	f242 0300 	movw	r3, #8192	; 0x2000
    25e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    25ea:	f242 0200 	movw	r2, #8192	; 0x2000
    25ee:	f2ce 0204 	movt	r2, #57348	; 0xe004
    25f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    25f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    25f8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    25fa:	f04f 000a 	mov.w	r0, #10
    25fe:	f7ff ff97 	bl	2530 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    2602:	f242 0300 	movw	r3, #8192	; 0x2000
    2606:	f2ce 0304 	movt	r3, #57348	; 0xe004
    260a:	f242 0200 	movw	r2, #8192	; 0x2000
    260e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2612:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2614:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    2618:	631a      	str	r2, [r3, #48]	; 0x30
    261a:	e031      	b.n	2680 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    261c:	68fa      	ldr	r2, [r7, #12]
    261e:	f240 0300 	movw	r3, #0
    2622:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2626:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    2628:	68fa      	ldr	r2, [r7, #12]
    262a:	f240 0300 	movw	r3, #0
    262e:	f2c4 2320 	movt	r3, #16928	; 0x4220
    2632:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    2634:	68fb      	ldr	r3, [r7, #12]
    2636:	f04f 020b 	mov.w	r2, #11
    263a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    263c:	f240 0310 	movw	r3, #16
    2640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2644:	681b      	ldr	r3, [r3, #0]
    2646:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    2648:	f242 0300 	movw	r3, #8192	; 0x2000
    264c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2650:	f242 0200 	movw	r2, #8192	; 0x2000
    2654:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2658:	6b12      	ldr	r2, [r2, #48]	; 0x30
    265a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    265e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    2660:	f04f 000b 	mov.w	r0, #11
    2664:	f7ff ff64 	bl	2530 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2668:	f242 0300 	movw	r3, #8192	; 0x2000
    266c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2670:	f242 0200 	movw	r2, #8192	; 0x2000
    2674:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2678:	6b12      	ldr	r2, [r2, #48]	; 0x30
    267a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    267e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    2680:	68fb      	ldr	r3, [r7, #12]
    2682:	681b      	ldr	r3, [r3, #0]
    2684:	f04f 0200 	mov.w	r2, #0
    2688:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    268a:	68bb      	ldr	r3, [r7, #8]
    268c:	2b00      	cmp	r3, #0
    268e:	d021      	beq.n	26d4 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    2690:	69ba      	ldr	r2, [r7, #24]
    2692:	68bb      	ldr	r3, [r7, #8]
    2694:	fbb2 f3f3 	udiv	r3, r2, r3
    2698:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    269a:	69fb      	ldr	r3, [r7, #28]
    269c:	f003 0308 	and.w	r3, r3, #8
    26a0:	2b00      	cmp	r3, #0
    26a2:	d006      	beq.n	26b2 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    26a4:	69fb      	ldr	r3, [r7, #28]
    26a6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    26aa:	f103 0301 	add.w	r3, r3, #1
    26ae:	61fb      	str	r3, [r7, #28]
    26b0:	e003      	b.n	26ba <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    26b2:	69fb      	ldr	r3, [r7, #28]
    26b4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    26b8:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    26ba:	69fa      	ldr	r2, [r7, #28]
    26bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    26c0:	429a      	cmp	r2, r3
    26c2:	d900      	bls.n	26c6 <MSS_UART_init+0x15a>
    26c4:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    26c6:	69fa      	ldr	r2, [r7, #28]
    26c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    26cc:	429a      	cmp	r2, r3
    26ce:	d801      	bhi.n	26d4 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    26d0:	69fb      	ldr	r3, [r7, #28]
    26d2:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    26d4:	68fb      	ldr	r3, [r7, #12]
    26d6:	685b      	ldr	r3, [r3, #4]
    26d8:	f04f 0201 	mov.w	r2, #1
    26dc:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    26e0:	68fb      	ldr	r3, [r7, #12]
    26e2:	681b      	ldr	r3, [r3, #0]
    26e4:	8afa      	ldrh	r2, [r7, #22]
    26e6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    26ea:	b292      	uxth	r2, r2
    26ec:	b2d2      	uxtb	r2, r2
    26ee:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    26f0:	68fb      	ldr	r3, [r7, #12]
    26f2:	681b      	ldr	r3, [r3, #0]
    26f4:	8afa      	ldrh	r2, [r7, #22]
    26f6:	b2d2      	uxtb	r2, r2
    26f8:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    26fa:	68fb      	ldr	r3, [r7, #12]
    26fc:	685b      	ldr	r3, [r3, #4]
    26fe:	f04f 0200 	mov.w	r2, #0
    2702:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    2706:	68fb      	ldr	r3, [r7, #12]
    2708:	681b      	ldr	r3, [r3, #0]
    270a:	79fa      	ldrb	r2, [r7, #7]
    270c:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    270e:	68fb      	ldr	r3, [r7, #12]
    2710:	681b      	ldr	r3, [r3, #0]
    2712:	f04f 020e 	mov.w	r2, #14
    2716:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    2718:	68fb      	ldr	r3, [r7, #12]
    271a:	685b      	ldr	r3, [r3, #4]
    271c:	f04f 0200 	mov.w	r2, #0
    2720:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    2724:	68fb      	ldr	r3, [r7, #12]
    2726:	f04f 0200 	mov.w	r2, #0
    272a:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    272c:	68fb      	ldr	r3, [r7, #12]
    272e:	f04f 0200 	mov.w	r2, #0
    2732:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    2734:	68fb      	ldr	r3, [r7, #12]
    2736:	f04f 0200 	mov.w	r2, #0
    273a:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    273c:	68fb      	ldr	r3, [r7, #12]
    273e:	f04f 0200 	mov.w	r2, #0
    2742:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    2744:	68fa      	ldr	r2, [r7, #12]
    2746:	f642 23c9 	movw	r3, #10953	; 0x2ac9
    274a:	f2c0 0300 	movt	r3, #0
    274e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    2750:	68fb      	ldr	r3, [r7, #12]
    2752:	f04f 0200 	mov.w	r2, #0
    2756:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    2758:	68fb      	ldr	r3, [r7, #12]
    275a:	f04f 0200 	mov.w	r2, #0
    275e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    2760:	68fb      	ldr	r3, [r7, #12]
    2762:	f04f 0200 	mov.w	r2, #0
    2766:	729a      	strb	r2, [r3, #10]
}
    2768:	f107 0720 	add.w	r7, r7, #32
    276c:	46bd      	mov	sp, r7
    276e:	bd80      	pop	{r7, pc}

00002770 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2770:	b480      	push	{r7}
    2772:	b089      	sub	sp, #36	; 0x24
    2774:	af00      	add	r7, sp, #0
    2776:	60f8      	str	r0, [r7, #12]
    2778:	60b9      	str	r1, [r7, #8]
    277a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    277c:	f04f 0300 	mov.w	r3, #0
    2780:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2782:	68fa      	ldr	r2, [r7, #12]
    2784:	f240 63b4 	movw	r3, #1716	; 0x6b4
    2788:	f2c2 0300 	movt	r3, #8192	; 0x2000
    278c:	429a      	cmp	r2, r3
    278e:	d007      	beq.n	27a0 <MSS_UART_polled_tx+0x30>
    2790:	68fa      	ldr	r2, [r7, #12]
    2792:	f240 638c 	movw	r3, #1676	; 0x68c
    2796:	f2c2 0300 	movt	r3, #8192	; 0x2000
    279a:	429a      	cmp	r2, r3
    279c:	d000      	beq.n	27a0 <MSS_UART_polled_tx+0x30>
    279e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    27a0:	68bb      	ldr	r3, [r7, #8]
    27a2:	2b00      	cmp	r3, #0
    27a4:	d100      	bne.n	27a8 <MSS_UART_polled_tx+0x38>
    27a6:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    27a8:	687b      	ldr	r3, [r7, #4]
    27aa:	2b00      	cmp	r3, #0
    27ac:	d100      	bne.n	27b0 <MSS_UART_polled_tx+0x40>
    27ae:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    27b0:	68fa      	ldr	r2, [r7, #12]
    27b2:	f240 63b4 	movw	r3, #1716	; 0x6b4
    27b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27ba:	429a      	cmp	r2, r3
    27bc:	d006      	beq.n	27cc <MSS_UART_polled_tx+0x5c>
    27be:	68fa      	ldr	r2, [r7, #12]
    27c0:	f240 638c 	movw	r3, #1676	; 0x68c
    27c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27c8:	429a      	cmp	r2, r3
    27ca:	d13d      	bne.n	2848 <MSS_UART_polled_tx+0xd8>
    27cc:	68bb      	ldr	r3, [r7, #8]
    27ce:	2b00      	cmp	r3, #0
    27d0:	d03a      	beq.n	2848 <MSS_UART_polled_tx+0xd8>
    27d2:	687b      	ldr	r3, [r7, #4]
    27d4:	2b00      	cmp	r3, #0
    27d6:	d037      	beq.n	2848 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    27d8:	68fb      	ldr	r3, [r7, #12]
    27da:	681b      	ldr	r3, [r3, #0]
    27dc:	7d1b      	ldrb	r3, [r3, #20]
    27de:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    27e0:	68fb      	ldr	r3, [r7, #12]
    27e2:	7a9a      	ldrb	r2, [r3, #10]
    27e4:	7efb      	ldrb	r3, [r7, #27]
    27e6:	ea42 0303 	orr.w	r3, r2, r3
    27ea:	b2da      	uxtb	r2, r3
    27ec:	68fb      	ldr	r3, [r7, #12]
    27ee:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    27f0:	7efb      	ldrb	r3, [r7, #27]
    27f2:	f003 0320 	and.w	r3, r3, #32
    27f6:	2b00      	cmp	r3, #0
    27f8:	d023      	beq.n	2842 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    27fa:	f04f 0310 	mov.w	r3, #16
    27fe:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    2800:	687b      	ldr	r3, [r7, #4]
    2802:	2b0f      	cmp	r3, #15
    2804:	d801      	bhi.n	280a <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    2806:	687b      	ldr	r3, [r7, #4]
    2808:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    280a:	f04f 0300 	mov.w	r3, #0
    280e:	617b      	str	r3, [r7, #20]
    2810:	e00e      	b.n	2830 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    2812:	68fb      	ldr	r3, [r7, #12]
    2814:	681b      	ldr	r3, [r3, #0]
    2816:	68b9      	ldr	r1, [r7, #8]
    2818:	693a      	ldr	r2, [r7, #16]
    281a:	440a      	add	r2, r1
    281c:	7812      	ldrb	r2, [r2, #0]
    281e:	701a      	strb	r2, [r3, #0]
    2820:	693b      	ldr	r3, [r7, #16]
    2822:	f103 0301 	add.w	r3, r3, #1
    2826:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2828:	697b      	ldr	r3, [r7, #20]
    282a:	f103 0301 	add.w	r3, r3, #1
    282e:	617b      	str	r3, [r7, #20]
    2830:	697a      	ldr	r2, [r7, #20]
    2832:	69fb      	ldr	r3, [r7, #28]
    2834:	429a      	cmp	r2, r3
    2836:	d3ec      	bcc.n	2812 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    2838:	687a      	ldr	r2, [r7, #4]
    283a:	697b      	ldr	r3, [r7, #20]
    283c:	ebc3 0302 	rsb	r3, r3, r2
    2840:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    2842:	687b      	ldr	r3, [r7, #4]
    2844:	2b00      	cmp	r3, #0
    2846:	d1c7      	bne.n	27d8 <MSS_UART_polled_tx+0x68>
    }
}
    2848:	f107 0724 	add.w	r7, r7, #36	; 0x24
    284c:	46bd      	mov	sp, r7
    284e:	bc80      	pop	{r7}
    2850:	4770      	bx	lr
    2852:	bf00      	nop

00002854 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    2854:	b480      	push	{r7}
    2856:	b087      	sub	sp, #28
    2858:	af00      	add	r7, sp, #0
    285a:	60f8      	str	r0, [r7, #12]
    285c:	60b9      	str	r1, [r7, #8]
    285e:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    2860:	f04f 0300 	mov.w	r3, #0
    2864:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    2866:	f04f 0300 	mov.w	r3, #0
    286a:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    286c:	68fa      	ldr	r2, [r7, #12]
    286e:	f240 63b4 	movw	r3, #1716	; 0x6b4
    2872:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2876:	429a      	cmp	r2, r3
    2878:	d007      	beq.n	288a <MSS_UART_get_rx+0x36>
    287a:	68fa      	ldr	r2, [r7, #12]
    287c:	f240 638c 	movw	r3, #1676	; 0x68c
    2880:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2884:	429a      	cmp	r2, r3
    2886:	d000      	beq.n	288a <MSS_UART_get_rx+0x36>
    2888:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    288a:	68bb      	ldr	r3, [r7, #8]
    288c:	2b00      	cmp	r3, #0
    288e:	d100      	bne.n	2892 <MSS_UART_get_rx+0x3e>
    2890:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    2892:	687b      	ldr	r3, [r7, #4]
    2894:	2b00      	cmp	r3, #0
    2896:	d100      	bne.n	289a <MSS_UART_get_rx+0x46>
    2898:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    289a:	68fa      	ldr	r2, [r7, #12]
    289c:	f240 63b4 	movw	r3, #1716	; 0x6b4
    28a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28a4:	429a      	cmp	r2, r3
    28a6:	d006      	beq.n	28b6 <MSS_UART_get_rx+0x62>
    28a8:	68fa      	ldr	r2, [r7, #12]
    28aa:	f240 638c 	movw	r3, #1676	; 0x68c
    28ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28b2:	429a      	cmp	r2, r3
    28b4:	d134      	bne.n	2920 <MSS_UART_get_rx+0xcc>
    28b6:	68bb      	ldr	r3, [r7, #8]
    28b8:	2b00      	cmp	r3, #0
    28ba:	d031      	beq.n	2920 <MSS_UART_get_rx+0xcc>
    28bc:	687b      	ldr	r3, [r7, #4]
    28be:	2b00      	cmp	r3, #0
    28c0:	d02e      	beq.n	2920 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    28c2:	68fb      	ldr	r3, [r7, #12]
    28c4:	681b      	ldr	r3, [r3, #0]
    28c6:	7d1b      	ldrb	r3, [r3, #20]
    28c8:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    28ca:	68fb      	ldr	r3, [r7, #12]
    28cc:	7a9a      	ldrb	r2, [r3, #10]
    28ce:	7dfb      	ldrb	r3, [r7, #23]
    28d0:	ea42 0303 	orr.w	r3, r2, r3
    28d4:	b2da      	uxtb	r2, r3
    28d6:	68fb      	ldr	r3, [r7, #12]
    28d8:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    28da:	e017      	b.n	290c <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    28dc:	68ba      	ldr	r2, [r7, #8]
    28de:	693b      	ldr	r3, [r7, #16]
    28e0:	4413      	add	r3, r2
    28e2:	68fa      	ldr	r2, [r7, #12]
    28e4:	6812      	ldr	r2, [r2, #0]
    28e6:	7812      	ldrb	r2, [r2, #0]
    28e8:	b2d2      	uxtb	r2, r2
    28ea:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    28ec:	693b      	ldr	r3, [r7, #16]
    28ee:	f103 0301 	add.w	r3, r3, #1
    28f2:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    28f4:	68fb      	ldr	r3, [r7, #12]
    28f6:	681b      	ldr	r3, [r3, #0]
    28f8:	7d1b      	ldrb	r3, [r3, #20]
    28fa:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    28fc:	68fb      	ldr	r3, [r7, #12]
    28fe:	7a9a      	ldrb	r2, [r3, #10]
    2900:	7dfb      	ldrb	r3, [r7, #23]
    2902:	ea42 0303 	orr.w	r3, r2, r3
    2906:	b2da      	uxtb	r2, r3
    2908:	68fb      	ldr	r3, [r7, #12]
    290a:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    290c:	7dfb      	ldrb	r3, [r7, #23]
    290e:	f003 0301 	and.w	r3, r3, #1
    2912:	b2db      	uxtb	r3, r3
    2914:	2b00      	cmp	r3, #0
    2916:	d003      	beq.n	2920 <MSS_UART_get_rx+0xcc>
    2918:	693a      	ldr	r2, [r7, #16]
    291a:	687b      	ldr	r3, [r7, #4]
    291c:	429a      	cmp	r2, r3
    291e:	d3dd      	bcc.n	28dc <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    2920:	693b      	ldr	r3, [r7, #16]
}
    2922:	4618      	mov	r0, r3
    2924:	f107 071c 	add.w	r7, r7, #28
    2928:	46bd      	mov	sp, r7
    292a:	bc80      	pop	{r7}
    292c:	4770      	bx	lr
    292e:	bf00      	nop

00002930 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2930:	b580      	push	{r7, lr}
    2932:	b082      	sub	sp, #8
    2934:	af00      	add	r7, sp, #0
    2936:	6078      	str	r0, [r7, #4]
    2938:	460b      	mov	r3, r1
    293a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    293c:	687a      	ldr	r2, [r7, #4]
    293e:	f240 63b4 	movw	r3, #1716	; 0x6b4
    2942:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2946:	429a      	cmp	r2, r3
    2948:	d007      	beq.n	295a <MSS_UART_enable_irq+0x2a>
    294a:	687a      	ldr	r2, [r7, #4]
    294c:	f240 638c 	movw	r3, #1676	; 0x68c
    2950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2954:	429a      	cmp	r2, r3
    2956:	d000      	beq.n	295a <MSS_UART_enable_irq+0x2a>
    2958:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    295a:	687a      	ldr	r2, [r7, #4]
    295c:	f240 63b4 	movw	r3, #1716	; 0x6b4
    2960:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2964:	429a      	cmp	r2, r3
    2966:	d006      	beq.n	2976 <MSS_UART_enable_irq+0x46>
    2968:	687a      	ldr	r2, [r7, #4]
    296a:	f240 638c 	movw	r3, #1676	; 0x68c
    296e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2972:	429a      	cmp	r2, r3
    2974:	d116      	bne.n	29a4 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2976:	687b      	ldr	r3, [r7, #4]
    2978:	891b      	ldrh	r3, [r3, #8]
    297a:	b21b      	sxth	r3, r3
    297c:	4618      	mov	r0, r3
    297e:	f7ff fdd7 	bl	2530 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2982:	687b      	ldr	r3, [r7, #4]
    2984:	681b      	ldr	r3, [r3, #0]
    2986:	687a      	ldr	r2, [r7, #4]
    2988:	6812      	ldr	r2, [r2, #0]
    298a:	7912      	ldrb	r2, [r2, #4]
    298c:	b2d1      	uxtb	r1, r2
    298e:	78fa      	ldrb	r2, [r7, #3]
    2990:	ea41 0202 	orr.w	r2, r1, r2
    2994:	b2d2      	uxtb	r2, r2
    2996:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2998:	687b      	ldr	r3, [r7, #4]
    299a:	891b      	ldrh	r3, [r3, #8]
    299c:	b21b      	sxth	r3, r3
    299e:	4618      	mov	r0, r3
    29a0:	f7ff fdaa 	bl	24f8 <NVIC_EnableIRQ>
    }
}
    29a4:	f107 0708 	add.w	r7, r7, #8
    29a8:	46bd      	mov	sp, r7
    29aa:	bd80      	pop	{r7, pc}

000029ac <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    29ac:	b580      	push	{r7, lr}
    29ae:	b084      	sub	sp, #16
    29b0:	af00      	add	r7, sp, #0
    29b2:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    29b4:	687a      	ldr	r2, [r7, #4]
    29b6:	f240 63b4 	movw	r3, #1716	; 0x6b4
    29ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29be:	429a      	cmp	r2, r3
    29c0:	d007      	beq.n	29d2 <MSS_UART_isr+0x26>
    29c2:	687a      	ldr	r2, [r7, #4]
    29c4:	f240 638c 	movw	r3, #1676	; 0x68c
    29c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29cc:	429a      	cmp	r2, r3
    29ce:	d000      	beq.n	29d2 <MSS_UART_isr+0x26>
    29d0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    29d2:	687a      	ldr	r2, [r7, #4]
    29d4:	f240 63b4 	movw	r3, #1716	; 0x6b4
    29d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29dc:	429a      	cmp	r2, r3
    29de:	d006      	beq.n	29ee <MSS_UART_isr+0x42>
    29e0:	687a      	ldr	r2, [r7, #4]
    29e2:	f240 638c 	movw	r3, #1676	; 0x68c
    29e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ea:	429a      	cmp	r2, r3
    29ec:	d167      	bne.n	2abe <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    29ee:	687b      	ldr	r3, [r7, #4]
    29f0:	681b      	ldr	r3, [r3, #0]
    29f2:	7a1b      	ldrb	r3, [r3, #8]
    29f4:	b2db      	uxtb	r3, r3
    29f6:	f003 030f 	and.w	r3, r3, #15
    29fa:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    29fc:	7bfb      	ldrb	r3, [r7, #15]
    29fe:	2b0c      	cmp	r3, #12
    2a00:	d854      	bhi.n	2aac <MSS_UART_isr+0x100>
    2a02:	a201      	add	r2, pc, #4	; (adr r2, 2a08 <MSS_UART_isr+0x5c>)
    2a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2a08:	00002a3d 	.word	0x00002a3d
    2a0c:	00002aad 	.word	0x00002aad
    2a10:	00002a59 	.word	0x00002a59
    2a14:	00002aad 	.word	0x00002aad
    2a18:	00002a75 	.word	0x00002a75
    2a1c:	00002aad 	.word	0x00002aad
    2a20:	00002a91 	.word	0x00002a91
    2a24:	00002aad 	.word	0x00002aad
    2a28:	00002aad 	.word	0x00002aad
    2a2c:	00002aad 	.word	0x00002aad
    2a30:	00002aad 	.word	0x00002aad
    2a34:	00002aad 	.word	0x00002aad
    2a38:	00002a75 	.word	0x00002a75
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2a3c:	687b      	ldr	r3, [r7, #4]
    2a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2a40:	2b00      	cmp	r3, #0
    2a42:	d100      	bne.n	2a46 <MSS_UART_isr+0x9a>
    2a44:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    2a46:	687b      	ldr	r3, [r7, #4]
    2a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2a4a:	2b00      	cmp	r3, #0
    2a4c:	d030      	beq.n	2ab0 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2a4e:	687b      	ldr	r3, [r7, #4]
    2a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2a52:	6878      	ldr	r0, [r7, #4]
    2a54:	4798      	blx	r3
                }
            }
            break;
    2a56:	e032      	b.n	2abe <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    2a58:	687b      	ldr	r3, [r7, #4]
    2a5a:	6a1b      	ldr	r3, [r3, #32]
    2a5c:	2b00      	cmp	r3, #0
    2a5e:	d100      	bne.n	2a62 <MSS_UART_isr+0xb6>
    2a60:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    2a62:	687b      	ldr	r3, [r7, #4]
    2a64:	6a1b      	ldr	r3, [r3, #32]
    2a66:	2b00      	cmp	r3, #0
    2a68:	d024      	beq.n	2ab4 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    2a6a:	687b      	ldr	r3, [r7, #4]
    2a6c:	6a1b      	ldr	r3, [r3, #32]
    2a6e:	6878      	ldr	r0, [r7, #4]
    2a70:	4798      	blx	r3
                }
            }
            break;
    2a72:	e024      	b.n	2abe <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2a74:	687b      	ldr	r3, [r7, #4]
    2a76:	69db      	ldr	r3, [r3, #28]
    2a78:	2b00      	cmp	r3, #0
    2a7a:	d100      	bne.n	2a7e <MSS_UART_isr+0xd2>
    2a7c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2a7e:	687b      	ldr	r3, [r7, #4]
    2a80:	69db      	ldr	r3, [r3, #28]
    2a82:	2b00      	cmp	r3, #0
    2a84:	d018      	beq.n	2ab8 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    2a86:	687b      	ldr	r3, [r7, #4]
    2a88:	69db      	ldr	r3, [r3, #28]
    2a8a:	6878      	ldr	r0, [r7, #4]
    2a8c:	4798      	blx	r3
                }
            }
            break;
    2a8e:	e016      	b.n	2abe <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2a90:	687b      	ldr	r3, [r7, #4]
    2a92:	699b      	ldr	r3, [r3, #24]
    2a94:	2b00      	cmp	r3, #0
    2a96:	d100      	bne.n	2a9a <MSS_UART_isr+0xee>
    2a98:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    2a9a:	687b      	ldr	r3, [r7, #4]
    2a9c:	699b      	ldr	r3, [r3, #24]
    2a9e:	2b00      	cmp	r3, #0
    2aa0:	d00c      	beq.n	2abc <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2aa2:	687b      	ldr	r3, [r7, #4]
    2aa4:	699b      	ldr	r3, [r3, #24]
    2aa6:	6878      	ldr	r0, [r7, #4]
    2aa8:	4798      	blx	r3
                }
            }
            break;
    2aaa:	e008      	b.n	2abe <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2aac:	be00      	bkpt	0x0000
    2aae:	e006      	b.n	2abe <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2ab0:	bf00      	nop
    2ab2:	e004      	b.n	2abe <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2ab4:	bf00      	nop
    2ab6:	e002      	b.n	2abe <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2ab8:	bf00      	nop
    2aba:	e000      	b.n	2abe <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2abc:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2abe:	f107 0710 	add.w	r7, r7, #16
    2ac2:	46bd      	mov	sp, r7
    2ac4:	bd80      	pop	{r7, pc}
    2ac6:	bf00      	nop

00002ac8 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2ac8:	b480      	push	{r7}
    2aca:	b087      	sub	sp, #28
    2acc:	af00      	add	r7, sp, #0
    2ace:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2ad0:	687a      	ldr	r2, [r7, #4]
    2ad2:	f240 63b4 	movw	r3, #1716	; 0x6b4
    2ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ada:	429a      	cmp	r2, r3
    2adc:	d007      	beq.n	2aee <default_tx_handler+0x26>
    2ade:	687a      	ldr	r2, [r7, #4]
    2ae0:	f240 638c 	movw	r3, #1676	; 0x68c
    2ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ae8:	429a      	cmp	r2, r3
    2aea:	d000      	beq.n	2aee <default_tx_handler+0x26>
    2aec:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2aee:	687b      	ldr	r3, [r7, #4]
    2af0:	68db      	ldr	r3, [r3, #12]
    2af2:	2b00      	cmp	r3, #0
    2af4:	d100      	bne.n	2af8 <default_tx_handler+0x30>
    2af6:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2af8:	687b      	ldr	r3, [r7, #4]
    2afa:	691b      	ldr	r3, [r3, #16]
    2afc:	2b00      	cmp	r3, #0
    2afe:	d100      	bne.n	2b02 <default_tx_handler+0x3a>
    2b00:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b02:	687a      	ldr	r2, [r7, #4]
    2b04:	f240 63b4 	movw	r3, #1716	; 0x6b4
    2b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b0c:	429a      	cmp	r2, r3
    2b0e:	d006      	beq.n	2b1e <default_tx_handler+0x56>
    2b10:	687a      	ldr	r2, [r7, #4]
    2b12:	f240 638c 	movw	r3, #1676	; 0x68c
    2b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b1a:	429a      	cmp	r2, r3
    2b1c:	d152      	bne.n	2bc4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2b1e:	687b      	ldr	r3, [r7, #4]
    2b20:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b22:	2b00      	cmp	r3, #0
    2b24:	d04e      	beq.n	2bc4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    2b26:	687b      	ldr	r3, [r7, #4]
    2b28:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b2a:	2b00      	cmp	r3, #0
    2b2c:	d04a      	beq.n	2bc4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2b2e:	687b      	ldr	r3, [r7, #4]
    2b30:	681b      	ldr	r3, [r3, #0]
    2b32:	7d1b      	ldrb	r3, [r3, #20]
    2b34:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    2b36:	687b      	ldr	r3, [r7, #4]
    2b38:	7a9a      	ldrb	r2, [r3, #10]
    2b3a:	7afb      	ldrb	r3, [r7, #11]
    2b3c:	ea42 0303 	orr.w	r3, r2, r3
    2b40:	b2da      	uxtb	r2, r3
    2b42:	687b      	ldr	r3, [r7, #4]
    2b44:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    2b46:	7afb      	ldrb	r3, [r7, #11]
    2b48:	f003 0320 	and.w	r3, r3, #32
    2b4c:	2b00      	cmp	r3, #0
    2b4e:	d029      	beq.n	2ba4 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2b50:	f04f 0310 	mov.w	r3, #16
    2b54:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    2b56:	687b      	ldr	r3, [r7, #4]
    2b58:	691a      	ldr	r2, [r3, #16]
    2b5a:	687b      	ldr	r3, [r7, #4]
    2b5c:	695b      	ldr	r3, [r3, #20]
    2b5e:	ebc3 0302 	rsb	r3, r3, r2
    2b62:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2b64:	697b      	ldr	r3, [r7, #20]
    2b66:	2b0f      	cmp	r3, #15
    2b68:	d801      	bhi.n	2b6e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    2b6a:	697b      	ldr	r3, [r7, #20]
    2b6c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2b6e:	f04f 0300 	mov.w	r3, #0
    2b72:	60fb      	str	r3, [r7, #12]
    2b74:	e012      	b.n	2b9c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    2b76:	687b      	ldr	r3, [r7, #4]
    2b78:	681b      	ldr	r3, [r3, #0]
    2b7a:	687a      	ldr	r2, [r7, #4]
    2b7c:	68d1      	ldr	r1, [r2, #12]
    2b7e:	687a      	ldr	r2, [r7, #4]
    2b80:	6952      	ldr	r2, [r2, #20]
    2b82:	440a      	add	r2, r1
    2b84:	7812      	ldrb	r2, [r2, #0]
    2b86:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2b88:	687b      	ldr	r3, [r7, #4]
    2b8a:	695b      	ldr	r3, [r3, #20]
    2b8c:	f103 0201 	add.w	r2, r3, #1
    2b90:	687b      	ldr	r3, [r7, #4]
    2b92:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2b94:	68fb      	ldr	r3, [r7, #12]
    2b96:	f103 0301 	add.w	r3, r3, #1
    2b9a:	60fb      	str	r3, [r7, #12]
    2b9c:	68fa      	ldr	r2, [r7, #12]
    2b9e:	693b      	ldr	r3, [r7, #16]
    2ba0:	429a      	cmp	r2, r3
    2ba2:	d3e8      	bcc.n	2b76 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2ba4:	687b      	ldr	r3, [r7, #4]
    2ba6:	695a      	ldr	r2, [r3, #20]
    2ba8:	687b      	ldr	r3, [r7, #4]
    2baa:	691b      	ldr	r3, [r3, #16]
    2bac:	429a      	cmp	r2, r3
    2bae:	d109      	bne.n	2bc4 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2bb0:	687b      	ldr	r3, [r7, #4]
    2bb2:	f04f 0200 	mov.w	r2, #0
    2bb6:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2bb8:	687b      	ldr	r3, [r7, #4]
    2bba:	685b      	ldr	r3, [r3, #4]
    2bbc:	f04f 0200 	mov.w	r2, #0
    2bc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2bc4:	f107 071c 	add.w	r7, r7, #28
    2bc8:	46bd      	mov	sp, r7
    2bca:	bc80      	pop	{r7}
    2bcc:	4770      	bx	lr
    2bce:	bf00      	nop

00002bd0 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    2bd0:	b580      	push	{r7, lr}
    2bd2:	b084      	sub	sp, #16
    2bd4:	af00      	add	r7, sp, #0
    2bd6:	60f8      	str	r0, [r7, #12]
    2bd8:	60b9      	str	r1, [r7, #8]
    2bda:	4613      	mov	r3, r2
    2bdc:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2bde:	68fa      	ldr	r2, [r7, #12]
    2be0:	f240 63b4 	movw	r3, #1716	; 0x6b4
    2be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2be8:	429a      	cmp	r2, r3
    2bea:	d007      	beq.n	2bfc <MSS_UART_set_rx_handler+0x2c>
    2bec:	68fa      	ldr	r2, [r7, #12]
    2bee:	f240 638c 	movw	r3, #1676	; 0x68c
    2bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf6:	429a      	cmp	r2, r3
    2bf8:	d000      	beq.n	2bfc <MSS_UART_set_rx_handler+0x2c>
    2bfa:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2bfc:	68bb      	ldr	r3, [r7, #8]
    2bfe:	2b00      	cmp	r3, #0
    2c00:	d100      	bne.n	2c04 <MSS_UART_set_rx_handler+0x34>
    2c02:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2c04:	79fb      	ldrb	r3, [r7, #7]
    2c06:	2bc0      	cmp	r3, #192	; 0xc0
    2c08:	d900      	bls.n	2c0c <MSS_UART_set_rx_handler+0x3c>
    2c0a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2c0c:	68fa      	ldr	r2, [r7, #12]
    2c0e:	f240 63b4 	movw	r3, #1716	; 0x6b4
    2c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c16:	429a      	cmp	r2, r3
    2c18:	d006      	beq.n	2c28 <MSS_UART_set_rx_handler+0x58>
    2c1a:	68fa      	ldr	r2, [r7, #12]
    2c1c:	f240 638c 	movw	r3, #1676	; 0x68c
    2c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c24:	429a      	cmp	r2, r3
    2c26:	d123      	bne.n	2c70 <MSS_UART_set_rx_handler+0xa0>
    2c28:	68bb      	ldr	r3, [r7, #8]
    2c2a:	2b00      	cmp	r3, #0
    2c2c:	d020      	beq.n	2c70 <MSS_UART_set_rx_handler+0xa0>
    2c2e:	79fb      	ldrb	r3, [r7, #7]
    2c30:	2bc0      	cmp	r3, #192	; 0xc0
    2c32:	d81d      	bhi.n	2c70 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2c34:	68fb      	ldr	r3, [r7, #12]
    2c36:	68ba      	ldr	r2, [r7, #8]
    2c38:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    2c3a:	68fb      	ldr	r3, [r7, #12]
    2c3c:	681a      	ldr	r2, [r3, #0]
    2c3e:	79fb      	ldrb	r3, [r7, #7]
    2c40:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2c44:	f043 030a 	orr.w	r3, r3, #10
    2c48:	b2db      	uxtb	r3, r3
    2c4a:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2c4c:	68fb      	ldr	r3, [r7, #12]
    2c4e:	891b      	ldrh	r3, [r3, #8]
    2c50:	b21b      	sxth	r3, r3
    2c52:	4618      	mov	r0, r3
    2c54:	f7ff fc6c 	bl	2530 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2c58:	68fb      	ldr	r3, [r7, #12]
    2c5a:	685b      	ldr	r3, [r3, #4]
    2c5c:	f04f 0201 	mov.w	r2, #1
    2c60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2c64:	68fb      	ldr	r3, [r7, #12]
    2c66:	891b      	ldrh	r3, [r3, #8]
    2c68:	b21b      	sxth	r3, r3
    2c6a:	4618      	mov	r0, r3
    2c6c:	f7ff fc44 	bl	24f8 <NVIC_EnableIRQ>
    }
}
    2c70:	f107 0710 	add.w	r7, r7, #16
    2c74:	46bd      	mov	sp, r7
    2c76:	bd80      	pop	{r7, pc}

00002c78 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2c78:	4668      	mov	r0, sp
    2c7a:	f020 0107 	bic.w	r1, r0, #7
    2c7e:	468d      	mov	sp, r1
    2c80:	b589      	push	{r0, r3, r7, lr}
    2c82:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2c84:	f240 60b4 	movw	r0, #1716	; 0x6b4
    2c88:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c8c:	f7ff fe8e 	bl	29ac <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2c90:	f04f 000a 	mov.w	r0, #10
    2c94:	f7ff fc4c 	bl	2530 <NVIC_ClearPendingIRQ>
}
    2c98:	46bd      	mov	sp, r7
    2c9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c9e:	4685      	mov	sp, r0
    2ca0:	4770      	bx	lr
    2ca2:	bf00      	nop

00002ca4 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2ca4:	4668      	mov	r0, sp
    2ca6:	f020 0107 	bic.w	r1, r0, #7
    2caa:	468d      	mov	sp, r1
    2cac:	b589      	push	{r0, r3, r7, lr}
    2cae:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2cb0:	f240 608c 	movw	r0, #1676	; 0x68c
    2cb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2cb8:	f7ff fe78 	bl	29ac <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2cbc:	f04f 000b 	mov.w	r0, #11
    2cc0:	f7ff fc36 	bl	2530 <NVIC_ClearPendingIRQ>
}
    2cc4:	46bd      	mov	sp, r7
    2cc6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2cca:	4685      	mov	sp, r0
    2ccc:	4770      	bx	lr
    2cce:	bf00      	nop

00002cd0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2cd0:	b480      	push	{r7}
    2cd2:	b083      	sub	sp, #12
    2cd4:	af00      	add	r7, sp, #0
    2cd6:	4603      	mov	r3, r0
    2cd8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2cda:	f24e 1300 	movw	r3, #57600	; 0xe100
    2cde:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2ce2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2ce6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2cea:	88f9      	ldrh	r1, [r7, #6]
    2cec:	f001 011f 	and.w	r1, r1, #31
    2cf0:	f04f 0001 	mov.w	r0, #1
    2cf4:	fa00 f101 	lsl.w	r1, r0, r1
    2cf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2cfc:	f107 070c 	add.w	r7, r7, #12
    2d00:	46bd      	mov	sp, r7
    2d02:	bc80      	pop	{r7}
    2d04:	4770      	bx	lr
    2d06:	bf00      	nop

00002d08 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2d08:	b480      	push	{r7}
    2d0a:	b083      	sub	sp, #12
    2d0c:	af00      	add	r7, sp, #0
    2d0e:	4603      	mov	r3, r0
    2d10:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2d12:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d16:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d1a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d1e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d22:	88f9      	ldrh	r1, [r7, #6]
    2d24:	f001 011f 	and.w	r1, r1, #31
    2d28:	f04f 0001 	mov.w	r0, #1
    2d2c:	fa00 f101 	lsl.w	r1, r0, r1
    2d30:	f102 0220 	add.w	r2, r2, #32
    2d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2d38:	f107 070c 	add.w	r7, r7, #12
    2d3c:	46bd      	mov	sp, r7
    2d3e:	bc80      	pop	{r7}
    2d40:	4770      	bx	lr
    2d42:	bf00      	nop

00002d44 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2d44:	b480      	push	{r7}
    2d46:	b083      	sub	sp, #12
    2d48:	af00      	add	r7, sp, #0
    2d4a:	4603      	mov	r3, r0
    2d4c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2d4e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d52:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d5e:	88f9      	ldrh	r1, [r7, #6]
    2d60:	f001 011f 	and.w	r1, r1, #31
    2d64:	f04f 0001 	mov.w	r0, #1
    2d68:	fa00 f101 	lsl.w	r1, r0, r1
    2d6c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2d74:	f107 070c 	add.w	r7, r7, #12
    2d78:	46bd      	mov	sp, r7
    2d7a:	bc80      	pop	{r7}
    2d7c:	4770      	bx	lr
    2d7e:	bf00      	nop

00002d80 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2d80:	b580      	push	{r7, lr}
    2d82:	b084      	sub	sp, #16
    2d84:	af00      	add	r7, sp, #0
    2d86:	6078      	str	r0, [r7, #4]
    2d88:	4613      	mov	r3, r2
    2d8a:	460a      	mov	r2, r1
    2d8c:	70fa      	strb	r2, [r7, #3]
    2d8e:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    2d90:	78bb      	ldrb	r3, [r7, #2]
    2d92:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2d94:	687a      	ldr	r2, [r7, #4]
    2d96:	f240 63dc 	movw	r3, #1756	; 0x6dc
    2d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d9e:	429a      	cmp	r2, r3
    2da0:	d007      	beq.n	2db2 <MSS_I2C_init+0x32>
    2da2:	687a      	ldr	r2, [r7, #4]
    2da4:	f240 7350 	movw	r3, #1872	; 0x750
    2da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dac:	429a      	cmp	r2, r3
    2dae:	d000      	beq.n	2db2 <MSS_I2C_init+0x32>
    2db0:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2db2:	f000 fedd 	bl	3b70 <disable_interrupts>
    2db6:	4603      	mov	r3, r0
    2db8:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2dba:	6878      	ldr	r0, [r7, #4]
    2dbc:	f04f 0100 	mov.w	r1, #0
    2dc0:	f04f 0274 	mov.w	r2, #116	; 0x74
    2dc4:	f002 fd26 	bl	5814 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    2dc8:	687a      	ldr	r2, [r7, #4]
    2dca:	f240 63dc 	movw	r3, #1756	; 0x6dc
    2dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dd2:	429a      	cmp	r2, r3
    2dd4:	d12c      	bne.n	2e30 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    2dd6:	687b      	ldr	r3, [r7, #4]
    2dd8:	f04f 020e 	mov.w	r2, #14
    2ddc:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    2dde:	687a      	ldr	r2, [r7, #4]
    2de0:	f242 0300 	movw	r3, #8192	; 0x2000
    2de4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2de8:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2dea:	687a      	ldr	r2, [r7, #4]
    2dec:	f240 0300 	movw	r3, #0
    2df0:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2df4:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2df6:	f242 0300 	movw	r3, #8192	; 0x2000
    2dfa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2dfe:	f242 0200 	movw	r2, #8192	; 0x2000
    2e02:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2e06:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2e08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2e0c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    2e0e:	f04f 000e 	mov.w	r0, #14
    2e12:	f7ff ff97 	bl	2d44 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2e16:	f242 0300 	movw	r3, #8192	; 0x2000
    2e1a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2e1e:	f242 0200 	movw	r2, #8192	; 0x2000
    2e22:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2e26:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2e28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2e2c:	631a      	str	r2, [r3, #48]	; 0x30
    2e2e:	e02b      	b.n	2e88 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2e30:	687b      	ldr	r3, [r7, #4]
    2e32:	f04f 0211 	mov.w	r2, #17
    2e36:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    2e38:	687a      	ldr	r2, [r7, #4]
    2e3a:	f242 0300 	movw	r3, #8192	; 0x2000
    2e3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2e42:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2e44:	687a      	ldr	r2, [r7, #4]
    2e46:	f240 0300 	movw	r3, #0
    2e4a:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2e4e:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2e50:	f242 0300 	movw	r3, #8192	; 0x2000
    2e54:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2e58:	f242 0200 	movw	r2, #8192	; 0x2000
    2e5c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2e60:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2e62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2e66:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    2e68:	f04f 0011 	mov.w	r0, #17
    2e6c:	f7ff ff6a 	bl	2d44 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    2e70:	f242 0300 	movw	r3, #8192	; 0x2000
    2e74:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2e78:	f242 0200 	movw	r2, #8192	; 0x2000
    2e7c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2e80:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2e82:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2e86:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    2e88:	687b      	ldr	r3, [r7, #4]
    2e8a:	699b      	ldr	r3, [r3, #24]
    2e8c:	461a      	mov	r2, r3
    2e8e:	687b      	ldr	r3, [r7, #4]
    2e90:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    2e92:	78fb      	ldrb	r3, [r7, #3]
    2e94:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2e98:	687b      	ldr	r3, [r7, #4]
    2e9a:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    2e9c:	687b      	ldr	r3, [r7, #4]
    2e9e:	699b      	ldr	r3, [r3, #24]
    2ea0:	68fa      	ldr	r2, [r7, #12]
    2ea2:	ea4f 0292 	mov.w	r2, r2, lsr #2
    2ea6:	f002 0201 	and.w	r2, r2, #1
    2eaa:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    2eac:	687b      	ldr	r3, [r7, #4]
    2eae:	699b      	ldr	r3, [r3, #24]
    2eb0:	68fa      	ldr	r2, [r7, #12]
    2eb2:	ea4f 0252 	mov.w	r2, r2, lsr #1
    2eb6:	f002 0201 	and.w	r2, r2, #1
    2eba:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    2ebc:	687b      	ldr	r3, [r7, #4]
    2ebe:	699b      	ldr	r3, [r3, #24]
    2ec0:	68fa      	ldr	r2, [r7, #12]
    2ec2:	f002 0201 	and.w	r2, r2, #1
    2ec6:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    2ec8:	687b      	ldr	r3, [r7, #4]
    2eca:	695b      	ldr	r3, [r3, #20]
    2ecc:	687a      	ldr	r2, [r7, #4]
    2ece:	6812      	ldr	r2, [r2, #0]
    2ed0:	b2d2      	uxtb	r2, r2
    2ed2:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    2ed4:	687b      	ldr	r3, [r7, #4]
    2ed6:	699b      	ldr	r3, [r3, #24]
    2ed8:	f04f 0201 	mov.w	r2, #1
    2edc:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    2ede:	68b8      	ldr	r0, [r7, #8]
    2ee0:	f000 fe58 	bl	3b94 <restore_interrupts>
}
    2ee4:	f107 0710 	add.w	r7, r7, #16
    2ee8:	46bd      	mov	sp, r7
    2eea:	bd80      	pop	{r7, pc}

00002eec <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2eec:	b580      	push	{r7, lr}
    2eee:	b086      	sub	sp, #24
    2ef0:	af00      	add	r7, sp, #0
    2ef2:	60f8      	str	r0, [r7, #12]
    2ef4:	607a      	str	r2, [r7, #4]
    2ef6:	460a      	mov	r2, r1
    2ef8:	72fa      	strb	r2, [r7, #11]
    2efa:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2efc:	68fa      	ldr	r2, [r7, #12]
    2efe:	f240 63dc 	movw	r3, #1756	; 0x6dc
    2f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f06:	429a      	cmp	r2, r3
    2f08:	d007      	beq.n	2f1a <MSS_I2C_write+0x2e>
    2f0a:	68fa      	ldr	r2, [r7, #12]
    2f0c:	f240 7350 	movw	r3, #1872	; 0x750
    2f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f14:	429a      	cmp	r2, r3
    2f16:	d000      	beq.n	2f1a <MSS_I2C_write+0x2e>
    2f18:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2f1a:	f000 fe29 	bl	3b70 <disable_interrupts>
    2f1e:	4603      	mov	r3, r0
    2f20:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2f22:	68fb      	ldr	r3, [r7, #12]
    2f24:	7a1b      	ldrb	r3, [r3, #8]
    2f26:	2b00      	cmp	r3, #0
    2f28:	d103      	bne.n	2f32 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2f2a:	68fb      	ldr	r3, [r7, #12]
    2f2c:	f04f 0201 	mov.w	r2, #1
    2f30:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    2f32:	68fb      	ldr	r3, [r7, #12]
    2f34:	f04f 0201 	mov.w	r2, #1
    2f38:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2f3c:	7afb      	ldrb	r3, [r7, #11]
    2f3e:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2f42:	68fb      	ldr	r3, [r7, #12]
    2f44:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    2f46:	68fb      	ldr	r3, [r7, #12]
    2f48:	f04f 0200 	mov.w	r2, #0
    2f4c:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    2f4e:	68fb      	ldr	r3, [r7, #12]
    2f50:	687a      	ldr	r2, [r7, #4]
    2f52:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    2f54:	887a      	ldrh	r2, [r7, #2]
    2f56:	68fb      	ldr	r3, [r7, #12]
    2f58:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    2f5a:	68fb      	ldr	r3, [r7, #12]
    2f5c:	f04f 0200 	mov.w	r2, #0
    2f60:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2f62:	68fb      	ldr	r3, [r7, #12]
    2f64:	f04f 0201 	mov.w	r2, #1
    2f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2f6c:	68fb      	ldr	r3, [r7, #12]
    2f6e:	f897 2020 	ldrb.w	r2, [r7, #32]
    2f72:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2f74:	68fb      	ldr	r3, [r7, #12]
    2f76:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2f7a:	b2db      	uxtb	r3, r3
    2f7c:	2b01      	cmp	r3, #1
    2f7e:	d105      	bne.n	2f8c <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2f80:	68fb      	ldr	r3, [r7, #12]
    2f82:	f04f 0201 	mov.w	r2, #1
    2f86:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2f8a:	e004      	b.n	2f96 <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2f8c:	68fb      	ldr	r3, [r7, #12]
    2f8e:	699b      	ldr	r3, [r3, #24]
    2f90:	f04f 0201 	mov.w	r2, #1
    2f94:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2f96:	68fb      	ldr	r3, [r7, #12]
    2f98:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2f9c:	2b01      	cmp	r3, #1
    2f9e:	d111      	bne.n	2fc4 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2fa0:	68fb      	ldr	r3, [r7, #12]
    2fa2:	699b      	ldr	r3, [r3, #24]
    2fa4:	f04f 0200 	mov.w	r2, #0
    2fa8:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2faa:	68fb      	ldr	r3, [r7, #12]
    2fac:	695b      	ldr	r3, [r3, #20]
    2fae:	791b      	ldrb	r3, [r3, #4]
    2fb0:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2fb2:	7cfb      	ldrb	r3, [r7, #19]
    2fb4:	b2db      	uxtb	r3, r3
    2fb6:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2fb8:	68fb      	ldr	r3, [r7, #12]
    2fba:	8a5b      	ldrh	r3, [r3, #18]
    2fbc:	b21b      	sxth	r3, r3
    2fbe:	4618      	mov	r0, r3
    2fc0:	f7ff fec0 	bl	2d44 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2fc4:	68fb      	ldr	r3, [r7, #12]
    2fc6:	8a5b      	ldrh	r3, [r3, #18]
    2fc8:	b21b      	sxth	r3, r3
    2fca:	4618      	mov	r0, r3
    2fcc:	f7ff fe80 	bl	2cd0 <NVIC_EnableIRQ>

    restore_interrupts( primask );
    2fd0:	6978      	ldr	r0, [r7, #20]
    2fd2:	f000 fddf 	bl	3b94 <restore_interrupts>
}
    2fd6:	f107 0718 	add.w	r7, r7, #24
    2fda:	46bd      	mov	sp, r7
    2fdc:	bd80      	pop	{r7, pc}
    2fde:	bf00      	nop

00002fe0 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2fe0:	b580      	push	{r7, lr}
    2fe2:	b086      	sub	sp, #24
    2fe4:	af00      	add	r7, sp, #0
    2fe6:	60f8      	str	r0, [r7, #12]
    2fe8:	607a      	str	r2, [r7, #4]
    2fea:	460a      	mov	r2, r1
    2fec:	72fa      	strb	r2, [r7, #11]
    2fee:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2ff0:	68fa      	ldr	r2, [r7, #12]
    2ff2:	f240 63dc 	movw	r3, #1756	; 0x6dc
    2ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ffa:	429a      	cmp	r2, r3
    2ffc:	d007      	beq.n	300e <MSS_I2C_read+0x2e>
    2ffe:	68fa      	ldr	r2, [r7, #12]
    3000:	f240 7350 	movw	r3, #1872	; 0x750
    3004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3008:	429a      	cmp	r2, r3
    300a:	d000      	beq.n	300e <MSS_I2C_read+0x2e>
    300c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    300e:	f000 fdaf 	bl	3b70 <disable_interrupts>
    3012:	4603      	mov	r3, r0
    3014:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    3016:	68fb      	ldr	r3, [r7, #12]
    3018:	7a1b      	ldrb	r3, [r3, #8]
    301a:	2b00      	cmp	r3, #0
    301c:	d103      	bne.n	3026 <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    301e:	68fb      	ldr	r3, [r7, #12]
    3020:	f04f 0202 	mov.w	r2, #2
    3024:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    3026:	68fb      	ldr	r3, [r7, #12]
    3028:	f04f 0202 	mov.w	r2, #2
    302c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    3030:	7afb      	ldrb	r3, [r7, #11]
    3032:	ea4f 0243 	mov.w	r2, r3, lsl #1
    3036:	68fb      	ldr	r3, [r7, #12]
    3038:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    303a:	68fb      	ldr	r3, [r7, #12]
    303c:	f04f 0201 	mov.w	r2, #1
    3040:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    3042:	68fb      	ldr	r3, [r7, #12]
    3044:	687a      	ldr	r2, [r7, #4]
    3046:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    3048:	887a      	ldrh	r2, [r7, #2]
    304a:	68fb      	ldr	r3, [r7, #12]
    304c:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    304e:	68fb      	ldr	r3, [r7, #12]
    3050:	f04f 0200 	mov.w	r2, #0
    3054:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    3056:	68fb      	ldr	r3, [r7, #12]
    3058:	f04f 0201 	mov.w	r2, #1
    305c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    3060:	68fb      	ldr	r3, [r7, #12]
    3062:	f897 2020 	ldrb.w	r2, [r7, #32]
    3066:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3068:	68fb      	ldr	r3, [r7, #12]
    306a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    306e:	b2db      	uxtb	r3, r3
    3070:	2b01      	cmp	r3, #1
    3072:	d105      	bne.n	3080 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    3074:	68fb      	ldr	r3, [r7, #12]
    3076:	f04f 0201 	mov.w	r2, #1
    307a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    307e:	e004      	b.n	308a <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3080:	68fb      	ldr	r3, [r7, #12]
    3082:	699b      	ldr	r3, [r3, #24]
    3084:	f04f 0201 	mov.w	r2, #1
    3088:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    308a:	68fb      	ldr	r3, [r7, #12]
    308c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    3090:	2b01      	cmp	r3, #1
    3092:	d111      	bne.n	30b8 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3094:	68fb      	ldr	r3, [r7, #12]
    3096:	699b      	ldr	r3, [r3, #24]
    3098:	f04f 0200 	mov.w	r2, #0
    309c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    309e:	68fb      	ldr	r3, [r7, #12]
    30a0:	695b      	ldr	r3, [r3, #20]
    30a2:	791b      	ldrb	r3, [r3, #4]
    30a4:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    30a6:	7cfb      	ldrb	r3, [r7, #19]
    30a8:	b2db      	uxtb	r3, r3
    30aa:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    30ac:	68fb      	ldr	r3, [r7, #12]
    30ae:	8a5b      	ldrh	r3, [r3, #18]
    30b0:	b21b      	sxth	r3, r3
    30b2:	4618      	mov	r0, r3
    30b4:	f7ff fe46 	bl	2d44 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    30b8:	68fb      	ldr	r3, [r7, #12]
    30ba:	8a5b      	ldrh	r3, [r3, #18]
    30bc:	b21b      	sxth	r3, r3
    30be:	4618      	mov	r0, r3
    30c0:	f7ff fe06 	bl	2cd0 <NVIC_EnableIRQ>
    restore_interrupts( primask );
    30c4:	6978      	ldr	r0, [r7, #20]
    30c6:	f000 fd65 	bl	3b94 <restore_interrupts>
}
    30ca:	f107 0718 	add.w	r7, r7, #24
    30ce:	46bd      	mov	sp, r7
    30d0:	bd80      	pop	{r7, pc}
    30d2:	bf00      	nop

000030d4 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    30d4:	b580      	push	{r7, lr}
    30d6:	b086      	sub	sp, #24
    30d8:	af00      	add	r7, sp, #0
    30da:	60f8      	str	r0, [r7, #12]
    30dc:	607a      	str	r2, [r7, #4]
    30de:	460a      	mov	r2, r1
    30e0:	72fa      	strb	r2, [r7, #11]
    30e2:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    30e4:	68fa      	ldr	r2, [r7, #12]
    30e6:	f240 63dc 	movw	r3, #1756	; 0x6dc
    30ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30ee:	429a      	cmp	r2, r3
    30f0:	d007      	beq.n	3102 <MSS_I2C_write_read+0x2e>
    30f2:	68fa      	ldr	r2, [r7, #12]
    30f4:	f240 7350 	movw	r3, #1872	; 0x750
    30f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30fc:	429a      	cmp	r2, r3
    30fe:	d000      	beq.n	3102 <MSS_I2C_write_read+0x2e>
    3100:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    3102:	887b      	ldrh	r3, [r7, #2]
    3104:	2b00      	cmp	r3, #0
    3106:	d100      	bne.n	310a <MSS_I2C_write_read+0x36>
    3108:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    310a:	687b      	ldr	r3, [r7, #4]
    310c:	2b00      	cmp	r3, #0
    310e:	d100      	bne.n	3112 <MSS_I2C_write_read+0x3e>
    3110:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    3112:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    3114:	2b00      	cmp	r3, #0
    3116:	d100      	bne.n	311a <MSS_I2C_write_read+0x46>
    3118:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    311a:	6a3b      	ldr	r3, [r7, #32]
    311c:	2b00      	cmp	r3, #0
    311e:	d100      	bne.n	3122 <MSS_I2C_write_read+0x4e>
    3120:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    3122:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    3124:	2b00      	cmp	r3, #0
    3126:	d06a      	beq.n	31fe <MSS_I2C_write_read+0x12a>
    3128:	887b      	ldrh	r3, [r7, #2]
    312a:	2b00      	cmp	r3, #0
    312c:	d067      	beq.n	31fe <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    312e:	f000 fd1f 	bl	3b70 <disable_interrupts>
    3132:	4603      	mov	r3, r0
    3134:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    3136:	68fb      	ldr	r3, [r7, #12]
    3138:	7a1b      	ldrb	r3, [r3, #8]
    313a:	2b00      	cmp	r3, #0
    313c:	d103      	bne.n	3146 <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    313e:	68fb      	ldr	r3, [r7, #12]
    3140:	f04f 0203 	mov.w	r2, #3
    3144:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    3146:	68fb      	ldr	r3, [r7, #12]
    3148:	f04f 0203 	mov.w	r2, #3
    314c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    3150:	7afb      	ldrb	r3, [r7, #11]
    3152:	ea4f 0243 	mov.w	r2, r3, lsl #1
    3156:	68fb      	ldr	r3, [r7, #12]
    3158:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    315a:	68fb      	ldr	r3, [r7, #12]
    315c:	f04f 0200 	mov.w	r2, #0
    3160:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    3162:	68fb      	ldr	r3, [r7, #12]
    3164:	687a      	ldr	r2, [r7, #4]
    3166:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    3168:	887a      	ldrh	r2, [r7, #2]
    316a:	68fb      	ldr	r3, [r7, #12]
    316c:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    316e:	68fb      	ldr	r3, [r7, #12]
    3170:	f04f 0200 	mov.w	r2, #0
    3174:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    3176:	68fb      	ldr	r3, [r7, #12]
    3178:	6a3a      	ldr	r2, [r7, #32]
    317a:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    317c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    317e:	68fb      	ldr	r3, [r7, #12]
    3180:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    3182:	68fb      	ldr	r3, [r7, #12]
    3184:	f04f 0200 	mov.w	r2, #0
    3188:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    318a:	68fb      	ldr	r3, [r7, #12]
    318c:	f04f 0201 	mov.w	r2, #1
    3190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    3194:	68fb      	ldr	r3, [r7, #12]
    3196:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    319a:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    319c:	68fb      	ldr	r3, [r7, #12]
    319e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    31a2:	b2db      	uxtb	r3, r3
    31a4:	2b01      	cmp	r3, #1
    31a6:	d105      	bne.n	31b4 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    31a8:	68fb      	ldr	r3, [r7, #12]
    31aa:	f04f 0201 	mov.w	r2, #1
    31ae:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    31b2:	e004      	b.n	31be <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    31b4:	68fb      	ldr	r3, [r7, #12]
    31b6:	699b      	ldr	r3, [r3, #24]
    31b8:	f04f 0201 	mov.w	r2, #1
    31bc:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    31be:	68fb      	ldr	r3, [r7, #12]
    31c0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    31c4:	2b01      	cmp	r3, #1
    31c6:	d111      	bne.n	31ec <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    31c8:	68fb      	ldr	r3, [r7, #12]
    31ca:	699b      	ldr	r3, [r3, #24]
    31cc:	f04f 0200 	mov.w	r2, #0
    31d0:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    31d2:	68fb      	ldr	r3, [r7, #12]
    31d4:	695b      	ldr	r3, [r3, #20]
    31d6:	791b      	ldrb	r3, [r3, #4]
    31d8:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    31da:	7cfb      	ldrb	r3, [r7, #19]
    31dc:	b2db      	uxtb	r3, r3
    31de:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    31e0:	68fb      	ldr	r3, [r7, #12]
    31e2:	8a5b      	ldrh	r3, [r3, #18]
    31e4:	b21b      	sxth	r3, r3
    31e6:	4618      	mov	r0, r3
    31e8:	f7ff fdac 	bl	2d44 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    31ec:	68fb      	ldr	r3, [r7, #12]
    31ee:	8a5b      	ldrh	r3, [r3, #18]
    31f0:	b21b      	sxth	r3, r3
    31f2:	4618      	mov	r0, r3
    31f4:	f7ff fd6c 	bl	2cd0 <NVIC_EnableIRQ>

        restore_interrupts( primask );
    31f8:	6978      	ldr	r0, [r7, #20]
    31fa:	f000 fccb 	bl	3b94 <restore_interrupts>
    }
}
    31fe:	f107 0718 	add.w	r7, r7, #24
    3202:	46bd      	mov	sp, r7
    3204:	bd80      	pop	{r7, pc}
    3206:	bf00      	nop

00003208 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    3208:	b480      	push	{r7}
    320a:	b085      	sub	sp, #20
    320c:	af00      	add	r7, sp, #0
    320e:	6078      	str	r0, [r7, #4]
    3210:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3212:	687a      	ldr	r2, [r7, #4]
    3214:	f240 63dc 	movw	r3, #1756	; 0x6dc
    3218:	f2c2 0300 	movt	r3, #8192	; 0x2000
    321c:	429a      	cmp	r2, r3
    321e:	d007      	beq.n	3230 <MSS_I2C_wait_complete+0x28>
    3220:	687a      	ldr	r2, [r7, #4]
    3222:	f240 7350 	movw	r3, #1872	; 0x750
    3226:	f2c2 0300 	movt	r3, #8192	; 0x2000
    322a:	429a      	cmp	r2, r3
    322c:	d000      	beq.n	3230 <MSS_I2C_wait_complete+0x28>
    322e:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    3230:	687b      	ldr	r3, [r7, #4]
    3232:	683a      	ldr	r2, [r7, #0]
    3234:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    3236:	687b      	ldr	r3, [r7, #4]
    3238:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    323c:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    323e:	7bfb      	ldrb	r3, [r7, #15]
    3240:	2b01      	cmp	r3, #1
    3242:	d0f8      	beq.n	3236 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    3244:	7bfb      	ldrb	r3, [r7, #15]
}
    3246:	4618      	mov	r0, r3
    3248:	f107 0714 	add.w	r7, r7, #20
    324c:	46bd      	mov	sp, r7
    324e:	bc80      	pop	{r7}
    3250:	4770      	bx	lr
    3252:	bf00      	nop

00003254 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    3254:	b480      	push	{r7}
    3256:	b083      	sub	sp, #12
    3258:	af00      	add	r7, sp, #0
    325a:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    325c:	687b      	ldr	r3, [r7, #4]
    325e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    3262:	2b00      	cmp	r3, #0
    3264:	d004      	beq.n	3270 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    3266:	687b      	ldr	r3, [r7, #4]
    3268:	699b      	ldr	r3, [r3, #24]
    326a:	f04f 0201 	mov.w	r2, #1
    326e:	609a      	str	r2, [r3, #8]
    }
}
    3270:	f107 070c 	add.w	r7, r7, #12
    3274:	46bd      	mov	sp, r7
    3276:	bc80      	pop	{r7}
    3278:	4770      	bx	lr
    327a:	bf00      	nop

0000327c <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    327c:	b580      	push	{r7, lr}
    327e:	b084      	sub	sp, #16
    3280:	af00      	add	r7, sp, #0
    3282:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    3284:	f04f 0301 	mov.w	r3, #1
    3288:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    328a:	687a      	ldr	r2, [r7, #4]
    328c:	f240 63dc 	movw	r3, #1756	; 0x6dc
    3290:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3294:	429a      	cmp	r2, r3
    3296:	d007      	beq.n	32a8 <mss_i2c_isr+0x2c>
    3298:	687a      	ldr	r2, [r7, #4]
    329a:	f240 7350 	movw	r3, #1872	; 0x750
    329e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32a2:	429a      	cmp	r2, r3
    32a4:	d000      	beq.n	32a8 <mss_i2c_isr+0x2c>
    32a6:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    32a8:	687b      	ldr	r3, [r7, #4]
    32aa:	695b      	ldr	r3, [r3, #20]
    32ac:	791b      	ldrb	r3, [r3, #4]
    32ae:	72fb      	strb	r3, [r7, #11]

    switch( status )
    32b0:	7afb      	ldrb	r3, [r7, #11]
    32b2:	b2db      	uxtb	r3, r3
    32b4:	f1a3 0308 	sub.w	r3, r3, #8
    32b8:	2bd0      	cmp	r3, #208	; 0xd0
    32ba:	f200 841c 	bhi.w	3af6 <mss_i2c_isr+0x87a>
    32be:	a201      	add	r2, pc, #4	; (adr r2, 32c4 <mss_i2c_isr+0x48>)
    32c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    32c4:	00003609 	.word	0x00003609
    32c8:	00003af7 	.word	0x00003af7
    32cc:	00003af7 	.word	0x00003af7
    32d0:	00003af7 	.word	0x00003af7
    32d4:	00003af7 	.word	0x00003af7
    32d8:	00003af7 	.word	0x00003af7
    32dc:	00003af7 	.word	0x00003af7
    32e0:	00003af7 	.word	0x00003af7
    32e4:	00003609 	.word	0x00003609
    32e8:	00003af7 	.word	0x00003af7
    32ec:	00003af7 	.word	0x00003af7
    32f0:	00003af7 	.word	0x00003af7
    32f4:	00003af7 	.word	0x00003af7
    32f8:	00003af7 	.word	0x00003af7
    32fc:	00003af7 	.word	0x00003af7
    3300:	00003af7 	.word	0x00003af7
    3304:	000036ad 	.word	0x000036ad
    3308:	00003af7 	.word	0x00003af7
    330c:	00003af7 	.word	0x00003af7
    3310:	00003af7 	.word	0x00003af7
    3314:	00003af7 	.word	0x00003af7
    3318:	00003af7 	.word	0x00003af7
    331c:	00003af7 	.word	0x00003af7
    3320:	00003af7 	.word	0x00003af7
    3324:	00003689 	.word	0x00003689
    3328:	00003af7 	.word	0x00003af7
    332c:	00003af7 	.word	0x00003af7
    3330:	00003af7 	.word	0x00003af7
    3334:	00003af7 	.word	0x00003af7
    3338:	00003af7 	.word	0x00003af7
    333c:	00003af7 	.word	0x00003af7
    3340:	00003af7 	.word	0x00003af7
    3344:	000036ad 	.word	0x000036ad
    3348:	00003af7 	.word	0x00003af7
    334c:	00003af7 	.word	0x00003af7
    3350:	00003af7 	.word	0x00003af7
    3354:	00003af7 	.word	0x00003af7
    3358:	00003af7 	.word	0x00003af7
    335c:	00003af7 	.word	0x00003af7
    3360:	00003af7 	.word	0x00003af7
    3364:	00003741 	.word	0x00003741
    3368:	00003af7 	.word	0x00003af7
    336c:	00003af7 	.word	0x00003af7
    3370:	00003af7 	.word	0x00003af7
    3374:	00003af7 	.word	0x00003af7
    3378:	00003af7 	.word	0x00003af7
    337c:	00003af7 	.word	0x00003af7
    3380:	00003af7 	.word	0x00003af7
    3384:	0000367d 	.word	0x0000367d
    3388:	00003af7 	.word	0x00003af7
    338c:	00003af7 	.word	0x00003af7
    3390:	00003af7 	.word	0x00003af7
    3394:	00003af7 	.word	0x00003af7
    3398:	00003af7 	.word	0x00003af7
    339c:	00003af7 	.word	0x00003af7
    33a0:	00003af7 	.word	0x00003af7
    33a4:	00003765 	.word	0x00003765
    33a8:	00003af7 	.word	0x00003af7
    33ac:	00003af7 	.word	0x00003af7
    33b0:	00003af7 	.word	0x00003af7
    33b4:	00003af7 	.word	0x00003af7
    33b8:	00003af7 	.word	0x00003af7
    33bc:	00003af7 	.word	0x00003af7
    33c0:	00003af7 	.word	0x00003af7
    33c4:	000037b5 	.word	0x000037b5
    33c8:	00003af7 	.word	0x00003af7
    33cc:	00003af7 	.word	0x00003af7
    33d0:	00003af7 	.word	0x00003af7
    33d4:	00003af7 	.word	0x00003af7
    33d8:	00003af7 	.word	0x00003af7
    33dc:	00003af7 	.word	0x00003af7
    33e0:	00003af7 	.word	0x00003af7
    33e4:	000037d9 	.word	0x000037d9
    33e8:	00003af7 	.word	0x00003af7
    33ec:	00003af7 	.word	0x00003af7
    33f0:	00003af7 	.word	0x00003af7
    33f4:	00003af7 	.word	0x00003af7
    33f8:	00003af7 	.word	0x00003af7
    33fc:	00003af7 	.word	0x00003af7
    3400:	00003af7 	.word	0x00003af7
    3404:	00003813 	.word	0x00003813
    3408:	00003af7 	.word	0x00003af7
    340c:	00003af7 	.word	0x00003af7
    3410:	00003af7 	.word	0x00003af7
    3414:	00003af7 	.word	0x00003af7
    3418:	00003af7 	.word	0x00003af7
    341c:	00003af7 	.word	0x00003af7
    3420:	00003af7 	.word	0x00003af7
    3424:	000038b5 	.word	0x000038b5
    3428:	00003af7 	.word	0x00003af7
    342c:	00003af7 	.word	0x00003af7
    3430:	00003af7 	.word	0x00003af7
    3434:	00003af7 	.word	0x00003af7
    3438:	00003af7 	.word	0x00003af7
    343c:	00003af7 	.word	0x00003af7
    3440:	00003af7 	.word	0x00003af7
    3444:	000038ab 	.word	0x000038ab
    3448:	00003af7 	.word	0x00003af7
    344c:	00003af7 	.word	0x00003af7
    3450:	00003af7 	.word	0x00003af7
    3454:	00003af7 	.word	0x00003af7
    3458:	00003af7 	.word	0x00003af7
    345c:	00003af7 	.word	0x00003af7
    3460:	00003af7 	.word	0x00003af7
    3464:	000038b5 	.word	0x000038b5
    3468:	00003af7 	.word	0x00003af7
    346c:	00003af7 	.word	0x00003af7
    3470:	00003af7 	.word	0x00003af7
    3474:	00003af7 	.word	0x00003af7
    3478:	00003af7 	.word	0x00003af7
    347c:	00003af7 	.word	0x00003af7
    3480:	00003af7 	.word	0x00003af7
    3484:	000038ab 	.word	0x000038ab
    3488:	00003af7 	.word	0x00003af7
    348c:	00003af7 	.word	0x00003af7
    3490:	00003af7 	.word	0x00003af7
    3494:	00003af7 	.word	0x00003af7
    3498:	00003af7 	.word	0x00003af7
    349c:	00003af7 	.word	0x00003af7
    34a0:	00003af7 	.word	0x00003af7
    34a4:	000038f7 	.word	0x000038f7
    34a8:	00003af7 	.word	0x00003af7
    34ac:	00003af7 	.word	0x00003af7
    34b0:	00003af7 	.word	0x00003af7
    34b4:	00003af7 	.word	0x00003af7
    34b8:	00003af7 	.word	0x00003af7
    34bc:	00003af7 	.word	0x00003af7
    34c0:	00003af7 	.word	0x00003af7
    34c4:	00003877 	.word	0x00003877
    34c8:	00003af7 	.word	0x00003af7
    34cc:	00003af7 	.word	0x00003af7
    34d0:	00003af7 	.word	0x00003af7
    34d4:	00003af7 	.word	0x00003af7
    34d8:	00003af7 	.word	0x00003af7
    34dc:	00003af7 	.word	0x00003af7
    34e0:	00003af7 	.word	0x00003af7
    34e4:	000038f7 	.word	0x000038f7
    34e8:	00003af7 	.word	0x00003af7
    34ec:	00003af7 	.word	0x00003af7
    34f0:	00003af7 	.word	0x00003af7
    34f4:	00003af7 	.word	0x00003af7
    34f8:	00003af7 	.word	0x00003af7
    34fc:	00003af7 	.word	0x00003af7
    3500:	00003af7 	.word	0x00003af7
    3504:	00003877 	.word	0x00003877
    3508:	00003af7 	.word	0x00003af7
    350c:	00003af7 	.word	0x00003af7
    3510:	00003af7 	.word	0x00003af7
    3514:	00003af7 	.word	0x00003af7
    3518:	00003af7 	.word	0x00003af7
    351c:	00003af7 	.word	0x00003af7
    3520:	00003af7 	.word	0x00003af7
    3524:	00003953 	.word	0x00003953
    3528:	00003af7 	.word	0x00003af7
    352c:	00003af7 	.word	0x00003af7
    3530:	00003af7 	.word	0x00003af7
    3534:	00003af7 	.word	0x00003af7
    3538:	00003af7 	.word	0x00003af7
    353c:	00003af7 	.word	0x00003af7
    3540:	00003af7 	.word	0x00003af7
    3544:	00003a2b 	.word	0x00003a2b
    3548:	00003af7 	.word	0x00003af7
    354c:	00003af7 	.word	0x00003af7
    3550:	00003af7 	.word	0x00003af7
    3554:	00003af7 	.word	0x00003af7
    3558:	00003af7 	.word	0x00003af7
    355c:	00003af7 	.word	0x00003af7
    3560:	00003af7 	.word	0x00003af7
    3564:	00003a2b 	.word	0x00003a2b
    3568:	00003af7 	.word	0x00003af7
    356c:	00003af7 	.word	0x00003af7
    3570:	00003af7 	.word	0x00003af7
    3574:	00003af7 	.word	0x00003af7
    3578:	00003af7 	.word	0x00003af7
    357c:	00003af7 	.word	0x00003af7
    3580:	00003af7 	.word	0x00003af7
    3584:	00003a2b 	.word	0x00003a2b
    3588:	00003af7 	.word	0x00003af7
    358c:	00003af7 	.word	0x00003af7
    3590:	00003af7 	.word	0x00003af7
    3594:	00003af7 	.word	0x00003af7
    3598:	00003af7 	.word	0x00003af7
    359c:	00003af7 	.word	0x00003af7
    35a0:	00003af7 	.word	0x00003af7
    35a4:	00003abd 	.word	0x00003abd
    35a8:	00003af7 	.word	0x00003af7
    35ac:	00003af7 	.word	0x00003af7
    35b0:	00003af7 	.word	0x00003af7
    35b4:	00003af7 	.word	0x00003af7
    35b8:	00003af7 	.word	0x00003af7
    35bc:	00003af7 	.word	0x00003af7
    35c0:	00003af7 	.word	0x00003af7
    35c4:	00003abd 	.word	0x00003abd
    35c8:	00003af7 	.word	0x00003af7
    35cc:	00003af7 	.word	0x00003af7
    35d0:	00003af7 	.word	0x00003af7
    35d4:	00003af7 	.word	0x00003af7
    35d8:	00003af7 	.word	0x00003af7
    35dc:	00003af7 	.word	0x00003af7
    35e0:	00003af7 	.word	0x00003af7
    35e4:	00003af7 	.word	0x00003af7
    35e8:	00003af7 	.word	0x00003af7
    35ec:	00003af7 	.word	0x00003af7
    35f0:	00003af7 	.word	0x00003af7
    35f4:	00003af7 	.word	0x00003af7
    35f8:	00003af7 	.word	0x00003af7
    35fc:	00003af7 	.word	0x00003af7
    3600:	00003af7 	.word	0x00003af7
    3604:	000039fd 	.word	0x000039fd
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    3608:	687b      	ldr	r3, [r7, #4]
    360a:	699b      	ldr	r3, [r3, #24]
    360c:	f04f 0200 	mov.w	r2, #0
    3610:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    3612:	687b      	ldr	r3, [r7, #4]
    3614:	695b      	ldr	r3, [r3, #20]
    3616:	687a      	ldr	r2, [r7, #4]
    3618:	6852      	ldr	r2, [r2, #4]
    361a:	b2d2      	uxtb	r2, r2
    361c:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    361e:	687b      	ldr	r3, [r7, #4]
    3620:	699b      	ldr	r3, [r3, #24]
    3622:	687a      	ldr	r2, [r7, #4]
    3624:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3626:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    362a:	687b      	ldr	r3, [r7, #4]
    362c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    362e:	2b00      	cmp	r3, #0
    3630:	d104      	bne.n	363c <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    3632:	687b      	ldr	r3, [r7, #4]
    3634:	f04f 0200 	mov.w	r2, #0
    3638:	629a      	str	r2, [r3, #40]	; 0x28
    363a:	e007      	b.n	364c <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    363c:	687b      	ldr	r3, [r7, #4]
    363e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3640:	2b01      	cmp	r3, #1
    3642:	d103      	bne.n	364c <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    3644:	687b      	ldr	r3, [r7, #4]
    3646:	f04f 0200 	mov.w	r2, #0
    364a:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    364c:	687b      	ldr	r3, [r7, #4]
    364e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3652:	2b00      	cmp	r3, #0
    3654:	d004      	beq.n	3660 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    3656:	687b      	ldr	r3, [r7, #4]
    3658:	f04f 0200 	mov.w	r2, #0
    365c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    3660:	687b      	ldr	r3, [r7, #4]
    3662:	7a1a      	ldrb	r2, [r3, #8]
    3664:	687b      	ldr	r3, [r7, #4]
    3666:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    366a:	429a      	cmp	r2, r3
    366c:	f000 8267 	beq.w	3b3e <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    3670:	687b      	ldr	r3, [r7, #4]
    3672:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    3676:	687b      	ldr	r3, [r7, #4]
    3678:	721a      	strb	r2, [r3, #8]
            }
            break;
    367a:	e269      	b.n	3b50 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    367c:	687b      	ldr	r3, [r7, #4]
    367e:	699b      	ldr	r3, [r3, #24]
    3680:	f04f 0201 	mov.w	r2, #1
    3684:	615a      	str	r2, [r3, #20]
            break;
    3686:	e263      	b.n	3b50 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3688:	687b      	ldr	r3, [r7, #4]
    368a:	699b      	ldr	r3, [r3, #24]
    368c:	f04f 0201 	mov.w	r2, #1
    3690:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3692:	687b      	ldr	r3, [r7, #4]
    3694:	f04f 0202 	mov.w	r2, #2
    3698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    369c:	687b      	ldr	r3, [r7, #4]
    369e:	f04f 0200 	mov.w	r2, #0
    36a2:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    36a4:	6878      	ldr	r0, [r7, #4]
    36a6:	f7ff fdd5 	bl	3254 <enable_slave_if_required>
            break;
    36aa:	e251      	b.n	3b50 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    36ac:	687b      	ldr	r3, [r7, #4]
    36ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    36b0:	687b      	ldr	r3, [r7, #4]
    36b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    36b4:	429a      	cmp	r2, r3
    36b6:	d20d      	bcs.n	36d4 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    36b8:	687b      	ldr	r3, [r7, #4]
    36ba:	695a      	ldr	r2, [r3, #20]
    36bc:	687b      	ldr	r3, [r7, #4]
    36be:	6a19      	ldr	r1, [r3, #32]
    36c0:	687b      	ldr	r3, [r7, #4]
    36c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    36c4:	4419      	add	r1, r3
    36c6:	7809      	ldrb	r1, [r1, #0]
    36c8:	7211      	strb	r1, [r2, #8]
    36ca:	f103 0201 	add.w	r2, r3, #1
    36ce:	687b      	ldr	r3, [r7, #4]
    36d0:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    36d2:	e23d      	b.n	3b50 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    36d4:	687b      	ldr	r3, [r7, #4]
    36d6:	7a1b      	ldrb	r3, [r3, #8]
    36d8:	2b03      	cmp	r3, #3
    36da:	d109      	bne.n	36f0 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    36dc:	687b      	ldr	r3, [r7, #4]
    36de:	f04f 0201 	mov.w	r2, #1
    36e2:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    36e4:	687b      	ldr	r3, [r7, #4]
    36e6:	699b      	ldr	r3, [r3, #24]
    36e8:	f04f 0201 	mov.w	r2, #1
    36ec:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    36ee:	e22f      	b.n	3b50 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    36f0:	687b      	ldr	r3, [r7, #4]
    36f2:	f04f 0200 	mov.w	r2, #0
    36f6:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    36f8:	687b      	ldr	r3, [r7, #4]
    36fa:	7c1b      	ldrb	r3, [r3, #16]
    36fc:	f003 0301 	and.w	r3, r3, #1
    3700:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    3702:	687b      	ldr	r3, [r7, #4]
    3704:	7b7a      	ldrb	r2, [r7, #13]
    3706:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    370a:	7b7b      	ldrb	r3, [r7, #13]
    370c:	2b00      	cmp	r3, #0
    370e:	d108      	bne.n	3722 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    3710:	687b      	ldr	r3, [r7, #4]
    3712:	699b      	ldr	r3, [r3, #24]
    3714:	f04f 0201 	mov.w	r2, #1
    3718:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    371a:	6878      	ldr	r0, [r7, #4]
    371c:	f7ff fd9a 	bl	3254 <enable_slave_if_required>
    3720:	e008      	b.n	3734 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    3722:	687b      	ldr	r3, [r7, #4]
    3724:	8a5b      	ldrh	r3, [r3, #18]
    3726:	b21b      	sxth	r3, r3
    3728:	4618      	mov	r0, r3
    372a:	f7ff faed 	bl	2d08 <NVIC_DisableIRQ>
                    clear_irq = 0u;
    372e:	f04f 0300 	mov.w	r3, #0
    3732:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3734:	687b      	ldr	r3, [r7, #4]
    3736:	f04f 0200 	mov.w	r2, #0
    373a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    373e:	e207      	b.n	3b50 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3740:	687b      	ldr	r3, [r7, #4]
    3742:	699b      	ldr	r3, [r3, #24]
    3744:	f04f 0201 	mov.w	r2, #1
    3748:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    374a:	687b      	ldr	r3, [r7, #4]
    374c:	f04f 0202 	mov.w	r2, #2
    3750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3754:	687b      	ldr	r3, [r7, #4]
    3756:	f04f 0200 	mov.w	r2, #0
    375a:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    375c:	6878      	ldr	r0, [r7, #4]
    375e:	f7ff fd79 	bl	3254 <enable_slave_if_required>

            break;
    3762:	e1f5      	b.n	3b50 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    3764:	687b      	ldr	r3, [r7, #4]
    3766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3768:	2b01      	cmp	r3, #1
    376a:	d905      	bls.n	3778 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    376c:	687b      	ldr	r3, [r7, #4]
    376e:	699b      	ldr	r3, [r3, #24]
    3770:	f04f 0201 	mov.w	r2, #1
    3774:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    3776:	e1eb      	b.n	3b50 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    3778:	687b      	ldr	r3, [r7, #4]
    377a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    377c:	2b01      	cmp	r3, #1
    377e:	d105      	bne.n	378c <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3780:	687b      	ldr	r3, [r7, #4]
    3782:	699b      	ldr	r3, [r3, #24]
    3784:	f04f 0200 	mov.w	r2, #0
    3788:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    378a:	e1e1      	b.n	3b50 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    378c:	687b      	ldr	r3, [r7, #4]
    378e:	699b      	ldr	r3, [r3, #24]
    3790:	f04f 0201 	mov.w	r2, #1
    3794:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3796:	687b      	ldr	r3, [r7, #4]
    3798:	699b      	ldr	r3, [r3, #24]
    379a:	f04f 0201 	mov.w	r2, #1
    379e:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    37a0:	687b      	ldr	r3, [r7, #4]
    37a2:	f04f 0200 	mov.w	r2, #0
    37a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    37aa:	687b      	ldr	r3, [r7, #4]
    37ac:	f04f 0200 	mov.w	r2, #0
    37b0:	721a      	strb	r2, [r3, #8]
            }
            break;
    37b2:	e1cd      	b.n	3b50 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    37b4:	687b      	ldr	r3, [r7, #4]
    37b6:	699b      	ldr	r3, [r3, #24]
    37b8:	f04f 0201 	mov.w	r2, #1
    37bc:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    37be:	687b      	ldr	r3, [r7, #4]
    37c0:	f04f 0202 	mov.w	r2, #2
    37c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    37c8:	687b      	ldr	r3, [r7, #4]
    37ca:	f04f 0200 	mov.w	r2, #0
    37ce:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    37d0:	6878      	ldr	r0, [r7, #4]
    37d2:	f7ff fd3f 	bl	3254 <enable_slave_if_required>
            break;
    37d6:	e1bb      	b.n	3b50 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    37d8:	687b      	ldr	r3, [r7, #4]
    37da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    37dc:	687b      	ldr	r3, [r7, #4]
    37de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    37e0:	441a      	add	r2, r3
    37e2:	6879      	ldr	r1, [r7, #4]
    37e4:	6949      	ldr	r1, [r1, #20]
    37e6:	7a09      	ldrb	r1, [r1, #8]
    37e8:	b2c9      	uxtb	r1, r1
    37ea:	7011      	strb	r1, [r2, #0]
    37ec:	f103 0201 	add.w	r2, r3, #1
    37f0:	687b      	ldr	r3, [r7, #4]
    37f2:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    37f4:	687b      	ldr	r3, [r7, #4]
    37f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    37f8:	687b      	ldr	r3, [r7, #4]
    37fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    37fc:	f103 33ff 	add.w	r3, r3, #4294967295
    3800:	429a      	cmp	r2, r3
    3802:	f0c0 819e 	bcc.w	3b42 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3806:	687b      	ldr	r3, [r7, #4]
    3808:	699b      	ldr	r3, [r3, #24]
    380a:	f04f 0200 	mov.w	r2, #0
    380e:	609a      	str	r2, [r3, #8]
            }
            break;
    3810:	e19e      	b.n	3b50 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    3812:	687b      	ldr	r3, [r7, #4]
    3814:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3816:	687b      	ldr	r3, [r7, #4]
    3818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    381a:	4413      	add	r3, r2
    381c:	687a      	ldr	r2, [r7, #4]
    381e:	6952      	ldr	r2, [r2, #20]
    3820:	7a12      	ldrb	r2, [r2, #8]
    3822:	b2d2      	uxtb	r2, r2
    3824:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    3826:	687b      	ldr	r3, [r7, #4]
    3828:	7c1b      	ldrb	r3, [r3, #16]
    382a:	f003 0301 	and.w	r3, r3, #1
    382e:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    3830:	687b      	ldr	r3, [r7, #4]
    3832:	7b7a      	ldrb	r2, [r7, #13]
    3834:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    3838:	7b7b      	ldrb	r3, [r7, #13]
    383a:	2b00      	cmp	r3, #0
    383c:	d108      	bne.n	3850 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    383e:	687b      	ldr	r3, [r7, #4]
    3840:	699b      	ldr	r3, [r3, #24]
    3842:	f04f 0201 	mov.w	r2, #1
    3846:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    3848:	6878      	ldr	r0, [r7, #4]
    384a:	f7ff fd03 	bl	3254 <enable_slave_if_required>
    384e:	e008      	b.n	3862 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3850:	687b      	ldr	r3, [r7, #4]
    3852:	8a5b      	ldrh	r3, [r3, #18]
    3854:	b21b      	sxth	r3, r3
    3856:	4618      	mov	r0, r3
    3858:	f7ff fa56 	bl	2d08 <NVIC_DisableIRQ>
                clear_irq = 0u;
    385c:	f04f 0300 	mov.w	r3, #0
    3860:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3862:	687b      	ldr	r3, [r7, #4]
    3864:	f04f 0200 	mov.w	r2, #0
    3868:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    386a:	687b      	ldr	r3, [r7, #4]
    386c:	f04f 0200 	mov.w	r2, #0
    3870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    3874:	e16c      	b.n	3b50 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3876:	687b      	ldr	r3, [r7, #4]
    3878:	699b      	ldr	r3, [r3, #24]
    387a:	f04f 0201 	mov.w	r2, #1
    387e:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    3880:	687b      	ldr	r3, [r7, #4]
    3882:	f04f 0200 	mov.w	r2, #0
    3886:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3888:	687b      	ldr	r3, [r7, #4]
    388a:	f04f 0200 	mov.w	r2, #0
    388e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3892:	687b      	ldr	r3, [r7, #4]
    3894:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3898:	2b00      	cmp	r3, #0
    389a:	f000 8154 	beq.w	3b46 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    389e:	687b      	ldr	r3, [r7, #4]
    38a0:	699b      	ldr	r3, [r3, #24]
    38a2:	f04f 0201 	mov.w	r2, #1
    38a6:	615a      	str	r2, [r3, #20]
            }
            break;
    38a8:	e152      	b.n	3b50 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    38aa:	687b      	ldr	r3, [r7, #4]
    38ac:	f04f 0201 	mov.w	r2, #1
    38b0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    38b4:	687b      	ldr	r3, [r7, #4]
    38b6:	f04f 0204 	mov.w	r2, #4
    38ba:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    38bc:	687b      	ldr	r3, [r7, #4]
    38be:	f04f 0200 	mov.w	r2, #0
    38c2:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    38c4:	687b      	ldr	r3, [r7, #4]
    38c6:	f04f 0200 	mov.w	r2, #0
    38ca:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    38cc:	687b      	ldr	r3, [r7, #4]
    38ce:	699b      	ldr	r3, [r3, #24]
    38d0:	695b      	ldr	r3, [r3, #20]
    38d2:	2b00      	cmp	r3, #0
    38d4:	d009      	beq.n	38ea <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    38d6:	687b      	ldr	r3, [r7, #4]
    38d8:	699b      	ldr	r3, [r3, #24]
    38da:	f04f 0200 	mov.w	r2, #0
    38de:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    38e0:	687b      	ldr	r3, [r7, #4]
    38e2:	f04f 0201 	mov.w	r2, #1
    38e6:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    38ea:	687b      	ldr	r3, [r7, #4]
    38ec:	f04f 0201 	mov.w	r2, #1
    38f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    38f4:	e12c      	b.n	3b50 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    38f6:	687b      	ldr	r3, [r7, #4]
    38f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    38fa:	2b00      	cmp	r3, #0
    38fc:	d01c      	beq.n	3938 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    38fe:	687b      	ldr	r3, [r7, #4]
    3900:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3902:	687b      	ldr	r3, [r7, #4]
    3904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3906:	429a      	cmp	r2, r3
    3908:	d216      	bcs.n	3938 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    390a:	687b      	ldr	r3, [r7, #4]
    390c:	695b      	ldr	r3, [r3, #20]
    390e:	7a1b      	ldrb	r3, [r3, #8]
    3910:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    3912:	687b      	ldr	r3, [r7, #4]
    3914:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3916:	687b      	ldr	r3, [r7, #4]
    3918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    391a:	441a      	add	r2, r3
    391c:	7b39      	ldrb	r1, [r7, #12]
    391e:	7011      	strb	r1, [r2, #0]
    3920:	f103 0201 	add.w	r2, r3, #1
    3924:	687b      	ldr	r3, [r7, #4]
    3926:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    3928:	687b      	ldr	r3, [r7, #4]
    392a:	68db      	ldr	r3, [r3, #12]
    392c:	ea4f 2203 	mov.w	r2, r3, lsl #8
    3930:	7b3b      	ldrb	r3, [r7, #12]
    3932:	441a      	add	r2, r3
    3934:	687b      	ldr	r3, [r7, #4]
    3936:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    3938:	687b      	ldr	r3, [r7, #4]
    393a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    393c:	687b      	ldr	r3, [r7, #4]
    393e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3940:	429a      	cmp	r2, r3
    3942:	f0c0 8102 	bcc.w	3b4a <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    3946:	687b      	ldr	r3, [r7, #4]
    3948:	699b      	ldr	r3, [r3, #24]
    394a:	f04f 0200 	mov.w	r2, #0
    394e:	609a      	str	r2, [r3, #8]
            }
            break;
    3950:	e0fe      	b.n	3b50 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    3952:	687b      	ldr	r3, [r7, #4]
    3954:	7a1b      	ldrb	r3, [r3, #8]
    3956:	2b04      	cmp	r3, #4
    3958:	d135      	bne.n	39c6 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    395a:	687b      	ldr	r3, [r7, #4]
    395c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    395e:	687b      	ldr	r3, [r7, #4]
    3960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    3962:	429a      	cmp	r2, r3
    3964:	d103      	bne.n	396e <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    3966:	687b      	ldr	r3, [r7, #4]
    3968:	68da      	ldr	r2, [r3, #12]
    396a:	687b      	ldr	r3, [r7, #4]
    396c:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    396e:	687b      	ldr	r3, [r7, #4]
    3970:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3972:	2b00      	cmp	r3, #0
    3974:	d021      	beq.n	39ba <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    3976:	687b      	ldr	r3, [r7, #4]
    3978:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    397a:	687a      	ldr	r2, [r7, #4]
    397c:	6d11      	ldr	r1, [r2, #80]	; 0x50
    397e:	687a      	ldr	r2, [r7, #4]
    3980:	6d92      	ldr	r2, [r2, #88]	; 0x58
    3982:	b292      	uxth	r2, r2
    3984:	6878      	ldr	r0, [r7, #4]
    3986:	4798      	blx	r3
    3988:	4603      	mov	r3, r0
    398a:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    398c:	7bfb      	ldrb	r3, [r7, #15]
    398e:	2b00      	cmp	r3, #0
    3990:	d108      	bne.n	39a4 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    3992:	6878      	ldr	r0, [r7, #4]
    3994:	f7ff fc5e 	bl	3254 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3998:	687b      	ldr	r3, [r7, #4]
    399a:	699b      	ldr	r3, [r3, #24]
    399c:	f04f 0201 	mov.w	r2, #1
    39a0:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    39a2:	e017      	b.n	39d4 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    39a4:	687b      	ldr	r3, [r7, #4]
    39a6:	699b      	ldr	r3, [r3, #24]
    39a8:	f04f 0200 	mov.w	r2, #0
    39ac:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    39ae:	687b      	ldr	r3, [r7, #4]
    39b0:	f04f 0200 	mov.w	r2, #0
    39b4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    39b8:	e00c      	b.n	39d4 <mss_i2c_isr+0x758>
    39ba:	687b      	ldr	r3, [r7, #4]
    39bc:	699b      	ldr	r3, [r3, #24]
    39be:	f04f 0201 	mov.w	r2, #1
    39c2:	609a      	str	r2, [r3, #8]
    39c4:	e006      	b.n	39d4 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    39c6:	687b      	ldr	r3, [r7, #4]
    39c8:	f04f 0200 	mov.w	r2, #0
    39cc:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    39ce:	6878      	ldr	r0, [r7, #4]
    39d0:	f7ff fc40 	bl	3254 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    39d4:	687b      	ldr	r3, [r7, #4]
    39d6:	f04f 0200 	mov.w	r2, #0
    39da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    39de:	687b      	ldr	r3, [r7, #4]
    39e0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    39e4:	2b00      	cmp	r3, #0
    39e6:	d004      	beq.n	39f2 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    39e8:	687b      	ldr	r3, [r7, #4]
    39ea:	699b      	ldr	r3, [r3, #24]
    39ec:	f04f 0201 	mov.w	r2, #1
    39f0:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    39f2:	687b      	ldr	r3, [r7, #4]
    39f4:	f04f 0200 	mov.w	r2, #0
    39f8:	721a      	strb	r2, [r3, #8]
            break;
    39fa:	e0a9      	b.n	3b50 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    39fc:	687b      	ldr	r3, [r7, #4]
    39fe:	f04f 0200 	mov.w	r2, #0
    3a02:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3a04:	687b      	ldr	r3, [r7, #4]
    3a06:	f04f 0200 	mov.w	r2, #0
    3a0a:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3a0c:	687b      	ldr	r3, [r7, #4]
    3a0e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3a12:	b2db      	uxtb	r3, r3
    3a14:	2b01      	cmp	r3, #1
    3a16:	d104      	bne.n	3a22 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3a18:	687b      	ldr	r3, [r7, #4]
    3a1a:	f04f 0202 	mov.w	r2, #2
    3a1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    3a22:	6878      	ldr	r0, [r7, #4]
    3a24:	f7ff fc16 	bl	3254 <enable_slave_if_required>

            break;
    3a28:	e092      	b.n	3b50 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    3a2a:	7afb      	ldrb	r3, [r7, #11]
    3a2c:	b2db      	uxtb	r3, r3
    3a2e:	2ba8      	cmp	r3, #168	; 0xa8
    3a30:	d11b      	bne.n	3a6a <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    3a32:	687b      	ldr	r3, [r7, #4]
    3a34:	f04f 0205 	mov.w	r2, #5
    3a38:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    3a3a:	687b      	ldr	r3, [r7, #4]
    3a3c:	f04f 0200 	mov.w	r2, #0
    3a40:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3a42:	687b      	ldr	r3, [r7, #4]
    3a44:	f04f 0201 	mov.w	r2, #1
    3a48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3a4c:	687b      	ldr	r3, [r7, #4]
    3a4e:	699b      	ldr	r3, [r3, #24]
    3a50:	695b      	ldr	r3, [r3, #20]
    3a52:	2b00      	cmp	r3, #0
    3a54:	d009      	beq.n	3a6a <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3a56:	687b      	ldr	r3, [r7, #4]
    3a58:	699b      	ldr	r3, [r3, #24]
    3a5a:	f04f 0200 	mov.w	r2, #0
    3a5e:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    3a60:	687b      	ldr	r3, [r7, #4]
    3a62:	f04f 0201 	mov.w	r2, #1
    3a66:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    3a6a:	687b      	ldr	r3, [r7, #4]
    3a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3a6e:	687b      	ldr	r3, [r7, #4]
    3a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3a72:	429a      	cmp	r2, r3
    3a74:	d305      	bcc.n	3a82 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    3a76:	687b      	ldr	r3, [r7, #4]
    3a78:	695b      	ldr	r3, [r3, #20]
    3a7a:	f04f 32ff 	mov.w	r2, #4294967295
    3a7e:	721a      	strb	r2, [r3, #8]
    3a80:	e00c      	b.n	3a9c <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3a82:	687b      	ldr	r3, [r7, #4]
    3a84:	695a      	ldr	r2, [r3, #20]
    3a86:	687b      	ldr	r3, [r7, #4]
    3a88:	6c59      	ldr	r1, [r3, #68]	; 0x44
    3a8a:	687b      	ldr	r3, [r7, #4]
    3a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3a8e:	4419      	add	r1, r3
    3a90:	7809      	ldrb	r1, [r1, #0]
    3a92:	7211      	strb	r1, [r2, #8]
    3a94:	f103 0201 	add.w	r2, r3, #1
    3a98:	687b      	ldr	r3, [r7, #4]
    3a9a:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3a9c:	687b      	ldr	r3, [r7, #4]
    3a9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3aa0:	687b      	ldr	r3, [r7, #4]
    3aa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3aa4:	429a      	cmp	r2, r3
    3aa6:	d352      	bcc.n	3b4e <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3aa8:	687b      	ldr	r3, [r7, #4]
    3aaa:	699b      	ldr	r3, [r3, #24]
    3aac:	f04f 0200 	mov.w	r2, #0
    3ab0:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3ab2:	687b      	ldr	r3, [r7, #4]
    3ab4:	f04f 0200 	mov.w	r2, #0
    3ab8:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    3aba:	e049      	b.n	3b50 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3abc:	687b      	ldr	r3, [r7, #4]
    3abe:	f04f 0200 	mov.w	r2, #0
    3ac2:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3ac4:	687b      	ldr	r3, [r7, #4]
    3ac6:	699b      	ldr	r3, [r3, #24]
    3ac8:	f04f 0201 	mov.w	r2, #1
    3acc:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3ace:	687b      	ldr	r3, [r7, #4]
    3ad0:	f04f 0200 	mov.w	r2, #0
    3ad4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3ad8:	687b      	ldr	r3, [r7, #4]
    3ada:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3ade:	2b00      	cmp	r3, #0
    3ae0:	d004      	beq.n	3aec <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3ae2:	687b      	ldr	r3, [r7, #4]
    3ae4:	699b      	ldr	r3, [r3, #24]
    3ae6:	f04f 0201 	mov.w	r2, #1
    3aea:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3aec:	687b      	ldr	r3, [r7, #4]
    3aee:	f04f 0200 	mov.w	r2, #0
    3af2:	721a      	strb	r2, [r3, #8]
            break;
    3af4:	e02c      	b.n	3b50 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    3af6:	687b      	ldr	r3, [r7, #4]
    3af8:	699b      	ldr	r3, [r3, #24]
    3afa:	f04f 0200 	mov.w	r2, #0
    3afe:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3b00:	687b      	ldr	r3, [r7, #4]
    3b02:	f04f 0200 	mov.w	r2, #0
    3b06:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3b08:	687b      	ldr	r3, [r7, #4]
    3b0a:	f04f 0200 	mov.w	r2, #0
    3b0e:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3b10:	687b      	ldr	r3, [r7, #4]
    3b12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3b16:	b2db      	uxtb	r3, r3
    3b18:	2b01      	cmp	r3, #1
    3b1a:	d104      	bne.n	3b26 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3b1c:	687b      	ldr	r3, [r7, #4]
    3b1e:	f04f 0202 	mov.w	r2, #2
    3b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3b26:	687b      	ldr	r3, [r7, #4]
    3b28:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3b2c:	b2db      	uxtb	r3, r3
    3b2e:	2b01      	cmp	r3, #1
    3b30:	d10e      	bne.n	3b50 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3b32:	687b      	ldr	r3, [r7, #4]
    3b34:	f04f 0202 	mov.w	r2, #2
    3b38:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3b3c:	e008      	b.n	3b50 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3b3e:	bf00      	nop
    3b40:	e006      	b.n	3b50 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3b42:	bf00      	nop
    3b44:	e004      	b.n	3b50 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    3b46:	bf00      	nop
    3b48:	e002      	b.n	3b50 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    3b4a:	bf00      	nop
    3b4c:	e000      	b.n	3b50 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3b4e:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3b50:	7bbb      	ldrb	r3, [r7, #14]
    3b52:	2b00      	cmp	r3, #0
    3b54:	d004      	beq.n	3b60 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3b56:	687b      	ldr	r3, [r7, #4]
    3b58:	699b      	ldr	r3, [r3, #24]
    3b5a:	f04f 0200 	mov.w	r2, #0
    3b5e:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3b60:	687b      	ldr	r3, [r7, #4]
    3b62:	695b      	ldr	r3, [r3, #20]
    3b64:	791b      	ldrb	r3, [r3, #4]
    3b66:	72fb      	strb	r3, [r7, #11]
}
    3b68:	f107 0710 	add.w	r7, r7, #16
    3b6c:	46bd      	mov	sp, r7
    3b6e:	bd80      	pop	{r7, pc}

00003b70 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    3b70:	b580      	push	{r7, lr}
    3b72:	b082      	sub	sp, #8
    3b74:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    3b76:	f000 f943 	bl	3e00 <__get_PRIMASK>
    3b7a:	4603      	mov	r3, r0
    3b7c:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    3b7e:	f04f 0001 	mov.w	r0, #1
    3b82:	f000 f94d 	bl	3e20 <__set_PRIMASK>
    return primask;
    3b86:	687b      	ldr	r3, [r7, #4]
}
    3b88:	4618      	mov	r0, r3
    3b8a:	f107 0708 	add.w	r7, r7, #8
    3b8e:	46bd      	mov	sp, r7
    3b90:	bd80      	pop	{r7, pc}
    3b92:	bf00      	nop

00003b94 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    3b94:	b580      	push	{r7, lr}
    3b96:	b082      	sub	sp, #8
    3b98:	af00      	add	r7, sp, #0
    3b9a:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    3b9c:	6878      	ldr	r0, [r7, #4]
    3b9e:	f000 f93f 	bl	3e20 <__set_PRIMASK>
}
    3ba2:	f107 0708 	add.w	r7, r7, #8
    3ba6:	46bd      	mov	sp, r7
    3ba8:	bd80      	pop	{r7, pc}
    3baa:	bf00      	nop

00003bac <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    3bac:	4668      	mov	r0, sp
    3bae:	f020 0107 	bic.w	r1, r0, #7
    3bb2:	468d      	mov	sp, r1
    3bb4:	b589      	push	{r0, r3, r7, lr}
    3bb6:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    3bb8:	f240 60dc 	movw	r0, #1756	; 0x6dc
    3bbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3bc0:	f7ff fb5c 	bl	327c <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    3bc4:	f04f 000e 	mov.w	r0, #14
    3bc8:	f7ff f8bc 	bl	2d44 <NVIC_ClearPendingIRQ>
}
    3bcc:	46bd      	mov	sp, r7
    3bce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3bd2:	4685      	mov	sp, r0
    3bd4:	4770      	bx	lr
    3bd6:	bf00      	nop

00003bd8 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    3bd8:	4668      	mov	r0, sp
    3bda:	f020 0107 	bic.w	r1, r0, #7
    3bde:	468d      	mov	sp, r1
    3be0:	b589      	push	{r0, r3, r7, lr}
    3be2:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    3be4:	f240 7050 	movw	r0, #1872	; 0x750
    3be8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3bec:	f7ff fb46 	bl	327c <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    3bf0:	f04f 0011 	mov.w	r0, #17
    3bf4:	f7ff f8a6 	bl	2d44 <NVIC_ClearPendingIRQ>
}
    3bf8:	46bd      	mov	sp, r7
    3bfa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3bfe:	4685      	mov	sp, r0
    3c00:	4770      	bx	lr
    3c02:	bf00      	nop

00003c04 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3c04:	b480      	push	{r7}
    3c06:	b083      	sub	sp, #12
    3c08:	af00      	add	r7, sp, #0
    3c0a:	4603      	mov	r3, r0
    3c0c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3c0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3c12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3c1a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3c1e:	88f9      	ldrh	r1, [r7, #6]
    3c20:	f001 011f 	and.w	r1, r1, #31
    3c24:	f04f 0001 	mov.w	r0, #1
    3c28:	fa00 f101 	lsl.w	r1, r0, r1
    3c2c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3c34:	f107 070c 	add.w	r7, r7, #12
    3c38:	46bd      	mov	sp, r7
    3c3a:	bc80      	pop	{r7}
    3c3c:	4770      	bx	lr
    3c3e:	bf00      	nop

00003c40 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    3c40:	b580      	push	{r7, lr}
    3c42:	b082      	sub	sp, #8
    3c44:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    3c46:	f242 0300 	movw	r3, #8192	; 0x2000
    3c4a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3c4e:	f242 0200 	movw	r2, #8192	; 0x2000
    3c52:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3c56:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3c58:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    3c5c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3c5e:	f04f 0300 	mov.w	r3, #0
    3c62:	607b      	str	r3, [r7, #4]
    3c64:	e00e      	b.n	3c84 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    3c66:	687a      	ldr	r2, [r7, #4]
    3c68:	f645 5324 	movw	r3, #23844	; 0x5d24
    3c6c:	f2c0 0300 	movt	r3, #0
    3c70:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3c74:	b21b      	sxth	r3, r3
    3c76:	4618      	mov	r0, r3
    3c78:	f7ff ffc4 	bl	3c04 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3c7c:	687b      	ldr	r3, [r7, #4]
    3c7e:	f103 0301 	add.w	r3, r3, #1
    3c82:	607b      	str	r3, [r7, #4]
    3c84:	687b      	ldr	r3, [r7, #4]
    3c86:	2b1f      	cmp	r3, #31
    3c88:	d9ed      	bls.n	3c66 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    3c8a:	f242 0300 	movw	r3, #8192	; 0x2000
    3c8e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3c92:	f242 0200 	movw	r2, #8192	; 0x2000
    3c96:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3c9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3c9c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3ca0:	631a      	str	r2, [r3, #48]	; 0x30
}
    3ca2:	f107 0708 	add.w	r7, r7, #8
    3ca6:	46bd      	mov	sp, r7
    3ca8:	bd80      	pop	{r7, pc}
    3caa:	bf00      	nop

00003cac <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3cac:	b480      	push	{r7}
    3cae:	b085      	sub	sp, #20
    3cb0:	af00      	add	r7, sp, #0
    3cb2:	4603      	mov	r3, r0
    3cb4:	6039      	str	r1, [r7, #0]
    3cb6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    3cb8:	79fb      	ldrb	r3, [r7, #7]
    3cba:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3cbc:	68fb      	ldr	r3, [r7, #12]
    3cbe:	2b1f      	cmp	r3, #31
    3cc0:	d900      	bls.n	3cc4 <MSS_GPIO_config+0x18>
    3cc2:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3cc4:	68fb      	ldr	r3, [r7, #12]
    3cc6:	2b1f      	cmp	r3, #31
    3cc8:	d808      	bhi.n	3cdc <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    3cca:	68fa      	ldr	r2, [r7, #12]
    3ccc:	f645 43a4 	movw	r3, #23716	; 0x5ca4
    3cd0:	f2c0 0300 	movt	r3, #0
    3cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3cd8:	683a      	ldr	r2, [r7, #0]
    3cda:	601a      	str	r2, [r3, #0]
    }
}
    3cdc:	f107 0714 	add.w	r7, r7, #20
    3ce0:	46bd      	mov	sp, r7
    3ce2:	bc80      	pop	{r7}
    3ce4:	4770      	bx	lr
    3ce6:	bf00      	nop

00003ce8 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    3ce8:	b480      	push	{r7}
    3cea:	b085      	sub	sp, #20
    3cec:	af00      	add	r7, sp, #0
    3cee:	4602      	mov	r2, r0
    3cf0:	460b      	mov	r3, r1
    3cf2:	71fa      	strb	r2, [r7, #7]
    3cf4:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    3cf6:	79fb      	ldrb	r3, [r7, #7]
    3cf8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3cfa:	68fb      	ldr	r3, [r7, #12]
    3cfc:	2b1f      	cmp	r3, #31
    3cfe:	d900      	bls.n	3d02 <MSS_GPIO_set_output+0x1a>
    3d00:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3d02:	68fb      	ldr	r3, [r7, #12]
    3d04:	2b1f      	cmp	r3, #31
    3d06:	d809      	bhi.n	3d1c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    3d08:	f240 0300 	movw	r3, #0
    3d0c:	f2c4 2326 	movt	r3, #16934	; 0x4226
    3d10:	68fa      	ldr	r2, [r7, #12]
    3d12:	79b9      	ldrb	r1, [r7, #6]
    3d14:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    3d18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    3d1c:	f107 0714 	add.w	r7, r7, #20
    3d20:	46bd      	mov	sp, r7
    3d22:	bc80      	pop	{r7}
    3d24:	4770      	bx	lr
    3d26:	bf00      	nop

00003d28 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    3d28:	b580      	push	{r7, lr}
    3d2a:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    3d2c:	f000 fa9e 	bl	426c <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    3d30:	f000 f9a4 	bl	407c <ace_init_convert>
}
    3d34:	bd80      	pop	{r7, pc}
    3d36:	bf00      	nop

00003d38 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    3d38:	b580      	push	{r7, lr}
    3d3a:	b084      	sub	sp, #16
    3d3c:	af00      	add	r7, sp, #0
    3d3e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    3d40:	f04f 0306 	mov.w	r3, #6
    3d44:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    3d46:	f04f 0300 	mov.w	r3, #0
    3d4a:	813b      	strh	r3, [r7, #8]
    3d4c:	e025      	b.n	3d9a <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    3d4e:	893a      	ldrh	r2, [r7, #8]
    3d50:	f240 031c 	movw	r3, #28
    3d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d58:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3d5c:	4413      	add	r3, r2
    3d5e:	681b      	ldr	r3, [r3, #0]
    3d60:	2b00      	cmp	r3, #0
    3d62:	d016      	beq.n	3d92 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    3d64:	893a      	ldrh	r2, [r7, #8]
    3d66:	f240 031c 	movw	r3, #28
    3d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d6e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3d72:	4413      	add	r3, r2
    3d74:	681b      	ldr	r3, [r3, #0]
    3d76:	6878      	ldr	r0, [r7, #4]
    3d78:	4619      	mov	r1, r3
    3d7a:	f04f 0202 	mov.w	r2, #2
    3d7e:	f001 fdcb 	bl	5918 <strncmp>
    3d82:	4603      	mov	r3, r0
    3d84:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    3d86:	68fb      	ldr	r3, [r7, #12]
    3d88:	2b00      	cmp	r3, #0
    3d8a:	d102      	bne.n	3d92 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    3d8c:	893b      	ldrh	r3, [r7, #8]
    3d8e:	72fb      	strb	r3, [r7, #11]
                break;
    3d90:	e006      	b.n	3da0 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    3d92:	893b      	ldrh	r3, [r7, #8]
    3d94:	f103 0301 	add.w	r3, r3, #1
    3d98:	813b      	strh	r3, [r7, #8]
    3d9a:	893b      	ldrh	r3, [r7, #8]
    3d9c:	2b05      	cmp	r3, #5
    3d9e:	d9d6      	bls.n	3d4e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    3da0:	7afb      	ldrb	r3, [r7, #11]
}
    3da2:	4618      	mov	r0, r3
    3da4:	f107 0710 	add.w	r7, r7, #16
    3da8:	46bd      	mov	sp, r7
    3daa:	bd80      	pop	{r7, pc}

00003dac <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    3dac:	b480      	push	{r7}
    3dae:	b085      	sub	sp, #20
    3db0:	af00      	add	r7, sp, #0
    3db2:	4603      	mov	r3, r0
    3db4:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    3db6:	79fa      	ldrb	r2, [r7, #7]
    3db8:	f240 031c 	movw	r3, #28
    3dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3dc0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3dc4:	4413      	add	r3, r2
    3dc6:	88db      	ldrh	r3, [r3, #6]
    3dc8:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    3dca:	f240 0300 	movw	r3, #0
    3dce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3dd2:	89fa      	ldrh	r2, [r7, #14]
    3dd4:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    3dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3ddc:	ea4f 4313 	mov.w	r3, r3, lsr #16
    3de0:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    3de2:	89bb      	ldrh	r3, [r7, #12]
    3de4:	b21b      	sxth	r3, r3
    3de6:	2b00      	cmp	r3, #0
    3de8:	da02      	bge.n	3df0 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    3dea:	f04f 0300 	mov.w	r3, #0
    3dee:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    3df0:	89bb      	ldrh	r3, [r7, #12]
}
    3df2:	4618      	mov	r0, r3
    3df4:	f107 0714 	add.w	r7, r7, #20
    3df8:	46bd      	mov	sp, r7
    3dfa:	bc80      	pop	{r7}
    3dfc:	4770      	bx	lr
    3dfe:	bf00      	nop

00003e00 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    3e00:	b480      	push	{r7}
    3e02:	b083      	sub	sp, #12
    3e04:	af00      	add	r7, sp, #0
  uint32_t result=0;
    3e06:	f04f 0300 	mov.w	r3, #0
    3e0a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3e0c:	f3ef 8310 	mrs	r3, PRIMASK
    3e10:	607b      	str	r3, [r7, #4]
  return(result);
    3e12:	687b      	ldr	r3, [r7, #4]
}
    3e14:	4618      	mov	r0, r3
    3e16:	f107 070c 	add.w	r7, r7, #12
    3e1a:	46bd      	mov	sp, r7
    3e1c:	bc80      	pop	{r7}
    3e1e:	4770      	bx	lr

00003e20 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    3e20:	b480      	push	{r7}
    3e22:	b083      	sub	sp, #12
    3e24:	af00      	add	r7, sp, #0
    3e26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    3e28:	687b      	ldr	r3, [r7, #4]
    3e2a:	f383 8810 	msr	PRIMASK, r3
}
    3e2e:	f107 070c 	add.w	r7, r7, #12
    3e32:	46bd      	mov	sp, r7
    3e34:	bc80      	pop	{r7}
    3e36:	4770      	bx	lr

00003e38 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    3e38:	b480      	push	{r7}
    3e3a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    3e3c:	46bd      	mov	sp, r7
    3e3e:	bc80      	pop	{r7}
    3e40:	4770      	bx	lr
    3e42:	bf00      	nop

00003e44 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    3e44:	b580      	push	{r7, lr}
    3e46:	b08a      	sub	sp, #40	; 0x28
    3e48:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    3e4a:	f645 5364 	movw	r3, #23908	; 0x5d64
    3e4e:	f2c0 0300 	movt	r3, #0
    3e52:	46bc      	mov	ip, r7
    3e54:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    3e56:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    3e5a:	f242 0300 	movw	r3, #8192	; 0x2000
    3e5e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3e64:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3e68:	f003 0303 	and.w	r3, r3, #3
    3e6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3e70:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3e74:	4413      	add	r3, r2
    3e76:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3e7a:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    3e7c:	f242 0300 	movw	r3, #8192	; 0x2000
    3e80:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3e84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3e86:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3e8a:	f003 0303 	and.w	r3, r3, #3
    3e8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3e92:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3e96:	4413      	add	r3, r2
    3e98:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3e9c:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    3e9e:	f242 0300 	movw	r3, #8192	; 0x2000
    3ea2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3ea6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3ea8:	ea4f 1393 	mov.w	r3, r3, lsr #6
    3eac:	f003 0303 	and.w	r3, r3, #3
    3eb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3eb4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3eb8:	4413      	add	r3, r2
    3eba:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3ebe:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    3ec0:	f242 0300 	movw	r3, #8192	; 0x2000
    3ec4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3eca:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3ece:	f003 031f 	and.w	r3, r3, #31
    3ed2:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    3ed4:	f242 0300 	movw	r3, #8192	; 0x2000
    3ed8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3ede:	ea4f 3353 	mov.w	r3, r3, lsr #13
    3ee2:	f003 0301 	and.w	r3, r3, #1
    3ee6:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    3ee8:	6a3b      	ldr	r3, [r7, #32]
    3eea:	f103 0301 	add.w	r3, r3, #1
    3eee:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    3ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3ef2:	2b00      	cmp	r3, #0
    3ef4:	d003      	beq.n	3efe <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    3ef6:	69fb      	ldr	r3, [r7, #28]
    3ef8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3efc:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    3efe:	f000 f849 	bl	3f94 <GetSystemClock>
    3f02:	4602      	mov	r2, r0
    3f04:	f240 0308 	movw	r3, #8
    3f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f0c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    3f0e:	f240 0308 	movw	r3, #8
    3f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f16:	681a      	ldr	r2, [r3, #0]
    3f18:	693b      	ldr	r3, [r7, #16]
    3f1a:	fbb2 f2f3 	udiv	r2, r2, r3
    3f1e:	f240 030c 	movw	r3, #12
    3f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f26:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    3f28:	f240 0308 	movw	r3, #8
    3f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f30:	681a      	ldr	r2, [r3, #0]
    3f32:	697b      	ldr	r3, [r7, #20]
    3f34:	fbb2 f2f3 	udiv	r2, r2, r3
    3f38:	f240 0310 	movw	r3, #16
    3f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f40:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    3f42:	f240 0308 	movw	r3, #8
    3f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f4a:	681a      	ldr	r2, [r3, #0]
    3f4c:	69bb      	ldr	r3, [r7, #24]
    3f4e:	fbb2 f2f3 	udiv	r2, r2, r3
    3f52:	f240 0314 	movw	r3, #20
    3f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f5a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    3f5c:	f240 0308 	movw	r3, #8
    3f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f64:	681a      	ldr	r2, [r3, #0]
    3f66:	69fb      	ldr	r3, [r7, #28]
    3f68:	fbb2 f2f3 	udiv	r2, r2, r3
    3f6c:	f240 0318 	movw	r3, #24
    3f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f74:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    3f76:	f240 0308 	movw	r3, #8
    3f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f7e:	681a      	ldr	r2, [r3, #0]
    3f80:	f240 0304 	movw	r3, #4
    3f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f88:	601a      	str	r2, [r3, #0]
}
    3f8a:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3f8e:	46bd      	mov	sp, r7
    3f90:	bd80      	pop	{r7, pc}
    3f92:	bf00      	nop

00003f94 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    3f94:	b480      	push	{r7}
    3f96:	b08b      	sub	sp, #44	; 0x2c
    3f98:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    3f9a:	f04f 0300 	mov.w	r3, #0
    3f9e:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    3fa0:	f640 031c 	movw	r3, #2076	; 0x81c
    3fa4:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3fa8:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    3faa:	f240 2330 	movw	r3, #560	; 0x230
    3fae:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3fb2:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    3fb4:	68fb      	ldr	r3, [r7, #12]
    3fb6:	681b      	ldr	r3, [r3, #0]
    3fb8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    3fbc:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    3fbe:	693a      	ldr	r2, [r7, #16]
    3fc0:	f241 13cf 	movw	r3, #4559	; 0x11cf
    3fc4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    3fc8:	429a      	cmp	r2, r3
    3fca:	d108      	bne.n	3fde <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    3fcc:	f64e 732c 	movw	r3, #61228	; 0xef2c
    3fd0:	f2c6 0301 	movt	r3, #24577	; 0x6001
    3fd4:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    3fd6:	697b      	ldr	r3, [r7, #20]
    3fd8:	681b      	ldr	r3, [r3, #0]
    3fda:	607b      	str	r3, [r7, #4]
    3fdc:	e03d      	b.n	405a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    3fde:	68bb      	ldr	r3, [r7, #8]
    3fe0:	681a      	ldr	r2, [r3, #0]
    3fe2:	f244 3341 	movw	r3, #17217	; 0x4341
    3fe6:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    3fea:	429a      	cmp	r2, r3
    3fec:	d135      	bne.n	405a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    3fee:	f640 0340 	movw	r3, #2112	; 0x840
    3ff2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3ff6:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    3ff8:	69bb      	ldr	r3, [r7, #24]
    3ffa:	681b      	ldr	r3, [r3, #0]
    3ffc:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    3ffe:	69fb      	ldr	r3, [r7, #28]
    4000:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    4004:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    4006:	69fa      	ldr	r2, [r7, #28]
    4008:	f240 3300 	movw	r3, #768	; 0x300
    400c:	f2c0 0301 	movt	r3, #1
    4010:	429a      	cmp	r2, r3
    4012:	d922      	bls.n	405a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    4014:	69fa      	ldr	r2, [r7, #28]
    4016:	f64f 73ff 	movw	r3, #65535	; 0xffff
    401a:	f2c0 0301 	movt	r3, #1
    401e:	429a      	cmp	r2, r3
    4020:	d808      	bhi.n	4034 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    4022:	f241 632c 	movw	r3, #5676	; 0x162c
    4026:	f2c6 0308 	movt	r3, #24584	; 0x6008
    402a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    402c:	6a3b      	ldr	r3, [r7, #32]
    402e:	681b      	ldr	r3, [r3, #0]
    4030:	607b      	str	r3, [r7, #4]
    4032:	e012      	b.n	405a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    4034:	69fa      	ldr	r2, [r7, #28]
    4036:	f64f 73ff 	movw	r3, #65535	; 0xffff
    403a:	f2c0 0302 	movt	r3, #2
    403e:	429a      	cmp	r2, r3
    4040:	d808      	bhi.n	4054 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    4042:	f641 63ac 	movw	r3, #7852	; 0x1eac
    4046:	f2c6 0308 	movt	r3, #24584	; 0x6008
    404a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    404c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    404e:	681b      	ldr	r3, [r3, #0]
    4050:	607b      	str	r3, [r7, #4]
    4052:	e002      	b.n	405a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    4054:	f04f 0300 	mov.w	r3, #0
    4058:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    405a:	687b      	ldr	r3, [r7, #4]
    405c:	2b00      	cmp	r3, #0
    405e:	d105      	bne.n	406c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    4060:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    4062:	f647 0340 	movw	r3, #30784	; 0x7840
    4066:	f2c0 137d 	movt	r3, #381	; 0x17d
    406a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    406c:	687b      	ldr	r3, [r7, #4]
}
    406e:	4618      	mov	r0, r3
    4070:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    4074:	46bd      	mov	sp, r7
    4076:	bc80      	pop	{r7}
    4078:	4770      	bx	lr
    407a:	bf00      	nop

0000407c <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    407c:	b480      	push	{r7}
    407e:	b087      	sub	sp, #28
    4080:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    4082:	f240 0300 	movw	r3, #0
    4086:	f2c4 0302 	movt	r3, #16386	; 0x4002
    408a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    408e:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    4090:	f240 0300 	movw	r3, #0
    4094:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4098:	f04f 0200 	mov.w	r2, #0
    409c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    40a0:	f04f 0300 	mov.w	r3, #0
    40a4:	71fb      	strb	r3, [r7, #7]
    40a6:	e039      	b.n	411c <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    40a8:	79fb      	ldrb	r3, [r7, #7]
    40aa:	ea4f 0353 	mov.w	r3, r3, lsr #1
    40ae:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    40b0:	f240 0200 	movw	r2, #0
    40b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    40b8:	7c79      	ldrb	r1, [r7, #17]
    40ba:	460b      	mov	r3, r1
    40bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    40c0:	440b      	add	r3, r1
    40c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    40c6:	4413      	add	r3, r2
    40c8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    40cc:	791b      	ldrb	r3, [r3, #4]
    40ce:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    40d0:	79fb      	ldrb	r3, [r7, #7]
    40d2:	f003 0301 	and.w	r3, r3, #1
    40d6:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    40d8:	7cfb      	ldrb	r3, [r7, #19]
    40da:	2b00      	cmp	r3, #0
    40dc:	d00d      	beq.n	40fa <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    40de:	79f9      	ldrb	r1, [r7, #7]
    40e0:	7cbb      	ldrb	r3, [r7, #18]
    40e2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    40e6:	b2db      	uxtb	r3, r3
    40e8:	461a      	mov	r2, r3
    40ea:	f002 0203 	and.w	r2, r2, #3
    40ee:	f240 5388 	movw	r3, #1416	; 0x588
    40f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40f6:	545a      	strb	r2, [r3, r1]
    40f8:	e00c      	b.n	4114 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    40fa:	79f9      	ldrb	r1, [r7, #7]
    40fc:	7cbb      	ldrb	r3, [r7, #18]
    40fe:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4102:	b2db      	uxtb	r3, r3
    4104:	461a      	mov	r2, r3
    4106:	f002 0203 	and.w	r2, r2, #3
    410a:	f240 5388 	movw	r3, #1416	; 0x588
    410e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4112:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    4114:	79fb      	ldrb	r3, [r7, #7]
    4116:	f103 0301 	add.w	r3, r3, #1
    411a:	71fb      	strb	r3, [r7, #7]
    411c:	79fb      	ldrb	r3, [r7, #7]
    411e:	2b09      	cmp	r3, #9
    4120:	d9c2      	bls.n	40a8 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    4122:	f04f 0300 	mov.w	r3, #0
    4126:	60bb      	str	r3, [r7, #8]
    4128:	e073      	b.n	4212 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    412a:	68ba      	ldr	r2, [r7, #8]
    412c:	f240 031c 	movw	r3, #28
    4130:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4134:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4138:	4413      	add	r3, r2
    413a:	791b      	ldrb	r3, [r3, #4]
    413c:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    413e:	7dba      	ldrb	r2, [r7, #22]
    4140:	f645 53bc 	movw	r3, #23996	; 0x5dbc
    4144:	f2c0 0300 	movt	r3, #0
    4148:	5c9b      	ldrb	r3, [r3, r2]
    414a:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    414c:	7dba      	ldrb	r2, [r7, #22]
    414e:	f645 538c 	movw	r3, #23948	; 0x5d8c
    4152:	f2c0 0300 	movt	r3, #0
    4156:	5c9b      	ldrb	r3, [r3, r2]
    4158:	2b01      	cmp	r3, #1
    415a:	d007      	beq.n	416c <ace_init_convert+0xf0>
    415c:	2b02      	cmp	r3, #2
    415e:	d027      	beq.n	41b0 <ace_init_convert+0x134>
    4160:	2b00      	cmp	r3, #0
    4162:	d147      	bne.n	41f4 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    4164:	f04f 0300 	mov.w	r3, #0
    4168:	75fb      	strb	r3, [r7, #23]
                break;
    416a:	e047      	b.n	41fc <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    416c:	7d3b      	ldrb	r3, [r7, #20]
    416e:	2bff      	cmp	r3, #255	; 0xff
    4170:	d100      	bne.n	4174 <ace_init_convert+0xf8>
    4172:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    4174:	f240 0200 	movw	r2, #0
    4178:	f2c4 0202 	movt	r2, #16386	; 0x4002
    417c:	7d39      	ldrb	r1, [r7, #20]
    417e:	460b      	mov	r3, r1
    4180:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4184:	440b      	add	r3, r1
    4186:	ea4f 1303 	mov.w	r3, r3, lsl #4
    418a:	4413      	add	r3, r2
    418c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4190:	7a1b      	ldrb	r3, [r3, #8]
    4192:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    4194:	7d7b      	ldrb	r3, [r7, #21]
    4196:	f003 0301 	and.w	r3, r3, #1
    419a:	b2db      	uxtb	r3, r3
    419c:	2b00      	cmp	r3, #0
    419e:	d003      	beq.n	41a8 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    41a0:	f04f 0300 	mov.w	r3, #0
    41a4:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    41a6:	e029      	b.n	41fc <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    41a8:	f04f 0301 	mov.w	r3, #1
    41ac:	75fb      	strb	r3, [r7, #23]
                }
                break;
    41ae:	e025      	b.n	41fc <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    41b0:	7d3b      	ldrb	r3, [r7, #20]
    41b2:	2bff      	cmp	r3, #255	; 0xff
    41b4:	d100      	bne.n	41b8 <ace_init_convert+0x13c>
    41b6:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    41b8:	f240 0200 	movw	r2, #0
    41bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    41c0:	7d39      	ldrb	r1, [r7, #20]
    41c2:	460b      	mov	r3, r1
    41c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    41c8:	440b      	add	r3, r1
    41ca:	ea4f 1303 	mov.w	r3, r3, lsl #4
    41ce:	4413      	add	r3, r2
    41d0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    41d4:	791b      	ldrb	r3, [r3, #4]
    41d6:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    41d8:	7d7b      	ldrb	r3, [r7, #21]
    41da:	f003 0301 	and.w	r3, r3, #1
    41de:	b2db      	uxtb	r3, r3
    41e0:	2b00      	cmp	r3, #0
    41e2:	d003      	beq.n	41ec <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    41e4:	f04f 0300 	mov.w	r3, #0
    41e8:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    41ea:	e007      	b.n	41fc <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    41ec:	f04f 0302 	mov.w	r3, #2
    41f0:	75fb      	strb	r3, [r7, #23]
                }
                break;
    41f2:	e003      	b.n	41fc <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    41f4:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    41f6:	f04f 0300 	mov.w	r3, #0
    41fa:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    41fc:	68ba      	ldr	r2, [r7, #8]
    41fe:	f240 5394 	movw	r3, #1428	; 0x594
    4202:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4206:	7df9      	ldrb	r1, [r7, #23]
    4208:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    420a:	68bb      	ldr	r3, [r7, #8]
    420c:	f103 0301 	add.w	r3, r3, #1
    4210:	60bb      	str	r3, [r7, #8]
    4212:	68bb      	ldr	r3, [r7, #8]
    4214:	2b05      	cmp	r3, #5
    4216:	dd88      	ble.n	412a <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    4218:	f240 0300 	movw	r3, #0
    421c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4220:	68fa      	ldr	r2, [r7, #12]
    4222:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    4226:	f107 071c 	add.w	r7, r7, #28
    422a:	46bd      	mov	sp, r7
    422c:	bc80      	pop	{r7}
    422e:	4770      	bx	lr

00004230 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4230:	b480      	push	{r7}
    4232:	b083      	sub	sp, #12
    4234:	af00      	add	r7, sp, #0
    4236:	4603      	mov	r3, r0
    4238:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    423a:	f24e 1300 	movw	r3, #57600	; 0xe100
    423e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4242:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    4246:	ea4f 1252 	mov.w	r2, r2, lsr #5
    424a:	88f9      	ldrh	r1, [r7, #6]
    424c:	f001 011f 	and.w	r1, r1, #31
    4250:	f04f 0001 	mov.w	r0, #1
    4254:	fa00 f101 	lsl.w	r1, r0, r1
    4258:	f102 0260 	add.w	r2, r2, #96	; 0x60
    425c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4260:	f107 070c 	add.w	r7, r7, #12
    4264:	46bd      	mov	sp, r7
    4266:	bc80      	pop	{r7}
    4268:	4770      	bx	lr
    426a:	bf00      	nop

0000426c <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    426c:	b480      	push	{r7}
    426e:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    4270:	46bd      	mov	sp, r7
    4272:	bc80      	pop	{r7}
    4274:	4770      	bx	lr
    4276:	bf00      	nop

00004278 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    4278:	b480      	push	{r7}
    427a:	b083      	sub	sp, #12
    427c:	af00      	add	r7, sp, #0
    427e:	4603      	mov	r3, r0
    4280:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    4282:	f107 070c 	add.w	r7, r7, #12
    4286:	46bd      	mov	sp, r7
    4288:	bc80      	pop	{r7}
    428a:	4770      	bx	lr

0000428c <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    428c:	4668      	mov	r0, sp
    428e:	f020 0107 	bic.w	r1, r0, #7
    4292:	468d      	mov	sp, r1
    4294:	b589      	push	{r0, r3, r7, lr}
    4296:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    4298:	f04f 0000 	mov.w	r0, #0
    429c:	f7ff ffec 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    42a0:	f04f 0076 	mov.w	r0, #118	; 0x76
    42a4:	f7ff ffc4 	bl	4230 <NVIC_ClearPendingIRQ>
}
    42a8:	46bd      	mov	sp, r7
    42aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42ae:	4685      	mov	sp, r0
    42b0:	4770      	bx	lr
    42b2:	bf00      	nop

000042b4 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    42b4:	4668      	mov	r0, sp
    42b6:	f020 0107 	bic.w	r1, r0, #7
    42ba:	468d      	mov	sp, r1
    42bc:	b589      	push	{r0, r3, r7, lr}
    42be:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    42c0:	f04f 0001 	mov.w	r0, #1
    42c4:	f7ff ffd8 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    42c8:	f04f 0077 	mov.w	r0, #119	; 0x77
    42cc:	f7ff ffb0 	bl	4230 <NVIC_ClearPendingIRQ>
}
    42d0:	46bd      	mov	sp, r7
    42d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42d6:	4685      	mov	sp, r0
    42d8:	4770      	bx	lr
    42da:	bf00      	nop

000042dc <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    42dc:	4668      	mov	r0, sp
    42de:	f020 0107 	bic.w	r1, r0, #7
    42e2:	468d      	mov	sp, r1
    42e4:	b589      	push	{r0, r3, r7, lr}
    42e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    42e8:	f04f 0002 	mov.w	r0, #2
    42ec:	f7ff ffc4 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    42f0:	f04f 0078 	mov.w	r0, #120	; 0x78
    42f4:	f7ff ff9c 	bl	4230 <NVIC_ClearPendingIRQ>
}
    42f8:	46bd      	mov	sp, r7
    42fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42fe:	4685      	mov	sp, r0
    4300:	4770      	bx	lr
    4302:	bf00      	nop

00004304 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    4304:	4668      	mov	r0, sp
    4306:	f020 0107 	bic.w	r1, r0, #7
    430a:	468d      	mov	sp, r1
    430c:	b589      	push	{r0, r3, r7, lr}
    430e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    4310:	f04f 0003 	mov.w	r0, #3
    4314:	f7ff ffb0 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    4318:	f04f 0079 	mov.w	r0, #121	; 0x79
    431c:	f7ff ff88 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4320:	46bd      	mov	sp, r7
    4322:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4326:	4685      	mov	sp, r0
    4328:	4770      	bx	lr
    432a:	bf00      	nop

0000432c <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    432c:	4668      	mov	r0, sp
    432e:	f020 0107 	bic.w	r1, r0, #7
    4332:	468d      	mov	sp, r1
    4334:	b589      	push	{r0, r3, r7, lr}
    4336:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    4338:	f04f 0004 	mov.w	r0, #4
    433c:	f7ff ff9c 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    4340:	f04f 007a 	mov.w	r0, #122	; 0x7a
    4344:	f7ff ff74 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4348:	46bd      	mov	sp, r7
    434a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    434e:	4685      	mov	sp, r0
    4350:	4770      	bx	lr
    4352:	bf00      	nop

00004354 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    4354:	4668      	mov	r0, sp
    4356:	f020 0107 	bic.w	r1, r0, #7
    435a:	468d      	mov	sp, r1
    435c:	b589      	push	{r0, r3, r7, lr}
    435e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    4360:	f04f 0005 	mov.w	r0, #5
    4364:	f7ff ff88 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    4368:	f04f 007b 	mov.w	r0, #123	; 0x7b
    436c:	f7ff ff60 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4370:	46bd      	mov	sp, r7
    4372:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4376:	4685      	mov	sp, r0
    4378:	4770      	bx	lr
    437a:	bf00      	nop

0000437c <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    437c:	4668      	mov	r0, sp
    437e:	f020 0107 	bic.w	r1, r0, #7
    4382:	468d      	mov	sp, r1
    4384:	b589      	push	{r0, r3, r7, lr}
    4386:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    4388:	f04f 0006 	mov.w	r0, #6
    438c:	f7ff ff74 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    4390:	f04f 007c 	mov.w	r0, #124	; 0x7c
    4394:	f7ff ff4c 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4398:	46bd      	mov	sp, r7
    439a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    439e:	4685      	mov	sp, r0
    43a0:	4770      	bx	lr
    43a2:	bf00      	nop

000043a4 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    43a4:	4668      	mov	r0, sp
    43a6:	f020 0107 	bic.w	r1, r0, #7
    43aa:	468d      	mov	sp, r1
    43ac:	b589      	push	{r0, r3, r7, lr}
    43ae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    43b0:	f04f 0007 	mov.w	r0, #7
    43b4:	f7ff ff60 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    43b8:	f04f 007d 	mov.w	r0, #125	; 0x7d
    43bc:	f7ff ff38 	bl	4230 <NVIC_ClearPendingIRQ>
}
    43c0:	46bd      	mov	sp, r7
    43c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43c6:	4685      	mov	sp, r0
    43c8:	4770      	bx	lr
    43ca:	bf00      	nop

000043cc <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    43cc:	4668      	mov	r0, sp
    43ce:	f020 0107 	bic.w	r1, r0, #7
    43d2:	468d      	mov	sp, r1
    43d4:	b589      	push	{r0, r3, r7, lr}
    43d6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    43d8:	f04f 0008 	mov.w	r0, #8
    43dc:	f7ff ff4c 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    43e0:	f04f 007e 	mov.w	r0, #126	; 0x7e
    43e4:	f7ff ff24 	bl	4230 <NVIC_ClearPendingIRQ>
}
    43e8:	46bd      	mov	sp, r7
    43ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43ee:	4685      	mov	sp, r0
    43f0:	4770      	bx	lr
    43f2:	bf00      	nop

000043f4 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    43f4:	4668      	mov	r0, sp
    43f6:	f020 0107 	bic.w	r1, r0, #7
    43fa:	468d      	mov	sp, r1
    43fc:	b589      	push	{r0, r3, r7, lr}
    43fe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    4400:	f04f 0009 	mov.w	r0, #9
    4404:	f7ff ff38 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    4408:	f04f 007f 	mov.w	r0, #127	; 0x7f
    440c:	f7ff ff10 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4410:	46bd      	mov	sp, r7
    4412:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4416:	4685      	mov	sp, r0
    4418:	4770      	bx	lr
    441a:	bf00      	nop

0000441c <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    441c:	4668      	mov	r0, sp
    441e:	f020 0107 	bic.w	r1, r0, #7
    4422:	468d      	mov	sp, r1
    4424:	b589      	push	{r0, r3, r7, lr}
    4426:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    4428:	f04f 000a 	mov.w	r0, #10
    442c:	f7ff ff24 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    4430:	f04f 0080 	mov.w	r0, #128	; 0x80
    4434:	f7ff fefc 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4438:	46bd      	mov	sp, r7
    443a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    443e:	4685      	mov	sp, r0
    4440:	4770      	bx	lr
    4442:	bf00      	nop

00004444 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    4444:	4668      	mov	r0, sp
    4446:	f020 0107 	bic.w	r1, r0, #7
    444a:	468d      	mov	sp, r1
    444c:	b589      	push	{r0, r3, r7, lr}
    444e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    4450:	f04f 000b 	mov.w	r0, #11
    4454:	f7ff ff10 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    4458:	f04f 0081 	mov.w	r0, #129	; 0x81
    445c:	f7ff fee8 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4460:	46bd      	mov	sp, r7
    4462:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4466:	4685      	mov	sp, r0
    4468:	4770      	bx	lr
    446a:	bf00      	nop

0000446c <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    446c:	4668      	mov	r0, sp
    446e:	f020 0107 	bic.w	r1, r0, #7
    4472:	468d      	mov	sp, r1
    4474:	b589      	push	{r0, r3, r7, lr}
    4476:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    4478:	f04f 000c 	mov.w	r0, #12
    447c:	f7ff fefc 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    4480:	f04f 0082 	mov.w	r0, #130	; 0x82
    4484:	f7ff fed4 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4488:	46bd      	mov	sp, r7
    448a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    448e:	4685      	mov	sp, r0
    4490:	4770      	bx	lr
    4492:	bf00      	nop

00004494 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    4494:	4668      	mov	r0, sp
    4496:	f020 0107 	bic.w	r1, r0, #7
    449a:	468d      	mov	sp, r1
    449c:	b589      	push	{r0, r3, r7, lr}
    449e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    44a0:	f04f 000d 	mov.w	r0, #13
    44a4:	f7ff fee8 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    44a8:	f04f 0083 	mov.w	r0, #131	; 0x83
    44ac:	f7ff fec0 	bl	4230 <NVIC_ClearPendingIRQ>
}
    44b0:	46bd      	mov	sp, r7
    44b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    44b6:	4685      	mov	sp, r0
    44b8:	4770      	bx	lr
    44ba:	bf00      	nop

000044bc <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    44bc:	4668      	mov	r0, sp
    44be:	f020 0107 	bic.w	r1, r0, #7
    44c2:	468d      	mov	sp, r1
    44c4:	b589      	push	{r0, r3, r7, lr}
    44c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    44c8:	f04f 000e 	mov.w	r0, #14
    44cc:	f7ff fed4 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    44d0:	f04f 0084 	mov.w	r0, #132	; 0x84
    44d4:	f7ff feac 	bl	4230 <NVIC_ClearPendingIRQ>
}
    44d8:	46bd      	mov	sp, r7
    44da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    44de:	4685      	mov	sp, r0
    44e0:	4770      	bx	lr
    44e2:	bf00      	nop

000044e4 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    44e4:	4668      	mov	r0, sp
    44e6:	f020 0107 	bic.w	r1, r0, #7
    44ea:	468d      	mov	sp, r1
    44ec:	b589      	push	{r0, r3, r7, lr}
    44ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    44f0:	f04f 000f 	mov.w	r0, #15
    44f4:	f7ff fec0 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    44f8:	f04f 0085 	mov.w	r0, #133	; 0x85
    44fc:	f7ff fe98 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4500:	46bd      	mov	sp, r7
    4502:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4506:	4685      	mov	sp, r0
    4508:	4770      	bx	lr
    450a:	bf00      	nop

0000450c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    450c:	4668      	mov	r0, sp
    450e:	f020 0107 	bic.w	r1, r0, #7
    4512:	468d      	mov	sp, r1
    4514:	b589      	push	{r0, r3, r7, lr}
    4516:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    4518:	f04f 0010 	mov.w	r0, #16
    451c:	f7ff feac 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    4520:	f04f 0086 	mov.w	r0, #134	; 0x86
    4524:	f7ff fe84 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4528:	46bd      	mov	sp, r7
    452a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    452e:	4685      	mov	sp, r0
    4530:	4770      	bx	lr
    4532:	bf00      	nop

00004534 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    4534:	4668      	mov	r0, sp
    4536:	f020 0107 	bic.w	r1, r0, #7
    453a:	468d      	mov	sp, r1
    453c:	b589      	push	{r0, r3, r7, lr}
    453e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    4540:	f04f 0011 	mov.w	r0, #17
    4544:	f7ff fe98 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    4548:	f04f 0087 	mov.w	r0, #135	; 0x87
    454c:	f7ff fe70 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4550:	46bd      	mov	sp, r7
    4552:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4556:	4685      	mov	sp, r0
    4558:	4770      	bx	lr
    455a:	bf00      	nop

0000455c <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    455c:	4668      	mov	r0, sp
    455e:	f020 0107 	bic.w	r1, r0, #7
    4562:	468d      	mov	sp, r1
    4564:	b589      	push	{r0, r3, r7, lr}
    4566:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    4568:	f04f 0012 	mov.w	r0, #18
    456c:	f7ff fe84 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    4570:	f04f 0088 	mov.w	r0, #136	; 0x88
    4574:	f7ff fe5c 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4578:	46bd      	mov	sp, r7
    457a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    457e:	4685      	mov	sp, r0
    4580:	4770      	bx	lr
    4582:	bf00      	nop

00004584 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    4584:	4668      	mov	r0, sp
    4586:	f020 0107 	bic.w	r1, r0, #7
    458a:	468d      	mov	sp, r1
    458c:	b589      	push	{r0, r3, r7, lr}
    458e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    4590:	f04f 0013 	mov.w	r0, #19
    4594:	f7ff fe70 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    4598:	f04f 0089 	mov.w	r0, #137	; 0x89
    459c:	f7ff fe48 	bl	4230 <NVIC_ClearPendingIRQ>
}
    45a0:	46bd      	mov	sp, r7
    45a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    45a6:	4685      	mov	sp, r0
    45a8:	4770      	bx	lr
    45aa:	bf00      	nop

000045ac <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    45ac:	4668      	mov	r0, sp
    45ae:	f020 0107 	bic.w	r1, r0, #7
    45b2:	468d      	mov	sp, r1
    45b4:	b589      	push	{r0, r3, r7, lr}
    45b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    45b8:	f04f 0014 	mov.w	r0, #20
    45bc:	f7ff fe5c 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    45c0:	f04f 008a 	mov.w	r0, #138	; 0x8a
    45c4:	f7ff fe34 	bl	4230 <NVIC_ClearPendingIRQ>
}
    45c8:	46bd      	mov	sp, r7
    45ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    45ce:	4685      	mov	sp, r0
    45d0:	4770      	bx	lr
    45d2:	bf00      	nop

000045d4 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    45d4:	4668      	mov	r0, sp
    45d6:	f020 0107 	bic.w	r1, r0, #7
    45da:	468d      	mov	sp, r1
    45dc:	b589      	push	{r0, r3, r7, lr}
    45de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    45e0:	f04f 0015 	mov.w	r0, #21
    45e4:	f7ff fe48 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    45e8:	f04f 008b 	mov.w	r0, #139	; 0x8b
    45ec:	f7ff fe20 	bl	4230 <NVIC_ClearPendingIRQ>
}
    45f0:	46bd      	mov	sp, r7
    45f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    45f6:	4685      	mov	sp, r0
    45f8:	4770      	bx	lr
    45fa:	bf00      	nop

000045fc <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    45fc:	4668      	mov	r0, sp
    45fe:	f020 0107 	bic.w	r1, r0, #7
    4602:	468d      	mov	sp, r1
    4604:	b589      	push	{r0, r3, r7, lr}
    4606:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    4608:	f04f 0016 	mov.w	r0, #22
    460c:	f7ff fe34 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    4610:	f04f 008c 	mov.w	r0, #140	; 0x8c
    4614:	f7ff fe0c 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4618:	46bd      	mov	sp, r7
    461a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    461e:	4685      	mov	sp, r0
    4620:	4770      	bx	lr
    4622:	bf00      	nop

00004624 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    4624:	4668      	mov	r0, sp
    4626:	f020 0107 	bic.w	r1, r0, #7
    462a:	468d      	mov	sp, r1
    462c:	b589      	push	{r0, r3, r7, lr}
    462e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    4630:	f04f 0017 	mov.w	r0, #23
    4634:	f7ff fe20 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    4638:	f04f 008d 	mov.w	r0, #141	; 0x8d
    463c:	f7ff fdf8 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4640:	46bd      	mov	sp, r7
    4642:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4646:	4685      	mov	sp, r0
    4648:	4770      	bx	lr
    464a:	bf00      	nop

0000464c <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    464c:	4668      	mov	r0, sp
    464e:	f020 0107 	bic.w	r1, r0, #7
    4652:	468d      	mov	sp, r1
    4654:	b589      	push	{r0, r3, r7, lr}
    4656:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    4658:	f04f 0018 	mov.w	r0, #24
    465c:	f7ff fe0c 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    4660:	f04f 008e 	mov.w	r0, #142	; 0x8e
    4664:	f7ff fde4 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4668:	46bd      	mov	sp, r7
    466a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    466e:	4685      	mov	sp, r0
    4670:	4770      	bx	lr
    4672:	bf00      	nop

00004674 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    4674:	4668      	mov	r0, sp
    4676:	f020 0107 	bic.w	r1, r0, #7
    467a:	468d      	mov	sp, r1
    467c:	b589      	push	{r0, r3, r7, lr}
    467e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    4680:	f04f 0019 	mov.w	r0, #25
    4684:	f7ff fdf8 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    4688:	f04f 008f 	mov.w	r0, #143	; 0x8f
    468c:	f7ff fdd0 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4690:	46bd      	mov	sp, r7
    4692:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4696:	4685      	mov	sp, r0
    4698:	4770      	bx	lr
    469a:	bf00      	nop

0000469c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    469c:	4668      	mov	r0, sp
    469e:	f020 0107 	bic.w	r1, r0, #7
    46a2:	468d      	mov	sp, r1
    46a4:	b589      	push	{r0, r3, r7, lr}
    46a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    46a8:	f04f 001a 	mov.w	r0, #26
    46ac:	f7ff fde4 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    46b0:	f04f 0090 	mov.w	r0, #144	; 0x90
    46b4:	f7ff fdbc 	bl	4230 <NVIC_ClearPendingIRQ>
}
    46b8:	46bd      	mov	sp, r7
    46ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    46be:	4685      	mov	sp, r0
    46c0:	4770      	bx	lr
    46c2:	bf00      	nop

000046c4 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    46c4:	4668      	mov	r0, sp
    46c6:	f020 0107 	bic.w	r1, r0, #7
    46ca:	468d      	mov	sp, r1
    46cc:	b589      	push	{r0, r3, r7, lr}
    46ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    46d0:	f04f 001b 	mov.w	r0, #27
    46d4:	f7ff fdd0 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    46d8:	f04f 0091 	mov.w	r0, #145	; 0x91
    46dc:	f7ff fda8 	bl	4230 <NVIC_ClearPendingIRQ>
}
    46e0:	46bd      	mov	sp, r7
    46e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    46e6:	4685      	mov	sp, r0
    46e8:	4770      	bx	lr
    46ea:	bf00      	nop

000046ec <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    46ec:	4668      	mov	r0, sp
    46ee:	f020 0107 	bic.w	r1, r0, #7
    46f2:	468d      	mov	sp, r1
    46f4:	b589      	push	{r0, r3, r7, lr}
    46f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    46f8:	f04f 001c 	mov.w	r0, #28
    46fc:	f7ff fdbc 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    4700:	f04f 0092 	mov.w	r0, #146	; 0x92
    4704:	f7ff fd94 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4708:	46bd      	mov	sp, r7
    470a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    470e:	4685      	mov	sp, r0
    4710:	4770      	bx	lr
    4712:	bf00      	nop

00004714 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    4714:	4668      	mov	r0, sp
    4716:	f020 0107 	bic.w	r1, r0, #7
    471a:	468d      	mov	sp, r1
    471c:	b589      	push	{r0, r3, r7, lr}
    471e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    4720:	f04f 001d 	mov.w	r0, #29
    4724:	f7ff fda8 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    4728:	f04f 0093 	mov.w	r0, #147	; 0x93
    472c:	f7ff fd80 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4730:	46bd      	mov	sp, r7
    4732:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4736:	4685      	mov	sp, r0
    4738:	4770      	bx	lr
    473a:	bf00      	nop

0000473c <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    473c:	4668      	mov	r0, sp
    473e:	f020 0107 	bic.w	r1, r0, #7
    4742:	468d      	mov	sp, r1
    4744:	b589      	push	{r0, r3, r7, lr}
    4746:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    4748:	f04f 001e 	mov.w	r0, #30
    474c:	f7ff fd94 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    4750:	f04f 0094 	mov.w	r0, #148	; 0x94
    4754:	f7ff fd6c 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4758:	46bd      	mov	sp, r7
    475a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    475e:	4685      	mov	sp, r0
    4760:	4770      	bx	lr
    4762:	bf00      	nop

00004764 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    4764:	4668      	mov	r0, sp
    4766:	f020 0107 	bic.w	r1, r0, #7
    476a:	468d      	mov	sp, r1
    476c:	b589      	push	{r0, r3, r7, lr}
    476e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    4770:	f04f 001f 	mov.w	r0, #31
    4774:	f7ff fd80 	bl	4278 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    4778:	f04f 0095 	mov.w	r0, #149	; 0x95
    477c:	f7ff fd58 	bl	4230 <NVIC_ClearPendingIRQ>
}
    4780:	46bd      	mov	sp, r7
    4782:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4786:	4685      	mov	sp, r0
    4788:	4770      	bx	lr
    478a:	bf00      	nop

0000478c <__aeabi_drsub>:
    478c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    4790:	e002      	b.n	4798 <__adddf3>
    4792:	bf00      	nop

00004794 <__aeabi_dsub>:
    4794:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00004798 <__adddf3>:
    4798:	b530      	push	{r4, r5, lr}
    479a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    479e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    47a2:	ea94 0f05 	teq	r4, r5
    47a6:	bf08      	it	eq
    47a8:	ea90 0f02 	teqeq	r0, r2
    47ac:	bf1f      	itttt	ne
    47ae:	ea54 0c00 	orrsne.w	ip, r4, r0
    47b2:	ea55 0c02 	orrsne.w	ip, r5, r2
    47b6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    47ba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    47be:	f000 80e2 	beq.w	4986 <__adddf3+0x1ee>
    47c2:	ea4f 5454 	mov.w	r4, r4, lsr #21
    47c6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    47ca:	bfb8      	it	lt
    47cc:	426d      	neglt	r5, r5
    47ce:	dd0c      	ble.n	47ea <__adddf3+0x52>
    47d0:	442c      	add	r4, r5
    47d2:	ea80 0202 	eor.w	r2, r0, r2
    47d6:	ea81 0303 	eor.w	r3, r1, r3
    47da:	ea82 0000 	eor.w	r0, r2, r0
    47de:	ea83 0101 	eor.w	r1, r3, r1
    47e2:	ea80 0202 	eor.w	r2, r0, r2
    47e6:	ea81 0303 	eor.w	r3, r1, r3
    47ea:	2d36      	cmp	r5, #54	; 0x36
    47ec:	bf88      	it	hi
    47ee:	bd30      	pophi	{r4, r5, pc}
    47f0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    47f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    47f8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    47fc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    4800:	d002      	beq.n	4808 <__adddf3+0x70>
    4802:	4240      	negs	r0, r0
    4804:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4808:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    480c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4810:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    4814:	d002      	beq.n	481c <__adddf3+0x84>
    4816:	4252      	negs	r2, r2
    4818:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    481c:	ea94 0f05 	teq	r4, r5
    4820:	f000 80a7 	beq.w	4972 <__adddf3+0x1da>
    4824:	f1a4 0401 	sub.w	r4, r4, #1
    4828:	f1d5 0e20 	rsbs	lr, r5, #32
    482c:	db0d      	blt.n	484a <__adddf3+0xb2>
    482e:	fa02 fc0e 	lsl.w	ip, r2, lr
    4832:	fa22 f205 	lsr.w	r2, r2, r5
    4836:	1880      	adds	r0, r0, r2
    4838:	f141 0100 	adc.w	r1, r1, #0
    483c:	fa03 f20e 	lsl.w	r2, r3, lr
    4840:	1880      	adds	r0, r0, r2
    4842:	fa43 f305 	asr.w	r3, r3, r5
    4846:	4159      	adcs	r1, r3
    4848:	e00e      	b.n	4868 <__adddf3+0xd0>
    484a:	f1a5 0520 	sub.w	r5, r5, #32
    484e:	f10e 0e20 	add.w	lr, lr, #32
    4852:	2a01      	cmp	r2, #1
    4854:	fa03 fc0e 	lsl.w	ip, r3, lr
    4858:	bf28      	it	cs
    485a:	f04c 0c02 	orrcs.w	ip, ip, #2
    485e:	fa43 f305 	asr.w	r3, r3, r5
    4862:	18c0      	adds	r0, r0, r3
    4864:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    4868:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    486c:	d507      	bpl.n	487e <__adddf3+0xe6>
    486e:	f04f 0e00 	mov.w	lr, #0
    4872:	f1dc 0c00 	rsbs	ip, ip, #0
    4876:	eb7e 0000 	sbcs.w	r0, lr, r0
    487a:	eb6e 0101 	sbc.w	r1, lr, r1
    487e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    4882:	d31b      	bcc.n	48bc <__adddf3+0x124>
    4884:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    4888:	d30c      	bcc.n	48a4 <__adddf3+0x10c>
    488a:	0849      	lsrs	r1, r1, #1
    488c:	ea5f 0030 	movs.w	r0, r0, rrx
    4890:	ea4f 0c3c 	mov.w	ip, ip, rrx
    4894:	f104 0401 	add.w	r4, r4, #1
    4898:	ea4f 5244 	mov.w	r2, r4, lsl #21
    489c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    48a0:	f080 809a 	bcs.w	49d8 <__adddf3+0x240>
    48a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    48a8:	bf08      	it	eq
    48aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    48ae:	f150 0000 	adcs.w	r0, r0, #0
    48b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    48b6:	ea41 0105 	orr.w	r1, r1, r5
    48ba:	bd30      	pop	{r4, r5, pc}
    48bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    48c0:	4140      	adcs	r0, r0
    48c2:	eb41 0101 	adc.w	r1, r1, r1
    48c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    48ca:	f1a4 0401 	sub.w	r4, r4, #1
    48ce:	d1e9      	bne.n	48a4 <__adddf3+0x10c>
    48d0:	f091 0f00 	teq	r1, #0
    48d4:	bf04      	itt	eq
    48d6:	4601      	moveq	r1, r0
    48d8:	2000      	moveq	r0, #0
    48da:	fab1 f381 	clz	r3, r1
    48de:	bf08      	it	eq
    48e0:	3320      	addeq	r3, #32
    48e2:	f1a3 030b 	sub.w	r3, r3, #11
    48e6:	f1b3 0220 	subs.w	r2, r3, #32
    48ea:	da0c      	bge.n	4906 <__adddf3+0x16e>
    48ec:	320c      	adds	r2, #12
    48ee:	dd08      	ble.n	4902 <__adddf3+0x16a>
    48f0:	f102 0c14 	add.w	ip, r2, #20
    48f4:	f1c2 020c 	rsb	r2, r2, #12
    48f8:	fa01 f00c 	lsl.w	r0, r1, ip
    48fc:	fa21 f102 	lsr.w	r1, r1, r2
    4900:	e00c      	b.n	491c <__adddf3+0x184>
    4902:	f102 0214 	add.w	r2, r2, #20
    4906:	bfd8      	it	le
    4908:	f1c2 0c20 	rsble	ip, r2, #32
    490c:	fa01 f102 	lsl.w	r1, r1, r2
    4910:	fa20 fc0c 	lsr.w	ip, r0, ip
    4914:	bfdc      	itt	le
    4916:	ea41 010c 	orrle.w	r1, r1, ip
    491a:	4090      	lslle	r0, r2
    491c:	1ae4      	subs	r4, r4, r3
    491e:	bfa2      	ittt	ge
    4920:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    4924:	4329      	orrge	r1, r5
    4926:	bd30      	popge	{r4, r5, pc}
    4928:	ea6f 0404 	mvn.w	r4, r4
    492c:	3c1f      	subs	r4, #31
    492e:	da1c      	bge.n	496a <__adddf3+0x1d2>
    4930:	340c      	adds	r4, #12
    4932:	dc0e      	bgt.n	4952 <__adddf3+0x1ba>
    4934:	f104 0414 	add.w	r4, r4, #20
    4938:	f1c4 0220 	rsb	r2, r4, #32
    493c:	fa20 f004 	lsr.w	r0, r0, r4
    4940:	fa01 f302 	lsl.w	r3, r1, r2
    4944:	ea40 0003 	orr.w	r0, r0, r3
    4948:	fa21 f304 	lsr.w	r3, r1, r4
    494c:	ea45 0103 	orr.w	r1, r5, r3
    4950:	bd30      	pop	{r4, r5, pc}
    4952:	f1c4 040c 	rsb	r4, r4, #12
    4956:	f1c4 0220 	rsb	r2, r4, #32
    495a:	fa20 f002 	lsr.w	r0, r0, r2
    495e:	fa01 f304 	lsl.w	r3, r1, r4
    4962:	ea40 0003 	orr.w	r0, r0, r3
    4966:	4629      	mov	r1, r5
    4968:	bd30      	pop	{r4, r5, pc}
    496a:	fa21 f004 	lsr.w	r0, r1, r4
    496e:	4629      	mov	r1, r5
    4970:	bd30      	pop	{r4, r5, pc}
    4972:	f094 0f00 	teq	r4, #0
    4976:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    497a:	bf06      	itte	eq
    497c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    4980:	3401      	addeq	r4, #1
    4982:	3d01      	subne	r5, #1
    4984:	e74e      	b.n	4824 <__adddf3+0x8c>
    4986:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    498a:	bf18      	it	ne
    498c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    4990:	d029      	beq.n	49e6 <__adddf3+0x24e>
    4992:	ea94 0f05 	teq	r4, r5
    4996:	bf08      	it	eq
    4998:	ea90 0f02 	teqeq	r0, r2
    499c:	d005      	beq.n	49aa <__adddf3+0x212>
    499e:	ea54 0c00 	orrs.w	ip, r4, r0
    49a2:	bf04      	itt	eq
    49a4:	4619      	moveq	r1, r3
    49a6:	4610      	moveq	r0, r2
    49a8:	bd30      	pop	{r4, r5, pc}
    49aa:	ea91 0f03 	teq	r1, r3
    49ae:	bf1e      	ittt	ne
    49b0:	2100      	movne	r1, #0
    49b2:	2000      	movne	r0, #0
    49b4:	bd30      	popne	{r4, r5, pc}
    49b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    49ba:	d105      	bne.n	49c8 <__adddf3+0x230>
    49bc:	0040      	lsls	r0, r0, #1
    49be:	4149      	adcs	r1, r1
    49c0:	bf28      	it	cs
    49c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    49c6:	bd30      	pop	{r4, r5, pc}
    49c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    49cc:	bf3c      	itt	cc
    49ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    49d2:	bd30      	popcc	{r4, r5, pc}
    49d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    49d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    49dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    49e0:	f04f 0000 	mov.w	r0, #0
    49e4:	bd30      	pop	{r4, r5, pc}
    49e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    49ea:	bf1a      	itte	ne
    49ec:	4619      	movne	r1, r3
    49ee:	4610      	movne	r0, r2
    49f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    49f4:	bf1c      	itt	ne
    49f6:	460b      	movne	r3, r1
    49f8:	4602      	movne	r2, r0
    49fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    49fe:	bf06      	itte	eq
    4a00:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    4a04:	ea91 0f03 	teqeq	r1, r3
    4a08:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    4a0c:	bd30      	pop	{r4, r5, pc}
    4a0e:	bf00      	nop

00004a10 <__aeabi_ui2d>:
    4a10:	f090 0f00 	teq	r0, #0
    4a14:	bf04      	itt	eq
    4a16:	2100      	moveq	r1, #0
    4a18:	4770      	bxeq	lr
    4a1a:	b530      	push	{r4, r5, lr}
    4a1c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4a20:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4a24:	f04f 0500 	mov.w	r5, #0
    4a28:	f04f 0100 	mov.w	r1, #0
    4a2c:	e750      	b.n	48d0 <__adddf3+0x138>
    4a2e:	bf00      	nop

00004a30 <__aeabi_i2d>:
    4a30:	f090 0f00 	teq	r0, #0
    4a34:	bf04      	itt	eq
    4a36:	2100      	moveq	r1, #0
    4a38:	4770      	bxeq	lr
    4a3a:	b530      	push	{r4, r5, lr}
    4a3c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4a40:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4a44:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    4a48:	bf48      	it	mi
    4a4a:	4240      	negmi	r0, r0
    4a4c:	f04f 0100 	mov.w	r1, #0
    4a50:	e73e      	b.n	48d0 <__adddf3+0x138>
    4a52:	bf00      	nop

00004a54 <__aeabi_f2d>:
    4a54:	0042      	lsls	r2, r0, #1
    4a56:	ea4f 01e2 	mov.w	r1, r2, asr #3
    4a5a:	ea4f 0131 	mov.w	r1, r1, rrx
    4a5e:	ea4f 7002 	mov.w	r0, r2, lsl #28
    4a62:	bf1f      	itttt	ne
    4a64:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    4a68:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    4a6c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    4a70:	4770      	bxne	lr
    4a72:	f092 0f00 	teq	r2, #0
    4a76:	bf14      	ite	ne
    4a78:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    4a7c:	4770      	bxeq	lr
    4a7e:	b530      	push	{r4, r5, lr}
    4a80:	f44f 7460 	mov.w	r4, #896	; 0x380
    4a84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4a88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4a8c:	e720      	b.n	48d0 <__adddf3+0x138>
    4a8e:	bf00      	nop

00004a90 <__aeabi_ul2d>:
    4a90:	ea50 0201 	orrs.w	r2, r0, r1
    4a94:	bf08      	it	eq
    4a96:	4770      	bxeq	lr
    4a98:	b530      	push	{r4, r5, lr}
    4a9a:	f04f 0500 	mov.w	r5, #0
    4a9e:	e00a      	b.n	4ab6 <__aeabi_l2d+0x16>

00004aa0 <__aeabi_l2d>:
    4aa0:	ea50 0201 	orrs.w	r2, r0, r1
    4aa4:	bf08      	it	eq
    4aa6:	4770      	bxeq	lr
    4aa8:	b530      	push	{r4, r5, lr}
    4aaa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    4aae:	d502      	bpl.n	4ab6 <__aeabi_l2d+0x16>
    4ab0:	4240      	negs	r0, r0
    4ab2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4ab6:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4aba:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4abe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    4ac2:	f43f aedc 	beq.w	487e <__adddf3+0xe6>
    4ac6:	f04f 0203 	mov.w	r2, #3
    4aca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    4ace:	bf18      	it	ne
    4ad0:	3203      	addne	r2, #3
    4ad2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    4ad6:	bf18      	it	ne
    4ad8:	3203      	addne	r2, #3
    4ada:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    4ade:	f1c2 0320 	rsb	r3, r2, #32
    4ae2:	fa00 fc03 	lsl.w	ip, r0, r3
    4ae6:	fa20 f002 	lsr.w	r0, r0, r2
    4aea:	fa01 fe03 	lsl.w	lr, r1, r3
    4aee:	ea40 000e 	orr.w	r0, r0, lr
    4af2:	fa21 f102 	lsr.w	r1, r1, r2
    4af6:	4414      	add	r4, r2
    4af8:	e6c1      	b.n	487e <__adddf3+0xe6>
    4afa:	bf00      	nop

00004afc <__aeabi_dmul>:
    4afc:	b570      	push	{r4, r5, r6, lr}
    4afe:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4b02:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4b06:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4b0a:	bf1d      	ittte	ne
    4b0c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    4b10:	ea94 0f0c 	teqne	r4, ip
    4b14:	ea95 0f0c 	teqne	r5, ip
    4b18:	f000 f8de 	bleq	4cd8 <__aeabi_dmul+0x1dc>
    4b1c:	442c      	add	r4, r5
    4b1e:	ea81 0603 	eor.w	r6, r1, r3
    4b22:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    4b26:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    4b2a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    4b2e:	bf18      	it	ne
    4b30:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    4b34:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4b38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    4b3c:	d038      	beq.n	4bb0 <__aeabi_dmul+0xb4>
    4b3e:	fba0 ce02 	umull	ip, lr, r0, r2
    4b42:	f04f 0500 	mov.w	r5, #0
    4b46:	fbe1 e502 	umlal	lr, r5, r1, r2
    4b4a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    4b4e:	fbe0 e503 	umlal	lr, r5, r0, r3
    4b52:	f04f 0600 	mov.w	r6, #0
    4b56:	fbe1 5603 	umlal	r5, r6, r1, r3
    4b5a:	f09c 0f00 	teq	ip, #0
    4b5e:	bf18      	it	ne
    4b60:	f04e 0e01 	orrne.w	lr, lr, #1
    4b64:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    4b68:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    4b6c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    4b70:	d204      	bcs.n	4b7c <__aeabi_dmul+0x80>
    4b72:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    4b76:	416d      	adcs	r5, r5
    4b78:	eb46 0606 	adc.w	r6, r6, r6
    4b7c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    4b80:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    4b84:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    4b88:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    4b8c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    4b90:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    4b94:	bf88      	it	hi
    4b96:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4b9a:	d81e      	bhi.n	4bda <__aeabi_dmul+0xde>
    4b9c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    4ba0:	bf08      	it	eq
    4ba2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    4ba6:	f150 0000 	adcs.w	r0, r0, #0
    4baa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4bae:	bd70      	pop	{r4, r5, r6, pc}
    4bb0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    4bb4:	ea46 0101 	orr.w	r1, r6, r1
    4bb8:	ea40 0002 	orr.w	r0, r0, r2
    4bbc:	ea81 0103 	eor.w	r1, r1, r3
    4bc0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    4bc4:	bfc2      	ittt	gt
    4bc6:	ebd4 050c 	rsbsgt	r5, r4, ip
    4bca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4bce:	bd70      	popgt	{r4, r5, r6, pc}
    4bd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4bd4:	f04f 0e00 	mov.w	lr, #0
    4bd8:	3c01      	subs	r4, #1
    4bda:	f300 80ab 	bgt.w	4d34 <__aeabi_dmul+0x238>
    4bde:	f114 0f36 	cmn.w	r4, #54	; 0x36
    4be2:	bfde      	ittt	le
    4be4:	2000      	movle	r0, #0
    4be6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    4bea:	bd70      	pople	{r4, r5, r6, pc}
    4bec:	f1c4 0400 	rsb	r4, r4, #0
    4bf0:	3c20      	subs	r4, #32
    4bf2:	da35      	bge.n	4c60 <__aeabi_dmul+0x164>
    4bf4:	340c      	adds	r4, #12
    4bf6:	dc1b      	bgt.n	4c30 <__aeabi_dmul+0x134>
    4bf8:	f104 0414 	add.w	r4, r4, #20
    4bfc:	f1c4 0520 	rsb	r5, r4, #32
    4c00:	fa00 f305 	lsl.w	r3, r0, r5
    4c04:	fa20 f004 	lsr.w	r0, r0, r4
    4c08:	fa01 f205 	lsl.w	r2, r1, r5
    4c0c:	ea40 0002 	orr.w	r0, r0, r2
    4c10:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    4c14:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4c18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4c1c:	fa21 f604 	lsr.w	r6, r1, r4
    4c20:	eb42 0106 	adc.w	r1, r2, r6
    4c24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4c28:	bf08      	it	eq
    4c2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4c2e:	bd70      	pop	{r4, r5, r6, pc}
    4c30:	f1c4 040c 	rsb	r4, r4, #12
    4c34:	f1c4 0520 	rsb	r5, r4, #32
    4c38:	fa00 f304 	lsl.w	r3, r0, r4
    4c3c:	fa20 f005 	lsr.w	r0, r0, r5
    4c40:	fa01 f204 	lsl.w	r2, r1, r4
    4c44:	ea40 0002 	orr.w	r0, r0, r2
    4c48:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4c4c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4c50:	f141 0100 	adc.w	r1, r1, #0
    4c54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4c58:	bf08      	it	eq
    4c5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4c5e:	bd70      	pop	{r4, r5, r6, pc}
    4c60:	f1c4 0520 	rsb	r5, r4, #32
    4c64:	fa00 f205 	lsl.w	r2, r0, r5
    4c68:	ea4e 0e02 	orr.w	lr, lr, r2
    4c6c:	fa20 f304 	lsr.w	r3, r0, r4
    4c70:	fa01 f205 	lsl.w	r2, r1, r5
    4c74:	ea43 0302 	orr.w	r3, r3, r2
    4c78:	fa21 f004 	lsr.w	r0, r1, r4
    4c7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4c80:	fa21 f204 	lsr.w	r2, r1, r4
    4c84:	ea20 0002 	bic.w	r0, r0, r2
    4c88:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    4c8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4c90:	bf08      	it	eq
    4c92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4c96:	bd70      	pop	{r4, r5, r6, pc}
    4c98:	f094 0f00 	teq	r4, #0
    4c9c:	d10f      	bne.n	4cbe <__aeabi_dmul+0x1c2>
    4c9e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    4ca2:	0040      	lsls	r0, r0, #1
    4ca4:	eb41 0101 	adc.w	r1, r1, r1
    4ca8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4cac:	bf08      	it	eq
    4cae:	3c01      	subeq	r4, #1
    4cb0:	d0f7      	beq.n	4ca2 <__aeabi_dmul+0x1a6>
    4cb2:	ea41 0106 	orr.w	r1, r1, r6
    4cb6:	f095 0f00 	teq	r5, #0
    4cba:	bf18      	it	ne
    4cbc:	4770      	bxne	lr
    4cbe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    4cc2:	0052      	lsls	r2, r2, #1
    4cc4:	eb43 0303 	adc.w	r3, r3, r3
    4cc8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    4ccc:	bf08      	it	eq
    4cce:	3d01      	subeq	r5, #1
    4cd0:	d0f7      	beq.n	4cc2 <__aeabi_dmul+0x1c6>
    4cd2:	ea43 0306 	orr.w	r3, r3, r6
    4cd6:	4770      	bx	lr
    4cd8:	ea94 0f0c 	teq	r4, ip
    4cdc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4ce0:	bf18      	it	ne
    4ce2:	ea95 0f0c 	teqne	r5, ip
    4ce6:	d00c      	beq.n	4d02 <__aeabi_dmul+0x206>
    4ce8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4cec:	bf18      	it	ne
    4cee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4cf2:	d1d1      	bne.n	4c98 <__aeabi_dmul+0x19c>
    4cf4:	ea81 0103 	eor.w	r1, r1, r3
    4cf8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4cfc:	f04f 0000 	mov.w	r0, #0
    4d00:	bd70      	pop	{r4, r5, r6, pc}
    4d02:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4d06:	bf06      	itte	eq
    4d08:	4610      	moveq	r0, r2
    4d0a:	4619      	moveq	r1, r3
    4d0c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4d10:	d019      	beq.n	4d46 <__aeabi_dmul+0x24a>
    4d12:	ea94 0f0c 	teq	r4, ip
    4d16:	d102      	bne.n	4d1e <__aeabi_dmul+0x222>
    4d18:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    4d1c:	d113      	bne.n	4d46 <__aeabi_dmul+0x24a>
    4d1e:	ea95 0f0c 	teq	r5, ip
    4d22:	d105      	bne.n	4d30 <__aeabi_dmul+0x234>
    4d24:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    4d28:	bf1c      	itt	ne
    4d2a:	4610      	movne	r0, r2
    4d2c:	4619      	movne	r1, r3
    4d2e:	d10a      	bne.n	4d46 <__aeabi_dmul+0x24a>
    4d30:	ea81 0103 	eor.w	r1, r1, r3
    4d34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4d38:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4d3c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    4d40:	f04f 0000 	mov.w	r0, #0
    4d44:	bd70      	pop	{r4, r5, r6, pc}
    4d46:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4d4a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    4d4e:	bd70      	pop	{r4, r5, r6, pc}

00004d50 <__aeabi_ddiv>:
    4d50:	b570      	push	{r4, r5, r6, lr}
    4d52:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4d56:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4d5a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4d5e:	bf1d      	ittte	ne
    4d60:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    4d64:	ea94 0f0c 	teqne	r4, ip
    4d68:	ea95 0f0c 	teqne	r5, ip
    4d6c:	f000 f8a7 	bleq	4ebe <__aeabi_ddiv+0x16e>
    4d70:	eba4 0405 	sub.w	r4, r4, r5
    4d74:	ea81 0e03 	eor.w	lr, r1, r3
    4d78:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4d7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4d80:	f000 8088 	beq.w	4e94 <__aeabi_ddiv+0x144>
    4d84:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4d88:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    4d8c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    4d90:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    4d94:	ea4f 2202 	mov.w	r2, r2, lsl #8
    4d98:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    4d9c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    4da0:	ea4f 2600 	mov.w	r6, r0, lsl #8
    4da4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    4da8:	429d      	cmp	r5, r3
    4daa:	bf08      	it	eq
    4dac:	4296      	cmpeq	r6, r2
    4dae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    4db2:	f504 7440 	add.w	r4, r4, #768	; 0x300
    4db6:	d202      	bcs.n	4dbe <__aeabi_ddiv+0x6e>
    4db8:	085b      	lsrs	r3, r3, #1
    4dba:	ea4f 0232 	mov.w	r2, r2, rrx
    4dbe:	1ab6      	subs	r6, r6, r2
    4dc0:	eb65 0503 	sbc.w	r5, r5, r3
    4dc4:	085b      	lsrs	r3, r3, #1
    4dc6:	ea4f 0232 	mov.w	r2, r2, rrx
    4dca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    4dce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    4dd2:	ebb6 0e02 	subs.w	lr, r6, r2
    4dd6:	eb75 0e03 	sbcs.w	lr, r5, r3
    4dda:	bf22      	ittt	cs
    4ddc:	1ab6      	subcs	r6, r6, r2
    4dde:	4675      	movcs	r5, lr
    4de0:	ea40 000c 	orrcs.w	r0, r0, ip
    4de4:	085b      	lsrs	r3, r3, #1
    4de6:	ea4f 0232 	mov.w	r2, r2, rrx
    4dea:	ebb6 0e02 	subs.w	lr, r6, r2
    4dee:	eb75 0e03 	sbcs.w	lr, r5, r3
    4df2:	bf22      	ittt	cs
    4df4:	1ab6      	subcs	r6, r6, r2
    4df6:	4675      	movcs	r5, lr
    4df8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    4dfc:	085b      	lsrs	r3, r3, #1
    4dfe:	ea4f 0232 	mov.w	r2, r2, rrx
    4e02:	ebb6 0e02 	subs.w	lr, r6, r2
    4e06:	eb75 0e03 	sbcs.w	lr, r5, r3
    4e0a:	bf22      	ittt	cs
    4e0c:	1ab6      	subcs	r6, r6, r2
    4e0e:	4675      	movcs	r5, lr
    4e10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    4e14:	085b      	lsrs	r3, r3, #1
    4e16:	ea4f 0232 	mov.w	r2, r2, rrx
    4e1a:	ebb6 0e02 	subs.w	lr, r6, r2
    4e1e:	eb75 0e03 	sbcs.w	lr, r5, r3
    4e22:	bf22      	ittt	cs
    4e24:	1ab6      	subcs	r6, r6, r2
    4e26:	4675      	movcs	r5, lr
    4e28:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4e2c:	ea55 0e06 	orrs.w	lr, r5, r6
    4e30:	d018      	beq.n	4e64 <__aeabi_ddiv+0x114>
    4e32:	ea4f 1505 	mov.w	r5, r5, lsl #4
    4e36:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    4e3a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    4e3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4e42:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    4e46:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    4e4a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    4e4e:	d1c0      	bne.n	4dd2 <__aeabi_ddiv+0x82>
    4e50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4e54:	d10b      	bne.n	4e6e <__aeabi_ddiv+0x11e>
    4e56:	ea41 0100 	orr.w	r1, r1, r0
    4e5a:	f04f 0000 	mov.w	r0, #0
    4e5e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    4e62:	e7b6      	b.n	4dd2 <__aeabi_ddiv+0x82>
    4e64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4e68:	bf04      	itt	eq
    4e6a:	4301      	orreq	r1, r0
    4e6c:	2000      	moveq	r0, #0
    4e6e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    4e72:	bf88      	it	hi
    4e74:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4e78:	f63f aeaf 	bhi.w	4bda <__aeabi_dmul+0xde>
    4e7c:	ebb5 0c03 	subs.w	ip, r5, r3
    4e80:	bf04      	itt	eq
    4e82:	ebb6 0c02 	subseq.w	ip, r6, r2
    4e86:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4e8a:	f150 0000 	adcs.w	r0, r0, #0
    4e8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4e92:	bd70      	pop	{r4, r5, r6, pc}
    4e94:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    4e98:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    4e9c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    4ea0:	bfc2      	ittt	gt
    4ea2:	ebd4 050c 	rsbsgt	r5, r4, ip
    4ea6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4eaa:	bd70      	popgt	{r4, r5, r6, pc}
    4eac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4eb0:	f04f 0e00 	mov.w	lr, #0
    4eb4:	3c01      	subs	r4, #1
    4eb6:	e690      	b.n	4bda <__aeabi_dmul+0xde>
    4eb8:	ea45 0e06 	orr.w	lr, r5, r6
    4ebc:	e68d      	b.n	4bda <__aeabi_dmul+0xde>
    4ebe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4ec2:	ea94 0f0c 	teq	r4, ip
    4ec6:	bf08      	it	eq
    4ec8:	ea95 0f0c 	teqeq	r5, ip
    4ecc:	f43f af3b 	beq.w	4d46 <__aeabi_dmul+0x24a>
    4ed0:	ea94 0f0c 	teq	r4, ip
    4ed4:	d10a      	bne.n	4eec <__aeabi_ddiv+0x19c>
    4ed6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    4eda:	f47f af34 	bne.w	4d46 <__aeabi_dmul+0x24a>
    4ede:	ea95 0f0c 	teq	r5, ip
    4ee2:	f47f af25 	bne.w	4d30 <__aeabi_dmul+0x234>
    4ee6:	4610      	mov	r0, r2
    4ee8:	4619      	mov	r1, r3
    4eea:	e72c      	b.n	4d46 <__aeabi_dmul+0x24a>
    4eec:	ea95 0f0c 	teq	r5, ip
    4ef0:	d106      	bne.n	4f00 <__aeabi_ddiv+0x1b0>
    4ef2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4ef6:	f43f aefd 	beq.w	4cf4 <__aeabi_dmul+0x1f8>
    4efa:	4610      	mov	r0, r2
    4efc:	4619      	mov	r1, r3
    4efe:	e722      	b.n	4d46 <__aeabi_dmul+0x24a>
    4f00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4f04:	bf18      	it	ne
    4f06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4f0a:	f47f aec5 	bne.w	4c98 <__aeabi_dmul+0x19c>
    4f0e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    4f12:	f47f af0d 	bne.w	4d30 <__aeabi_dmul+0x234>
    4f16:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    4f1a:	f47f aeeb 	bne.w	4cf4 <__aeabi_dmul+0x1f8>
    4f1e:	e712      	b.n	4d46 <__aeabi_dmul+0x24a>

00004f20 <__gedf2>:
    4f20:	f04f 3cff 	mov.w	ip, #4294967295
    4f24:	e006      	b.n	4f34 <__cmpdf2+0x4>
    4f26:	bf00      	nop

00004f28 <__ledf2>:
    4f28:	f04f 0c01 	mov.w	ip, #1
    4f2c:	e002      	b.n	4f34 <__cmpdf2+0x4>
    4f2e:	bf00      	nop

00004f30 <__cmpdf2>:
    4f30:	f04f 0c01 	mov.w	ip, #1
    4f34:	f84d cd04 	str.w	ip, [sp, #-4]!
    4f38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    4f3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    4f40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    4f44:	bf18      	it	ne
    4f46:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    4f4a:	d01b      	beq.n	4f84 <__cmpdf2+0x54>
    4f4c:	b001      	add	sp, #4
    4f4e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    4f52:	bf0c      	ite	eq
    4f54:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    4f58:	ea91 0f03 	teqne	r1, r3
    4f5c:	bf02      	ittt	eq
    4f5e:	ea90 0f02 	teqeq	r0, r2
    4f62:	2000      	moveq	r0, #0
    4f64:	4770      	bxeq	lr
    4f66:	f110 0f00 	cmn.w	r0, #0
    4f6a:	ea91 0f03 	teq	r1, r3
    4f6e:	bf58      	it	pl
    4f70:	4299      	cmppl	r1, r3
    4f72:	bf08      	it	eq
    4f74:	4290      	cmpeq	r0, r2
    4f76:	bf2c      	ite	cs
    4f78:	17d8      	asrcs	r0, r3, #31
    4f7a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    4f7e:	f040 0001 	orr.w	r0, r0, #1
    4f82:	4770      	bx	lr
    4f84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    4f88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    4f8c:	d102      	bne.n	4f94 <__cmpdf2+0x64>
    4f8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    4f92:	d107      	bne.n	4fa4 <__cmpdf2+0x74>
    4f94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    4f98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    4f9c:	d1d6      	bne.n	4f4c <__cmpdf2+0x1c>
    4f9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    4fa2:	d0d3      	beq.n	4f4c <__cmpdf2+0x1c>
    4fa4:	f85d 0b04 	ldr.w	r0, [sp], #4
    4fa8:	4770      	bx	lr
    4faa:	bf00      	nop

00004fac <__aeabi_cdrcmple>:
    4fac:	4684      	mov	ip, r0
    4fae:	4610      	mov	r0, r2
    4fb0:	4662      	mov	r2, ip
    4fb2:	468c      	mov	ip, r1
    4fb4:	4619      	mov	r1, r3
    4fb6:	4663      	mov	r3, ip
    4fb8:	e000      	b.n	4fbc <__aeabi_cdcmpeq>
    4fba:	bf00      	nop

00004fbc <__aeabi_cdcmpeq>:
    4fbc:	b501      	push	{r0, lr}
    4fbe:	f7ff ffb7 	bl	4f30 <__cmpdf2>
    4fc2:	2800      	cmp	r0, #0
    4fc4:	bf48      	it	mi
    4fc6:	f110 0f00 	cmnmi.w	r0, #0
    4fca:	bd01      	pop	{r0, pc}

00004fcc <__aeabi_dcmpeq>:
    4fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
    4fd0:	f7ff fff4 	bl	4fbc <__aeabi_cdcmpeq>
    4fd4:	bf0c      	ite	eq
    4fd6:	2001      	moveq	r0, #1
    4fd8:	2000      	movne	r0, #0
    4fda:	f85d fb08 	ldr.w	pc, [sp], #8
    4fde:	bf00      	nop

00004fe0 <__aeabi_dcmplt>:
    4fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
    4fe4:	f7ff ffea 	bl	4fbc <__aeabi_cdcmpeq>
    4fe8:	bf34      	ite	cc
    4fea:	2001      	movcc	r0, #1
    4fec:	2000      	movcs	r0, #0
    4fee:	f85d fb08 	ldr.w	pc, [sp], #8
    4ff2:	bf00      	nop

00004ff4 <__aeabi_dcmple>:
    4ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
    4ff8:	f7ff ffe0 	bl	4fbc <__aeabi_cdcmpeq>
    4ffc:	bf94      	ite	ls
    4ffe:	2001      	movls	r0, #1
    5000:	2000      	movhi	r0, #0
    5002:	f85d fb08 	ldr.w	pc, [sp], #8
    5006:	bf00      	nop

00005008 <__aeabi_dcmpge>:
    5008:	f84d ed08 	str.w	lr, [sp, #-8]!
    500c:	f7ff ffce 	bl	4fac <__aeabi_cdrcmple>
    5010:	bf94      	ite	ls
    5012:	2001      	movls	r0, #1
    5014:	2000      	movhi	r0, #0
    5016:	f85d fb08 	ldr.w	pc, [sp], #8
    501a:	bf00      	nop

0000501c <__aeabi_dcmpgt>:
    501c:	f84d ed08 	str.w	lr, [sp, #-8]!
    5020:	f7ff ffc4 	bl	4fac <__aeabi_cdrcmple>
    5024:	bf34      	ite	cc
    5026:	2001      	movcc	r0, #1
    5028:	2000      	movcs	r0, #0
    502a:	f85d fb08 	ldr.w	pc, [sp], #8
    502e:	bf00      	nop

00005030 <__aeabi_d2uiz>:
    5030:	004a      	lsls	r2, r1, #1
    5032:	d211      	bcs.n	5058 <__aeabi_d2uiz+0x28>
    5034:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    5038:	d211      	bcs.n	505e <__aeabi_d2uiz+0x2e>
    503a:	d50d      	bpl.n	5058 <__aeabi_d2uiz+0x28>
    503c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    5040:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    5044:	d40e      	bmi.n	5064 <__aeabi_d2uiz+0x34>
    5046:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    504a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    504e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    5052:	fa23 f002 	lsr.w	r0, r3, r2
    5056:	4770      	bx	lr
    5058:	f04f 0000 	mov.w	r0, #0
    505c:	4770      	bx	lr
    505e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    5062:	d102      	bne.n	506a <__aeabi_d2uiz+0x3a>
    5064:	f04f 30ff 	mov.w	r0, #4294967295
    5068:	4770      	bx	lr
    506a:	f04f 0000 	mov.w	r0, #0
    506e:	4770      	bx	lr

00005070 <__libc_init_array>:
    5070:	b570      	push	{r4, r5, r6, lr}
    5072:	f645 6668 	movw	r6, #24168	; 0x5e68
    5076:	f645 6568 	movw	r5, #24168	; 0x5e68
    507a:	f2c0 0600 	movt	r6, #0
    507e:	f2c0 0500 	movt	r5, #0
    5082:	1b76      	subs	r6, r6, r5
    5084:	10b6      	asrs	r6, r6, #2
    5086:	d006      	beq.n	5096 <__libc_init_array+0x26>
    5088:	2400      	movs	r4, #0
    508a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    508e:	3401      	adds	r4, #1
    5090:	4798      	blx	r3
    5092:	42a6      	cmp	r6, r4
    5094:	d8f9      	bhi.n	508a <__libc_init_array+0x1a>
    5096:	f645 6568 	movw	r5, #24168	; 0x5e68
    509a:	f645 666c 	movw	r6, #24172	; 0x5e6c
    509e:	f2c0 0500 	movt	r5, #0
    50a2:	f2c0 0600 	movt	r6, #0
    50a6:	1b76      	subs	r6, r6, r5
    50a8:	f000 fed2 	bl	5e50 <_init>
    50ac:	10b6      	asrs	r6, r6, #2
    50ae:	d006      	beq.n	50be <__libc_init_array+0x4e>
    50b0:	2400      	movs	r4, #0
    50b2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    50b6:	3401      	adds	r4, #1
    50b8:	4798      	blx	r3
    50ba:	42a6      	cmp	r6, r4
    50bc:	d8f9      	bhi.n	50b2 <__libc_init_array+0x42>
    50be:	bd70      	pop	{r4, r5, r6, pc}

000050c0 <free>:
    50c0:	f240 037c 	movw	r3, #124	; 0x7c
    50c4:	4601      	mov	r1, r0
    50c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50ca:	6818      	ldr	r0, [r3, #0]
    50cc:	f000 bccc 	b.w	5a68 <_free_r>

000050d0 <malloc>:
    50d0:	f240 037c 	movw	r3, #124	; 0x7c
    50d4:	4601      	mov	r1, r0
    50d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50da:	6818      	ldr	r0, [r3, #0]
    50dc:	f000 b800 	b.w	50e0 <_malloc_r>

000050e0 <_malloc_r>:
    50e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    50e4:	f101 040b 	add.w	r4, r1, #11
    50e8:	2c16      	cmp	r4, #22
    50ea:	b083      	sub	sp, #12
    50ec:	4606      	mov	r6, r0
    50ee:	d82f      	bhi.n	5150 <_malloc_r+0x70>
    50f0:	2300      	movs	r3, #0
    50f2:	2410      	movs	r4, #16
    50f4:	428c      	cmp	r4, r1
    50f6:	bf2c      	ite	cs
    50f8:	4619      	movcs	r1, r3
    50fa:	f043 0101 	orrcc.w	r1, r3, #1
    50fe:	2900      	cmp	r1, #0
    5100:	d130      	bne.n	5164 <_malloc_r+0x84>
    5102:	4630      	mov	r0, r6
    5104:	f000 fbf0 	bl	58e8 <__malloc_lock>
    5108:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    510c:	d22e      	bcs.n	516c <_malloc_r+0x8c>
    510e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    5112:	f240 1570 	movw	r5, #368	; 0x170
    5116:	f2c2 0500 	movt	r5, #8192	; 0x2000
    511a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    511e:	68d3      	ldr	r3, [r2, #12]
    5120:	4293      	cmp	r3, r2
    5122:	f000 8206 	beq.w	5532 <_malloc_r+0x452>
    5126:	685a      	ldr	r2, [r3, #4]
    5128:	f103 0508 	add.w	r5, r3, #8
    512c:	68d9      	ldr	r1, [r3, #12]
    512e:	4630      	mov	r0, r6
    5130:	f022 0c03 	bic.w	ip, r2, #3
    5134:	689a      	ldr	r2, [r3, #8]
    5136:	4463      	add	r3, ip
    5138:	685c      	ldr	r4, [r3, #4]
    513a:	608a      	str	r2, [r1, #8]
    513c:	f044 0401 	orr.w	r4, r4, #1
    5140:	60d1      	str	r1, [r2, #12]
    5142:	605c      	str	r4, [r3, #4]
    5144:	f000 fbd2 	bl	58ec <__malloc_unlock>
    5148:	4628      	mov	r0, r5
    514a:	b003      	add	sp, #12
    514c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5150:	f024 0407 	bic.w	r4, r4, #7
    5154:	0fe3      	lsrs	r3, r4, #31
    5156:	428c      	cmp	r4, r1
    5158:	bf2c      	ite	cs
    515a:	4619      	movcs	r1, r3
    515c:	f043 0101 	orrcc.w	r1, r3, #1
    5160:	2900      	cmp	r1, #0
    5162:	d0ce      	beq.n	5102 <_malloc_r+0x22>
    5164:	230c      	movs	r3, #12
    5166:	2500      	movs	r5, #0
    5168:	6033      	str	r3, [r6, #0]
    516a:	e7ed      	b.n	5148 <_malloc_r+0x68>
    516c:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    5170:	bf04      	itt	eq
    5172:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    5176:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    517a:	f040 8090 	bne.w	529e <_malloc_r+0x1be>
    517e:	f240 1570 	movw	r5, #368	; 0x170
    5182:	f2c2 0500 	movt	r5, #8192	; 0x2000
    5186:	1828      	adds	r0, r5, r0
    5188:	68c3      	ldr	r3, [r0, #12]
    518a:	4298      	cmp	r0, r3
    518c:	d106      	bne.n	519c <_malloc_r+0xbc>
    518e:	e00d      	b.n	51ac <_malloc_r+0xcc>
    5190:	2a00      	cmp	r2, #0
    5192:	f280 816f 	bge.w	5474 <_malloc_r+0x394>
    5196:	68db      	ldr	r3, [r3, #12]
    5198:	4298      	cmp	r0, r3
    519a:	d007      	beq.n	51ac <_malloc_r+0xcc>
    519c:	6859      	ldr	r1, [r3, #4]
    519e:	f021 0103 	bic.w	r1, r1, #3
    51a2:	1b0a      	subs	r2, r1, r4
    51a4:	2a0f      	cmp	r2, #15
    51a6:	ddf3      	ble.n	5190 <_malloc_r+0xb0>
    51a8:	f10e 3eff 	add.w	lr, lr, #4294967295
    51ac:	f10e 0e01 	add.w	lr, lr, #1
    51b0:	f240 1770 	movw	r7, #368	; 0x170
    51b4:	f2c2 0700 	movt	r7, #8192	; 0x2000
    51b8:	f107 0108 	add.w	r1, r7, #8
    51bc:	688b      	ldr	r3, [r1, #8]
    51be:	4299      	cmp	r1, r3
    51c0:	bf08      	it	eq
    51c2:	687a      	ldreq	r2, [r7, #4]
    51c4:	d026      	beq.n	5214 <_malloc_r+0x134>
    51c6:	685a      	ldr	r2, [r3, #4]
    51c8:	f022 0c03 	bic.w	ip, r2, #3
    51cc:	ebc4 020c 	rsb	r2, r4, ip
    51d0:	2a0f      	cmp	r2, #15
    51d2:	f300 8194 	bgt.w	54fe <_malloc_r+0x41e>
    51d6:	2a00      	cmp	r2, #0
    51d8:	60c9      	str	r1, [r1, #12]
    51da:	6089      	str	r1, [r1, #8]
    51dc:	f280 8099 	bge.w	5312 <_malloc_r+0x232>
    51e0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    51e4:	f080 8165 	bcs.w	54b2 <_malloc_r+0x3d2>
    51e8:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    51ec:	f04f 0a01 	mov.w	sl, #1
    51f0:	687a      	ldr	r2, [r7, #4]
    51f2:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    51f6:	ea4f 0cac 	mov.w	ip, ip, asr #2
    51fa:	fa0a fc0c 	lsl.w	ip, sl, ip
    51fe:	60d8      	str	r0, [r3, #12]
    5200:	f8d0 8008 	ldr.w	r8, [r0, #8]
    5204:	ea4c 0202 	orr.w	r2, ip, r2
    5208:	607a      	str	r2, [r7, #4]
    520a:	f8c3 8008 	str.w	r8, [r3, #8]
    520e:	f8c8 300c 	str.w	r3, [r8, #12]
    5212:	6083      	str	r3, [r0, #8]
    5214:	f04f 0c01 	mov.w	ip, #1
    5218:	ea4f 03ae 	mov.w	r3, lr, asr #2
    521c:	fa0c fc03 	lsl.w	ip, ip, r3
    5220:	4594      	cmp	ip, r2
    5222:	f200 8082 	bhi.w	532a <_malloc_r+0x24a>
    5226:	ea12 0f0c 	tst.w	r2, ip
    522a:	d108      	bne.n	523e <_malloc_r+0x15e>
    522c:	f02e 0e03 	bic.w	lr, lr, #3
    5230:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5234:	f10e 0e04 	add.w	lr, lr, #4
    5238:	ea12 0f0c 	tst.w	r2, ip
    523c:	d0f8      	beq.n	5230 <_malloc_r+0x150>
    523e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    5242:	46f2      	mov	sl, lr
    5244:	46c8      	mov	r8, r9
    5246:	f8d8 300c 	ldr.w	r3, [r8, #12]
    524a:	4598      	cmp	r8, r3
    524c:	d107      	bne.n	525e <_malloc_r+0x17e>
    524e:	e168      	b.n	5522 <_malloc_r+0x442>
    5250:	2a00      	cmp	r2, #0
    5252:	f280 8178 	bge.w	5546 <_malloc_r+0x466>
    5256:	68db      	ldr	r3, [r3, #12]
    5258:	4598      	cmp	r8, r3
    525a:	f000 8162 	beq.w	5522 <_malloc_r+0x442>
    525e:	6858      	ldr	r0, [r3, #4]
    5260:	f020 0003 	bic.w	r0, r0, #3
    5264:	1b02      	subs	r2, r0, r4
    5266:	2a0f      	cmp	r2, #15
    5268:	ddf2      	ble.n	5250 <_malloc_r+0x170>
    526a:	461d      	mov	r5, r3
    526c:	191f      	adds	r7, r3, r4
    526e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    5272:	f044 0e01 	orr.w	lr, r4, #1
    5276:	f855 4f08 	ldr.w	r4, [r5, #8]!
    527a:	4630      	mov	r0, r6
    527c:	50ba      	str	r2, [r7, r2]
    527e:	f042 0201 	orr.w	r2, r2, #1
    5282:	f8c3 e004 	str.w	lr, [r3, #4]
    5286:	f8cc 4008 	str.w	r4, [ip, #8]
    528a:	f8c4 c00c 	str.w	ip, [r4, #12]
    528e:	608f      	str	r7, [r1, #8]
    5290:	60cf      	str	r7, [r1, #12]
    5292:	607a      	str	r2, [r7, #4]
    5294:	60b9      	str	r1, [r7, #8]
    5296:	60f9      	str	r1, [r7, #12]
    5298:	f000 fb28 	bl	58ec <__malloc_unlock>
    529c:	e754      	b.n	5148 <_malloc_r+0x68>
    529e:	f1be 0f04 	cmp.w	lr, #4
    52a2:	bf9e      	ittt	ls
    52a4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    52a8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    52ac:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    52b0:	f67f af65 	bls.w	517e <_malloc_r+0x9e>
    52b4:	f1be 0f14 	cmp.w	lr, #20
    52b8:	bf9c      	itt	ls
    52ba:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    52be:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    52c2:	f67f af5c 	bls.w	517e <_malloc_r+0x9e>
    52c6:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    52ca:	bf9e      	ittt	ls
    52cc:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    52d0:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    52d4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    52d8:	f67f af51 	bls.w	517e <_malloc_r+0x9e>
    52dc:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    52e0:	bf9e      	ittt	ls
    52e2:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    52e6:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    52ea:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    52ee:	f67f af46 	bls.w	517e <_malloc_r+0x9e>
    52f2:	f240 5354 	movw	r3, #1364	; 0x554
    52f6:	459e      	cmp	lr, r3
    52f8:	bf95      	itete	ls
    52fa:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    52fe:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    5302:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    5306:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    530a:	bf98      	it	ls
    530c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    5310:	e735      	b.n	517e <_malloc_r+0x9e>
    5312:	eb03 020c 	add.w	r2, r3, ip
    5316:	f103 0508 	add.w	r5, r3, #8
    531a:	4630      	mov	r0, r6
    531c:	6853      	ldr	r3, [r2, #4]
    531e:	f043 0301 	orr.w	r3, r3, #1
    5322:	6053      	str	r3, [r2, #4]
    5324:	f000 fae2 	bl	58ec <__malloc_unlock>
    5328:	e70e      	b.n	5148 <_malloc_r+0x68>
    532a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    532e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    5332:	f023 0903 	bic.w	r9, r3, #3
    5336:	ebc4 0209 	rsb	r2, r4, r9
    533a:	454c      	cmp	r4, r9
    533c:	bf94      	ite	ls
    533e:	2300      	movls	r3, #0
    5340:	2301      	movhi	r3, #1
    5342:	2a0f      	cmp	r2, #15
    5344:	bfd8      	it	le
    5346:	f043 0301 	orrle.w	r3, r3, #1
    534a:	2b00      	cmp	r3, #0
    534c:	f000 80a1 	beq.w	5492 <_malloc_r+0x3b2>
    5350:	f240 5b9c 	movw	fp, #1436	; 0x59c
    5354:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    5358:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    535c:	f8db 3000 	ldr.w	r3, [fp]
    5360:	3310      	adds	r3, #16
    5362:	191b      	adds	r3, r3, r4
    5364:	f1b2 3fff 	cmp.w	r2, #4294967295
    5368:	d006      	beq.n	5378 <_malloc_r+0x298>
    536a:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    536e:	331f      	adds	r3, #31
    5370:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    5374:	f023 031f 	bic.w	r3, r3, #31
    5378:	4619      	mov	r1, r3
    537a:	4630      	mov	r0, r6
    537c:	9301      	str	r3, [sp, #4]
    537e:	f000 fab7 	bl	58f0 <_sbrk_r>
    5382:	9b01      	ldr	r3, [sp, #4]
    5384:	f1b0 3fff 	cmp.w	r0, #4294967295
    5388:	4682      	mov	sl, r0
    538a:	f000 80f4 	beq.w	5576 <_malloc_r+0x496>
    538e:	eb08 0109 	add.w	r1, r8, r9
    5392:	4281      	cmp	r1, r0
    5394:	f200 80ec 	bhi.w	5570 <_malloc_r+0x490>
    5398:	f8db 2004 	ldr.w	r2, [fp, #4]
    539c:	189a      	adds	r2, r3, r2
    539e:	4551      	cmp	r1, sl
    53a0:	f8cb 2004 	str.w	r2, [fp, #4]
    53a4:	f000 8145 	beq.w	5632 <_malloc_r+0x552>
    53a8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    53ac:	f240 1070 	movw	r0, #368	; 0x170
    53b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    53b4:	f1b5 3fff 	cmp.w	r5, #4294967295
    53b8:	bf08      	it	eq
    53ba:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    53be:	d003      	beq.n	53c8 <_malloc_r+0x2e8>
    53c0:	4452      	add	r2, sl
    53c2:	1a51      	subs	r1, r2, r1
    53c4:	f8cb 1004 	str.w	r1, [fp, #4]
    53c8:	f01a 0507 	ands.w	r5, sl, #7
    53cc:	4630      	mov	r0, r6
    53ce:	bf17      	itett	ne
    53d0:	f1c5 0508 	rsbne	r5, r5, #8
    53d4:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    53d8:	44aa      	addne	sl, r5
    53da:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    53de:	4453      	add	r3, sl
    53e0:	051b      	lsls	r3, r3, #20
    53e2:	0d1b      	lsrs	r3, r3, #20
    53e4:	1aed      	subs	r5, r5, r3
    53e6:	4629      	mov	r1, r5
    53e8:	f000 fa82 	bl	58f0 <_sbrk_r>
    53ec:	f1b0 3fff 	cmp.w	r0, #4294967295
    53f0:	f000 812c 	beq.w	564c <_malloc_r+0x56c>
    53f4:	ebca 0100 	rsb	r1, sl, r0
    53f8:	1949      	adds	r1, r1, r5
    53fa:	f041 0101 	orr.w	r1, r1, #1
    53fe:	f8db 2004 	ldr.w	r2, [fp, #4]
    5402:	f240 539c 	movw	r3, #1436	; 0x59c
    5406:	f8c7 a008 	str.w	sl, [r7, #8]
    540a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    540e:	18aa      	adds	r2, r5, r2
    5410:	45b8      	cmp	r8, r7
    5412:	f8cb 2004 	str.w	r2, [fp, #4]
    5416:	f8ca 1004 	str.w	r1, [sl, #4]
    541a:	d017      	beq.n	544c <_malloc_r+0x36c>
    541c:	f1b9 0f0f 	cmp.w	r9, #15
    5420:	f240 80df 	bls.w	55e2 <_malloc_r+0x502>
    5424:	f1a9 010c 	sub.w	r1, r9, #12
    5428:	2505      	movs	r5, #5
    542a:	f021 0107 	bic.w	r1, r1, #7
    542e:	eb08 0001 	add.w	r0, r8, r1
    5432:	290f      	cmp	r1, #15
    5434:	6085      	str	r5, [r0, #8]
    5436:	6045      	str	r5, [r0, #4]
    5438:	f8d8 0004 	ldr.w	r0, [r8, #4]
    543c:	f000 0001 	and.w	r0, r0, #1
    5440:	ea41 0000 	orr.w	r0, r1, r0
    5444:	f8c8 0004 	str.w	r0, [r8, #4]
    5448:	f200 80ac 	bhi.w	55a4 <_malloc_r+0x4c4>
    544c:	46d0      	mov	r8, sl
    544e:	f240 539c 	movw	r3, #1436	; 0x59c
    5452:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    5456:	f2c2 0300 	movt	r3, #8192	; 0x2000
    545a:	428a      	cmp	r2, r1
    545c:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    5460:	bf88      	it	hi
    5462:	62da      	strhi	r2, [r3, #44]	; 0x2c
    5464:	f240 539c 	movw	r3, #1436	; 0x59c
    5468:	f2c2 0300 	movt	r3, #8192	; 0x2000
    546c:	428a      	cmp	r2, r1
    546e:	bf88      	it	hi
    5470:	631a      	strhi	r2, [r3, #48]	; 0x30
    5472:	e082      	b.n	557a <_malloc_r+0x49a>
    5474:	185c      	adds	r4, r3, r1
    5476:	689a      	ldr	r2, [r3, #8]
    5478:	68d9      	ldr	r1, [r3, #12]
    547a:	4630      	mov	r0, r6
    547c:	6866      	ldr	r6, [r4, #4]
    547e:	f103 0508 	add.w	r5, r3, #8
    5482:	608a      	str	r2, [r1, #8]
    5484:	f046 0301 	orr.w	r3, r6, #1
    5488:	60d1      	str	r1, [r2, #12]
    548a:	6063      	str	r3, [r4, #4]
    548c:	f000 fa2e 	bl	58ec <__malloc_unlock>
    5490:	e65a      	b.n	5148 <_malloc_r+0x68>
    5492:	eb08 0304 	add.w	r3, r8, r4
    5496:	f042 0201 	orr.w	r2, r2, #1
    549a:	f044 0401 	orr.w	r4, r4, #1
    549e:	4630      	mov	r0, r6
    54a0:	f8c8 4004 	str.w	r4, [r8, #4]
    54a4:	f108 0508 	add.w	r5, r8, #8
    54a8:	605a      	str	r2, [r3, #4]
    54aa:	60bb      	str	r3, [r7, #8]
    54ac:	f000 fa1e 	bl	58ec <__malloc_unlock>
    54b0:	e64a      	b.n	5148 <_malloc_r+0x68>
    54b2:	ea4f 225c 	mov.w	r2, ip, lsr #9
    54b6:	2a04      	cmp	r2, #4
    54b8:	d954      	bls.n	5564 <_malloc_r+0x484>
    54ba:	2a14      	cmp	r2, #20
    54bc:	f200 8089 	bhi.w	55d2 <_malloc_r+0x4f2>
    54c0:	325b      	adds	r2, #91	; 0x5b
    54c2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    54c6:	44a8      	add	r8, r5
    54c8:	f240 1770 	movw	r7, #368	; 0x170
    54cc:	f2c2 0700 	movt	r7, #8192	; 0x2000
    54d0:	f8d8 0008 	ldr.w	r0, [r8, #8]
    54d4:	4540      	cmp	r0, r8
    54d6:	d103      	bne.n	54e0 <_malloc_r+0x400>
    54d8:	e06f      	b.n	55ba <_malloc_r+0x4da>
    54da:	6880      	ldr	r0, [r0, #8]
    54dc:	4580      	cmp	r8, r0
    54de:	d004      	beq.n	54ea <_malloc_r+0x40a>
    54e0:	6842      	ldr	r2, [r0, #4]
    54e2:	f022 0203 	bic.w	r2, r2, #3
    54e6:	4594      	cmp	ip, r2
    54e8:	d3f7      	bcc.n	54da <_malloc_r+0x3fa>
    54ea:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    54ee:	f8c3 c00c 	str.w	ip, [r3, #12]
    54f2:	6098      	str	r0, [r3, #8]
    54f4:	687a      	ldr	r2, [r7, #4]
    54f6:	60c3      	str	r3, [r0, #12]
    54f8:	f8cc 3008 	str.w	r3, [ip, #8]
    54fc:	e68a      	b.n	5214 <_malloc_r+0x134>
    54fe:	191f      	adds	r7, r3, r4
    5500:	4630      	mov	r0, r6
    5502:	f044 0401 	orr.w	r4, r4, #1
    5506:	60cf      	str	r7, [r1, #12]
    5508:	605c      	str	r4, [r3, #4]
    550a:	f103 0508 	add.w	r5, r3, #8
    550e:	50ba      	str	r2, [r7, r2]
    5510:	f042 0201 	orr.w	r2, r2, #1
    5514:	608f      	str	r7, [r1, #8]
    5516:	607a      	str	r2, [r7, #4]
    5518:	60b9      	str	r1, [r7, #8]
    551a:	60f9      	str	r1, [r7, #12]
    551c:	f000 f9e6 	bl	58ec <__malloc_unlock>
    5520:	e612      	b.n	5148 <_malloc_r+0x68>
    5522:	f10a 0a01 	add.w	sl, sl, #1
    5526:	f01a 0f03 	tst.w	sl, #3
    552a:	d05f      	beq.n	55ec <_malloc_r+0x50c>
    552c:	f103 0808 	add.w	r8, r3, #8
    5530:	e689      	b.n	5246 <_malloc_r+0x166>
    5532:	f103 0208 	add.w	r2, r3, #8
    5536:	68d3      	ldr	r3, [r2, #12]
    5538:	429a      	cmp	r2, r3
    553a:	bf08      	it	eq
    553c:	f10e 0e02 	addeq.w	lr, lr, #2
    5540:	f43f ae36 	beq.w	51b0 <_malloc_r+0xd0>
    5544:	e5ef      	b.n	5126 <_malloc_r+0x46>
    5546:	461d      	mov	r5, r3
    5548:	1819      	adds	r1, r3, r0
    554a:	68da      	ldr	r2, [r3, #12]
    554c:	4630      	mov	r0, r6
    554e:	f855 3f08 	ldr.w	r3, [r5, #8]!
    5552:	684c      	ldr	r4, [r1, #4]
    5554:	6093      	str	r3, [r2, #8]
    5556:	f044 0401 	orr.w	r4, r4, #1
    555a:	60da      	str	r2, [r3, #12]
    555c:	604c      	str	r4, [r1, #4]
    555e:	f000 f9c5 	bl	58ec <__malloc_unlock>
    5562:	e5f1      	b.n	5148 <_malloc_r+0x68>
    5564:	ea4f 129c 	mov.w	r2, ip, lsr #6
    5568:	3238      	adds	r2, #56	; 0x38
    556a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    556e:	e7aa      	b.n	54c6 <_malloc_r+0x3e6>
    5570:	45b8      	cmp	r8, r7
    5572:	f43f af11 	beq.w	5398 <_malloc_r+0x2b8>
    5576:	f8d7 8008 	ldr.w	r8, [r7, #8]
    557a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    557e:	f022 0203 	bic.w	r2, r2, #3
    5582:	4294      	cmp	r4, r2
    5584:	bf94      	ite	ls
    5586:	2300      	movls	r3, #0
    5588:	2301      	movhi	r3, #1
    558a:	1b12      	subs	r2, r2, r4
    558c:	2a0f      	cmp	r2, #15
    558e:	bfd8      	it	le
    5590:	f043 0301 	orrle.w	r3, r3, #1
    5594:	2b00      	cmp	r3, #0
    5596:	f43f af7c 	beq.w	5492 <_malloc_r+0x3b2>
    559a:	4630      	mov	r0, r6
    559c:	2500      	movs	r5, #0
    559e:	f000 f9a5 	bl	58ec <__malloc_unlock>
    55a2:	e5d1      	b.n	5148 <_malloc_r+0x68>
    55a4:	f108 0108 	add.w	r1, r8, #8
    55a8:	4630      	mov	r0, r6
    55aa:	9301      	str	r3, [sp, #4]
    55ac:	f000 fa5c 	bl	5a68 <_free_r>
    55b0:	9b01      	ldr	r3, [sp, #4]
    55b2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    55b6:	685a      	ldr	r2, [r3, #4]
    55b8:	e749      	b.n	544e <_malloc_r+0x36e>
    55ba:	f04f 0a01 	mov.w	sl, #1
    55be:	f8d7 8004 	ldr.w	r8, [r7, #4]
    55c2:	1092      	asrs	r2, r2, #2
    55c4:	4684      	mov	ip, r0
    55c6:	fa0a f202 	lsl.w	r2, sl, r2
    55ca:	ea48 0202 	orr.w	r2, r8, r2
    55ce:	607a      	str	r2, [r7, #4]
    55d0:	e78d      	b.n	54ee <_malloc_r+0x40e>
    55d2:	2a54      	cmp	r2, #84	; 0x54
    55d4:	d824      	bhi.n	5620 <_malloc_r+0x540>
    55d6:	ea4f 321c 	mov.w	r2, ip, lsr #12
    55da:	326e      	adds	r2, #110	; 0x6e
    55dc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    55e0:	e771      	b.n	54c6 <_malloc_r+0x3e6>
    55e2:	2301      	movs	r3, #1
    55e4:	46d0      	mov	r8, sl
    55e6:	f8ca 3004 	str.w	r3, [sl, #4]
    55ea:	e7c6      	b.n	557a <_malloc_r+0x49a>
    55ec:	464a      	mov	r2, r9
    55ee:	f01e 0f03 	tst.w	lr, #3
    55f2:	4613      	mov	r3, r2
    55f4:	f10e 3eff 	add.w	lr, lr, #4294967295
    55f8:	d033      	beq.n	5662 <_malloc_r+0x582>
    55fa:	f853 2908 	ldr.w	r2, [r3], #-8
    55fe:	429a      	cmp	r2, r3
    5600:	d0f5      	beq.n	55ee <_malloc_r+0x50e>
    5602:	687b      	ldr	r3, [r7, #4]
    5604:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5608:	459c      	cmp	ip, r3
    560a:	f63f ae8e 	bhi.w	532a <_malloc_r+0x24a>
    560e:	f1bc 0f00 	cmp.w	ip, #0
    5612:	f43f ae8a 	beq.w	532a <_malloc_r+0x24a>
    5616:	ea1c 0f03 	tst.w	ip, r3
    561a:	d027      	beq.n	566c <_malloc_r+0x58c>
    561c:	46d6      	mov	lr, sl
    561e:	e60e      	b.n	523e <_malloc_r+0x15e>
    5620:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    5624:	d815      	bhi.n	5652 <_malloc_r+0x572>
    5626:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    562a:	3277      	adds	r2, #119	; 0x77
    562c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5630:	e749      	b.n	54c6 <_malloc_r+0x3e6>
    5632:	0508      	lsls	r0, r1, #20
    5634:	0d00      	lsrs	r0, r0, #20
    5636:	2800      	cmp	r0, #0
    5638:	f47f aeb6 	bne.w	53a8 <_malloc_r+0x2c8>
    563c:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5640:	444b      	add	r3, r9
    5642:	f043 0301 	orr.w	r3, r3, #1
    5646:	f8c8 3004 	str.w	r3, [r8, #4]
    564a:	e700      	b.n	544e <_malloc_r+0x36e>
    564c:	2101      	movs	r1, #1
    564e:	2500      	movs	r5, #0
    5650:	e6d5      	b.n	53fe <_malloc_r+0x31e>
    5652:	f240 5054 	movw	r0, #1364	; 0x554
    5656:	4282      	cmp	r2, r0
    5658:	d90d      	bls.n	5676 <_malloc_r+0x596>
    565a:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    565e:	227e      	movs	r2, #126	; 0x7e
    5660:	e731      	b.n	54c6 <_malloc_r+0x3e6>
    5662:	687b      	ldr	r3, [r7, #4]
    5664:	ea23 030c 	bic.w	r3, r3, ip
    5668:	607b      	str	r3, [r7, #4]
    566a:	e7cb      	b.n	5604 <_malloc_r+0x524>
    566c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5670:	f10a 0a04 	add.w	sl, sl, #4
    5674:	e7cf      	b.n	5616 <_malloc_r+0x536>
    5676:	ea4f 429c 	mov.w	r2, ip, lsr #18
    567a:	327c      	adds	r2, #124	; 0x7c
    567c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5680:	e721      	b.n	54c6 <_malloc_r+0x3e6>
    5682:	bf00      	nop

00005684 <memcpy>:
    5684:	2a03      	cmp	r2, #3
    5686:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    568a:	d80b      	bhi.n	56a4 <memcpy+0x20>
    568c:	b13a      	cbz	r2, 569e <memcpy+0x1a>
    568e:	2300      	movs	r3, #0
    5690:	f811 c003 	ldrb.w	ip, [r1, r3]
    5694:	f800 c003 	strb.w	ip, [r0, r3]
    5698:	3301      	adds	r3, #1
    569a:	4293      	cmp	r3, r2
    569c:	d1f8      	bne.n	5690 <memcpy+0xc>
    569e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    56a2:	4770      	bx	lr
    56a4:	1882      	adds	r2, r0, r2
    56a6:	460c      	mov	r4, r1
    56a8:	4603      	mov	r3, r0
    56aa:	e003      	b.n	56b4 <memcpy+0x30>
    56ac:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    56b0:	f803 1c01 	strb.w	r1, [r3, #-1]
    56b4:	f003 0603 	and.w	r6, r3, #3
    56b8:	4619      	mov	r1, r3
    56ba:	46a4      	mov	ip, r4
    56bc:	3301      	adds	r3, #1
    56be:	3401      	adds	r4, #1
    56c0:	2e00      	cmp	r6, #0
    56c2:	d1f3      	bne.n	56ac <memcpy+0x28>
    56c4:	f01c 0403 	ands.w	r4, ip, #3
    56c8:	4663      	mov	r3, ip
    56ca:	bf08      	it	eq
    56cc:	ebc1 0c02 	rsbeq	ip, r1, r2
    56d0:	d068      	beq.n	57a4 <memcpy+0x120>
    56d2:	4265      	negs	r5, r4
    56d4:	f1c4 0a04 	rsb	sl, r4, #4
    56d8:	eb0c 0705 	add.w	r7, ip, r5
    56dc:	4633      	mov	r3, r6
    56de:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    56e2:	f85c 6005 	ldr.w	r6, [ip, r5]
    56e6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    56ea:	1a55      	subs	r5, r2, r1
    56ec:	e008      	b.n	5700 <memcpy+0x7c>
    56ee:	f857 4f04 	ldr.w	r4, [r7, #4]!
    56f2:	4626      	mov	r6, r4
    56f4:	fa04 f40a 	lsl.w	r4, r4, sl
    56f8:	ea49 0404 	orr.w	r4, r9, r4
    56fc:	50cc      	str	r4, [r1, r3]
    56fe:	3304      	adds	r3, #4
    5700:	185c      	adds	r4, r3, r1
    5702:	2d03      	cmp	r5, #3
    5704:	fa26 f908 	lsr.w	r9, r6, r8
    5708:	f1a5 0504 	sub.w	r5, r5, #4
    570c:	eb0c 0603 	add.w	r6, ip, r3
    5710:	dced      	bgt.n	56ee <memcpy+0x6a>
    5712:	2300      	movs	r3, #0
    5714:	e002      	b.n	571c <memcpy+0x98>
    5716:	5cf1      	ldrb	r1, [r6, r3]
    5718:	54e1      	strb	r1, [r4, r3]
    571a:	3301      	adds	r3, #1
    571c:	1919      	adds	r1, r3, r4
    571e:	4291      	cmp	r1, r2
    5720:	d3f9      	bcc.n	5716 <memcpy+0x92>
    5722:	e7bc      	b.n	569e <memcpy+0x1a>
    5724:	f853 4c40 	ldr.w	r4, [r3, #-64]
    5728:	f841 4c40 	str.w	r4, [r1, #-64]
    572c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    5730:	f841 4c3c 	str.w	r4, [r1, #-60]
    5734:	f853 4c38 	ldr.w	r4, [r3, #-56]
    5738:	f841 4c38 	str.w	r4, [r1, #-56]
    573c:	f853 4c34 	ldr.w	r4, [r3, #-52]
    5740:	f841 4c34 	str.w	r4, [r1, #-52]
    5744:	f853 4c30 	ldr.w	r4, [r3, #-48]
    5748:	f841 4c30 	str.w	r4, [r1, #-48]
    574c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    5750:	f841 4c2c 	str.w	r4, [r1, #-44]
    5754:	f853 4c28 	ldr.w	r4, [r3, #-40]
    5758:	f841 4c28 	str.w	r4, [r1, #-40]
    575c:	f853 4c24 	ldr.w	r4, [r3, #-36]
    5760:	f841 4c24 	str.w	r4, [r1, #-36]
    5764:	f853 4c20 	ldr.w	r4, [r3, #-32]
    5768:	f841 4c20 	str.w	r4, [r1, #-32]
    576c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    5770:	f841 4c1c 	str.w	r4, [r1, #-28]
    5774:	f853 4c18 	ldr.w	r4, [r3, #-24]
    5778:	f841 4c18 	str.w	r4, [r1, #-24]
    577c:	f853 4c14 	ldr.w	r4, [r3, #-20]
    5780:	f841 4c14 	str.w	r4, [r1, #-20]
    5784:	f853 4c10 	ldr.w	r4, [r3, #-16]
    5788:	f841 4c10 	str.w	r4, [r1, #-16]
    578c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    5790:	f841 4c0c 	str.w	r4, [r1, #-12]
    5794:	f853 4c08 	ldr.w	r4, [r3, #-8]
    5798:	f841 4c08 	str.w	r4, [r1, #-8]
    579c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    57a0:	f841 4c04 	str.w	r4, [r1, #-4]
    57a4:	461c      	mov	r4, r3
    57a6:	460d      	mov	r5, r1
    57a8:	3340      	adds	r3, #64	; 0x40
    57aa:	3140      	adds	r1, #64	; 0x40
    57ac:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    57b0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    57b4:	dcb6      	bgt.n	5724 <memcpy+0xa0>
    57b6:	4621      	mov	r1, r4
    57b8:	462b      	mov	r3, r5
    57ba:	1b54      	subs	r4, r2, r5
    57bc:	e00f      	b.n	57de <memcpy+0x15a>
    57be:	f851 5c10 	ldr.w	r5, [r1, #-16]
    57c2:	f843 5c10 	str.w	r5, [r3, #-16]
    57c6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    57ca:	f843 5c0c 	str.w	r5, [r3, #-12]
    57ce:	f851 5c08 	ldr.w	r5, [r1, #-8]
    57d2:	f843 5c08 	str.w	r5, [r3, #-8]
    57d6:	f851 5c04 	ldr.w	r5, [r1, #-4]
    57da:	f843 5c04 	str.w	r5, [r3, #-4]
    57de:	2c0f      	cmp	r4, #15
    57e0:	460d      	mov	r5, r1
    57e2:	469c      	mov	ip, r3
    57e4:	f101 0110 	add.w	r1, r1, #16
    57e8:	f103 0310 	add.w	r3, r3, #16
    57ec:	f1a4 0410 	sub.w	r4, r4, #16
    57f0:	dce5      	bgt.n	57be <memcpy+0x13a>
    57f2:	ebcc 0102 	rsb	r1, ip, r2
    57f6:	2300      	movs	r3, #0
    57f8:	e003      	b.n	5802 <memcpy+0x17e>
    57fa:	58ec      	ldr	r4, [r5, r3]
    57fc:	f84c 4003 	str.w	r4, [ip, r3]
    5800:	3304      	adds	r3, #4
    5802:	195e      	adds	r6, r3, r5
    5804:	2903      	cmp	r1, #3
    5806:	eb03 040c 	add.w	r4, r3, ip
    580a:	f1a1 0104 	sub.w	r1, r1, #4
    580e:	dcf4      	bgt.n	57fa <memcpy+0x176>
    5810:	e77f      	b.n	5712 <memcpy+0x8e>
    5812:	bf00      	nop

00005814 <memset>:
    5814:	2a03      	cmp	r2, #3
    5816:	b2c9      	uxtb	r1, r1
    5818:	b430      	push	{r4, r5}
    581a:	d807      	bhi.n	582c <memset+0x18>
    581c:	b122      	cbz	r2, 5828 <memset+0x14>
    581e:	2300      	movs	r3, #0
    5820:	54c1      	strb	r1, [r0, r3]
    5822:	3301      	adds	r3, #1
    5824:	4293      	cmp	r3, r2
    5826:	d1fb      	bne.n	5820 <memset+0xc>
    5828:	bc30      	pop	{r4, r5}
    582a:	4770      	bx	lr
    582c:	eb00 0c02 	add.w	ip, r0, r2
    5830:	4603      	mov	r3, r0
    5832:	e001      	b.n	5838 <memset+0x24>
    5834:	f803 1c01 	strb.w	r1, [r3, #-1]
    5838:	f003 0403 	and.w	r4, r3, #3
    583c:	461a      	mov	r2, r3
    583e:	3301      	adds	r3, #1
    5840:	2c00      	cmp	r4, #0
    5842:	d1f7      	bne.n	5834 <memset+0x20>
    5844:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    5848:	ebc2 040c 	rsb	r4, r2, ip
    584c:	fb03 f301 	mul.w	r3, r3, r1
    5850:	e01f      	b.n	5892 <memset+0x7e>
    5852:	f842 3c40 	str.w	r3, [r2, #-64]
    5856:	f842 3c3c 	str.w	r3, [r2, #-60]
    585a:	f842 3c38 	str.w	r3, [r2, #-56]
    585e:	f842 3c34 	str.w	r3, [r2, #-52]
    5862:	f842 3c30 	str.w	r3, [r2, #-48]
    5866:	f842 3c2c 	str.w	r3, [r2, #-44]
    586a:	f842 3c28 	str.w	r3, [r2, #-40]
    586e:	f842 3c24 	str.w	r3, [r2, #-36]
    5872:	f842 3c20 	str.w	r3, [r2, #-32]
    5876:	f842 3c1c 	str.w	r3, [r2, #-28]
    587a:	f842 3c18 	str.w	r3, [r2, #-24]
    587e:	f842 3c14 	str.w	r3, [r2, #-20]
    5882:	f842 3c10 	str.w	r3, [r2, #-16]
    5886:	f842 3c0c 	str.w	r3, [r2, #-12]
    588a:	f842 3c08 	str.w	r3, [r2, #-8]
    588e:	f842 3c04 	str.w	r3, [r2, #-4]
    5892:	4615      	mov	r5, r2
    5894:	3240      	adds	r2, #64	; 0x40
    5896:	2c3f      	cmp	r4, #63	; 0x3f
    5898:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    589c:	dcd9      	bgt.n	5852 <memset+0x3e>
    589e:	462a      	mov	r2, r5
    58a0:	ebc5 040c 	rsb	r4, r5, ip
    58a4:	e007      	b.n	58b6 <memset+0xa2>
    58a6:	f842 3c10 	str.w	r3, [r2, #-16]
    58aa:	f842 3c0c 	str.w	r3, [r2, #-12]
    58ae:	f842 3c08 	str.w	r3, [r2, #-8]
    58b2:	f842 3c04 	str.w	r3, [r2, #-4]
    58b6:	4615      	mov	r5, r2
    58b8:	3210      	adds	r2, #16
    58ba:	2c0f      	cmp	r4, #15
    58bc:	f1a4 0410 	sub.w	r4, r4, #16
    58c0:	dcf1      	bgt.n	58a6 <memset+0x92>
    58c2:	462a      	mov	r2, r5
    58c4:	ebc5 050c 	rsb	r5, r5, ip
    58c8:	e001      	b.n	58ce <memset+0xba>
    58ca:	f842 3c04 	str.w	r3, [r2, #-4]
    58ce:	4614      	mov	r4, r2
    58d0:	3204      	adds	r2, #4
    58d2:	2d03      	cmp	r5, #3
    58d4:	f1a5 0504 	sub.w	r5, r5, #4
    58d8:	dcf7      	bgt.n	58ca <memset+0xb6>
    58da:	e001      	b.n	58e0 <memset+0xcc>
    58dc:	f804 1b01 	strb.w	r1, [r4], #1
    58e0:	4564      	cmp	r4, ip
    58e2:	d3fb      	bcc.n	58dc <memset+0xc8>
    58e4:	e7a0      	b.n	5828 <memset+0x14>
    58e6:	bf00      	nop

000058e8 <__malloc_lock>:
    58e8:	4770      	bx	lr
    58ea:	bf00      	nop

000058ec <__malloc_unlock>:
    58ec:	4770      	bx	lr
    58ee:	bf00      	nop

000058f0 <_sbrk_r>:
    58f0:	b538      	push	{r3, r4, r5, lr}
    58f2:	f240 74c4 	movw	r4, #1988	; 0x7c4
    58f6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    58fa:	4605      	mov	r5, r0
    58fc:	4608      	mov	r0, r1
    58fe:	2300      	movs	r3, #0
    5900:	6023      	str	r3, [r4, #0]
    5902:	f7fc fdaf 	bl	2464 <_sbrk>
    5906:	f1b0 3fff 	cmp.w	r0, #4294967295
    590a:	d000      	beq.n	590e <_sbrk_r+0x1e>
    590c:	bd38      	pop	{r3, r4, r5, pc}
    590e:	6823      	ldr	r3, [r4, #0]
    5910:	2b00      	cmp	r3, #0
    5912:	d0fb      	beq.n	590c <_sbrk_r+0x1c>
    5914:	602b      	str	r3, [r5, #0]
    5916:	bd38      	pop	{r3, r4, r5, pc}

00005918 <strncmp>:
    5918:	b430      	push	{r4, r5}
    591a:	4613      	mov	r3, r2
    591c:	2a00      	cmp	r2, #0
    591e:	d043      	beq.n	59a8 <strncmp+0x90>
    5920:	ea41 0200 	orr.w	r2, r1, r0
    5924:	f012 0f03 	tst.w	r2, #3
    5928:	d125      	bne.n	5976 <strncmp+0x5e>
    592a:	2b03      	cmp	r3, #3
    592c:	4604      	mov	r4, r0
    592e:	460d      	mov	r5, r1
    5930:	d93d      	bls.n	59ae <strncmp+0x96>
    5932:	6802      	ldr	r2, [r0, #0]
    5934:	6809      	ldr	r1, [r1, #0]
    5936:	428a      	cmp	r2, r1
    5938:	d139      	bne.n	59ae <strncmp+0x96>
    593a:	3b04      	subs	r3, #4
    593c:	d034      	beq.n	59a8 <strncmp+0x90>
    593e:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    5942:	ea21 0202 	bic.w	r2, r1, r2
    5946:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    594a:	d00d      	beq.n	5968 <strncmp+0x50>
    594c:	e02c      	b.n	59a8 <strncmp+0x90>
    594e:	6822      	ldr	r2, [r4, #0]
    5950:	6829      	ldr	r1, [r5, #0]
    5952:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    5956:	428a      	cmp	r2, r1
    5958:	ea20 0002 	bic.w	r0, r0, r2
    595c:	d127      	bne.n	59ae <strncmp+0x96>
    595e:	3b04      	subs	r3, #4
    5960:	d022      	beq.n	59a8 <strncmp+0x90>
    5962:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    5966:	d11f      	bne.n	59a8 <strncmp+0x90>
    5968:	3404      	adds	r4, #4
    596a:	3504      	adds	r5, #4
    596c:	2b03      	cmp	r3, #3
    596e:	d8ee      	bhi.n	594e <strncmp+0x36>
    5970:	4620      	mov	r0, r4
    5972:	4629      	mov	r1, r5
    5974:	b1f3      	cbz	r3, 59b4 <strncmp+0x9c>
    5976:	7804      	ldrb	r4, [r0, #0]
    5978:	3b01      	subs	r3, #1
    597a:	f891 c000 	ldrb.w	ip, [r1]
    597e:	4564      	cmp	r4, ip
    5980:	d10f      	bne.n	59a2 <strncmp+0x8a>
    5982:	b18b      	cbz	r3, 59a8 <strncmp+0x90>
    5984:	b184      	cbz	r4, 59a8 <strncmp+0x90>
    5986:	3b01      	subs	r3, #1
    5988:	2200      	movs	r2, #0
    598a:	e002      	b.n	5992 <strncmp+0x7a>
    598c:	b163      	cbz	r3, 59a8 <strncmp+0x90>
    598e:	b15c      	cbz	r4, 59a8 <strncmp+0x90>
    5990:	3b01      	subs	r3, #1
    5992:	1884      	adds	r4, r0, r2
    5994:	188d      	adds	r5, r1, r2
    5996:	3201      	adds	r2, #1
    5998:	7864      	ldrb	r4, [r4, #1]
    599a:	f895 c001 	ldrb.w	ip, [r5, #1]
    599e:	4564      	cmp	r4, ip
    59a0:	d0f4      	beq.n	598c <strncmp+0x74>
    59a2:	ebcc 0004 	rsb	r0, ip, r4
    59a6:	e000      	b.n	59aa <strncmp+0x92>
    59a8:	2000      	movs	r0, #0
    59aa:	bc30      	pop	{r4, r5}
    59ac:	4770      	bx	lr
    59ae:	4620      	mov	r0, r4
    59b0:	4629      	mov	r1, r5
    59b2:	e7e0      	b.n	5976 <strncmp+0x5e>
    59b4:	7824      	ldrb	r4, [r4, #0]
    59b6:	f895 c000 	ldrb.w	ip, [r5]
    59ba:	ebcc 0004 	rsb	r0, ip, r4
    59be:	e7f4      	b.n	59aa <strncmp+0x92>

000059c0 <_malloc_trim_r>:
    59c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    59c2:	f240 1470 	movw	r4, #368	; 0x170
    59c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    59ca:	460f      	mov	r7, r1
    59cc:	4605      	mov	r5, r0
    59ce:	f7ff ff8b 	bl	58e8 <__malloc_lock>
    59d2:	68a3      	ldr	r3, [r4, #8]
    59d4:	685e      	ldr	r6, [r3, #4]
    59d6:	f026 0603 	bic.w	r6, r6, #3
    59da:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    59de:	330f      	adds	r3, #15
    59e0:	1bdf      	subs	r7, r3, r7
    59e2:	0b3f      	lsrs	r7, r7, #12
    59e4:	3f01      	subs	r7, #1
    59e6:	033f      	lsls	r7, r7, #12
    59e8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    59ec:	db07      	blt.n	59fe <_malloc_trim_r+0x3e>
    59ee:	2100      	movs	r1, #0
    59f0:	4628      	mov	r0, r5
    59f2:	f7ff ff7d 	bl	58f0 <_sbrk_r>
    59f6:	68a3      	ldr	r3, [r4, #8]
    59f8:	18f3      	adds	r3, r6, r3
    59fa:	4283      	cmp	r3, r0
    59fc:	d004      	beq.n	5a08 <_malloc_trim_r+0x48>
    59fe:	4628      	mov	r0, r5
    5a00:	f7ff ff74 	bl	58ec <__malloc_unlock>
    5a04:	2000      	movs	r0, #0
    5a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5a08:	4279      	negs	r1, r7
    5a0a:	4628      	mov	r0, r5
    5a0c:	f7ff ff70 	bl	58f0 <_sbrk_r>
    5a10:	f1b0 3fff 	cmp.w	r0, #4294967295
    5a14:	d010      	beq.n	5a38 <_malloc_trim_r+0x78>
    5a16:	68a2      	ldr	r2, [r4, #8]
    5a18:	f240 53a0 	movw	r3, #1440	; 0x5a0
    5a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a20:	1bf6      	subs	r6, r6, r7
    5a22:	f046 0601 	orr.w	r6, r6, #1
    5a26:	4628      	mov	r0, r5
    5a28:	6056      	str	r6, [r2, #4]
    5a2a:	681a      	ldr	r2, [r3, #0]
    5a2c:	1bd7      	subs	r7, r2, r7
    5a2e:	601f      	str	r7, [r3, #0]
    5a30:	f7ff ff5c 	bl	58ec <__malloc_unlock>
    5a34:	2001      	movs	r0, #1
    5a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5a38:	2100      	movs	r1, #0
    5a3a:	4628      	mov	r0, r5
    5a3c:	f7ff ff58 	bl	58f0 <_sbrk_r>
    5a40:	68a3      	ldr	r3, [r4, #8]
    5a42:	1ac2      	subs	r2, r0, r3
    5a44:	2a0f      	cmp	r2, #15
    5a46:	ddda      	ble.n	59fe <_malloc_trim_r+0x3e>
    5a48:	f240 5478 	movw	r4, #1400	; 0x578
    5a4c:	f240 51a0 	movw	r1, #1440	; 0x5a0
    5a50:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5a54:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5a58:	f042 0201 	orr.w	r2, r2, #1
    5a5c:	6824      	ldr	r4, [r4, #0]
    5a5e:	1b00      	subs	r0, r0, r4
    5a60:	6008      	str	r0, [r1, #0]
    5a62:	605a      	str	r2, [r3, #4]
    5a64:	e7cb      	b.n	59fe <_malloc_trim_r+0x3e>
    5a66:	bf00      	nop

00005a68 <_free_r>:
    5a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5a6c:	4605      	mov	r5, r0
    5a6e:	460c      	mov	r4, r1
    5a70:	2900      	cmp	r1, #0
    5a72:	f000 8088 	beq.w	5b86 <_free_r+0x11e>
    5a76:	f7ff ff37 	bl	58e8 <__malloc_lock>
    5a7a:	f1a4 0208 	sub.w	r2, r4, #8
    5a7e:	f240 1070 	movw	r0, #368	; 0x170
    5a82:	6856      	ldr	r6, [r2, #4]
    5a84:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5a88:	f026 0301 	bic.w	r3, r6, #1
    5a8c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    5a90:	18d1      	adds	r1, r2, r3
    5a92:	458c      	cmp	ip, r1
    5a94:	684f      	ldr	r7, [r1, #4]
    5a96:	f027 0703 	bic.w	r7, r7, #3
    5a9a:	f000 8095 	beq.w	5bc8 <_free_r+0x160>
    5a9e:	f016 0601 	ands.w	r6, r6, #1
    5aa2:	604f      	str	r7, [r1, #4]
    5aa4:	d05f      	beq.n	5b66 <_free_r+0xfe>
    5aa6:	2600      	movs	r6, #0
    5aa8:	19cc      	adds	r4, r1, r7
    5aaa:	6864      	ldr	r4, [r4, #4]
    5aac:	f014 0f01 	tst.w	r4, #1
    5ab0:	d106      	bne.n	5ac0 <_free_r+0x58>
    5ab2:	19db      	adds	r3, r3, r7
    5ab4:	2e00      	cmp	r6, #0
    5ab6:	d07a      	beq.n	5bae <_free_r+0x146>
    5ab8:	688c      	ldr	r4, [r1, #8]
    5aba:	68c9      	ldr	r1, [r1, #12]
    5abc:	608c      	str	r4, [r1, #8]
    5abe:	60e1      	str	r1, [r4, #12]
    5ac0:	f043 0101 	orr.w	r1, r3, #1
    5ac4:	50d3      	str	r3, [r2, r3]
    5ac6:	6051      	str	r1, [r2, #4]
    5ac8:	2e00      	cmp	r6, #0
    5aca:	d147      	bne.n	5b5c <_free_r+0xf4>
    5acc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5ad0:	d35b      	bcc.n	5b8a <_free_r+0x122>
    5ad2:	0a59      	lsrs	r1, r3, #9
    5ad4:	2904      	cmp	r1, #4
    5ad6:	bf9e      	ittt	ls
    5ad8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    5adc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    5ae0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5ae4:	d928      	bls.n	5b38 <_free_r+0xd0>
    5ae6:	2914      	cmp	r1, #20
    5ae8:	bf9c      	itt	ls
    5aea:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    5aee:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5af2:	d921      	bls.n	5b38 <_free_r+0xd0>
    5af4:	2954      	cmp	r1, #84	; 0x54
    5af6:	bf9e      	ittt	ls
    5af8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    5afc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    5b00:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5b04:	d918      	bls.n	5b38 <_free_r+0xd0>
    5b06:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    5b0a:	bf9e      	ittt	ls
    5b0c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    5b10:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    5b14:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5b18:	d90e      	bls.n	5b38 <_free_r+0xd0>
    5b1a:	f240 5c54 	movw	ip, #1364	; 0x554
    5b1e:	4561      	cmp	r1, ip
    5b20:	bf95      	itete	ls
    5b22:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    5b26:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    5b2a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    5b2e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    5b32:	bf98      	it	ls
    5b34:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5b38:	1904      	adds	r4, r0, r4
    5b3a:	68a1      	ldr	r1, [r4, #8]
    5b3c:	42a1      	cmp	r1, r4
    5b3e:	d103      	bne.n	5b48 <_free_r+0xe0>
    5b40:	e064      	b.n	5c0c <_free_r+0x1a4>
    5b42:	6889      	ldr	r1, [r1, #8]
    5b44:	428c      	cmp	r4, r1
    5b46:	d004      	beq.n	5b52 <_free_r+0xea>
    5b48:	6848      	ldr	r0, [r1, #4]
    5b4a:	f020 0003 	bic.w	r0, r0, #3
    5b4e:	4283      	cmp	r3, r0
    5b50:	d3f7      	bcc.n	5b42 <_free_r+0xda>
    5b52:	68cb      	ldr	r3, [r1, #12]
    5b54:	60d3      	str	r3, [r2, #12]
    5b56:	6091      	str	r1, [r2, #8]
    5b58:	60ca      	str	r2, [r1, #12]
    5b5a:	609a      	str	r2, [r3, #8]
    5b5c:	4628      	mov	r0, r5
    5b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5b62:	f7ff bec3 	b.w	58ec <__malloc_unlock>
    5b66:	f854 4c08 	ldr.w	r4, [r4, #-8]
    5b6a:	f100 0c08 	add.w	ip, r0, #8
    5b6e:	1b12      	subs	r2, r2, r4
    5b70:	191b      	adds	r3, r3, r4
    5b72:	6894      	ldr	r4, [r2, #8]
    5b74:	4564      	cmp	r4, ip
    5b76:	d047      	beq.n	5c08 <_free_r+0x1a0>
    5b78:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    5b7c:	f8cc 4008 	str.w	r4, [ip, #8]
    5b80:	f8c4 c00c 	str.w	ip, [r4, #12]
    5b84:	e790      	b.n	5aa8 <_free_r+0x40>
    5b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5b8a:	08db      	lsrs	r3, r3, #3
    5b8c:	f04f 0c01 	mov.w	ip, #1
    5b90:	6846      	ldr	r6, [r0, #4]
    5b92:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    5b96:	109b      	asrs	r3, r3, #2
    5b98:	fa0c f303 	lsl.w	r3, ip, r3
    5b9c:	60d1      	str	r1, [r2, #12]
    5b9e:	688c      	ldr	r4, [r1, #8]
    5ba0:	ea46 0303 	orr.w	r3, r6, r3
    5ba4:	6043      	str	r3, [r0, #4]
    5ba6:	6094      	str	r4, [r2, #8]
    5ba8:	60e2      	str	r2, [r4, #12]
    5baa:	608a      	str	r2, [r1, #8]
    5bac:	e7d6      	b.n	5b5c <_free_r+0xf4>
    5bae:	688c      	ldr	r4, [r1, #8]
    5bb0:	4f1c      	ldr	r7, [pc, #112]	; (5c24 <_free_r+0x1bc>)
    5bb2:	42bc      	cmp	r4, r7
    5bb4:	d181      	bne.n	5aba <_free_r+0x52>
    5bb6:	50d3      	str	r3, [r2, r3]
    5bb8:	f043 0301 	orr.w	r3, r3, #1
    5bbc:	60e2      	str	r2, [r4, #12]
    5bbe:	60a2      	str	r2, [r4, #8]
    5bc0:	6053      	str	r3, [r2, #4]
    5bc2:	6094      	str	r4, [r2, #8]
    5bc4:	60d4      	str	r4, [r2, #12]
    5bc6:	e7c9      	b.n	5b5c <_free_r+0xf4>
    5bc8:	18fb      	adds	r3, r7, r3
    5bca:	f016 0f01 	tst.w	r6, #1
    5bce:	d107      	bne.n	5be0 <_free_r+0x178>
    5bd0:	f854 1c08 	ldr.w	r1, [r4, #-8]
    5bd4:	1a52      	subs	r2, r2, r1
    5bd6:	185b      	adds	r3, r3, r1
    5bd8:	68d4      	ldr	r4, [r2, #12]
    5bda:	6891      	ldr	r1, [r2, #8]
    5bdc:	60a1      	str	r1, [r4, #8]
    5bde:	60cc      	str	r4, [r1, #12]
    5be0:	f240 517c 	movw	r1, #1404	; 0x57c
    5be4:	6082      	str	r2, [r0, #8]
    5be6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5bea:	f043 0001 	orr.w	r0, r3, #1
    5bee:	6050      	str	r0, [r2, #4]
    5bf0:	680a      	ldr	r2, [r1, #0]
    5bf2:	4293      	cmp	r3, r2
    5bf4:	d3b2      	bcc.n	5b5c <_free_r+0xf4>
    5bf6:	f240 539c 	movw	r3, #1436	; 0x59c
    5bfa:	4628      	mov	r0, r5
    5bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c00:	6819      	ldr	r1, [r3, #0]
    5c02:	f7ff fedd 	bl	59c0 <_malloc_trim_r>
    5c06:	e7a9      	b.n	5b5c <_free_r+0xf4>
    5c08:	2601      	movs	r6, #1
    5c0a:	e74d      	b.n	5aa8 <_free_r+0x40>
    5c0c:	2601      	movs	r6, #1
    5c0e:	6844      	ldr	r4, [r0, #4]
    5c10:	ea4f 0cac 	mov.w	ip, ip, asr #2
    5c14:	460b      	mov	r3, r1
    5c16:	fa06 fc0c 	lsl.w	ip, r6, ip
    5c1a:	ea44 040c 	orr.w	r4, r4, ip
    5c1e:	6044      	str	r4, [r0, #4]
    5c20:	e798      	b.n	5b54 <_free_r+0xec>
    5c22:	bf00      	nop
    5c24:	20000178 	.word	0x20000178
    5c28:	203a6449 	.word	0x203a6449
    5c2c:	0a0d6425 	.word	0x0a0d6425
    5c30:	00000000 	.word	0x00000000
    5c34:	6f6c6f43 	.word	0x6f6c6f43
    5c38:	65532072 	.word	0x65532072
    5c3c:	203a6e65 	.word	0x203a6e65
    5c40:	252c7525 	.word	0x252c7525
    5c44:	75252c75 	.word	0x75252c75
    5c48:	00000a0d 	.word	0x00000a0d
    5c4c:	3a646d43 	.word	0x3a646d43
    5c50:	0d752520 	.word	0x0d752520
    5c54:	0000000a 	.word	0x0000000a
    5c58:	00000046 	.word	0x00000046
    5c5c:	0000004c 	.word	0x0000004c
    5c60:	00000042 	.word	0x00000042
    5c64:	00000052 	.word	0x00000052
    5c68:	00004c42 	.word	0x00004c42
    5c6c:	00005242 	.word	0x00005242

00005c70 <C.18.4953>:
    5c70:	00005c58 00005c5c 00005c60 00005c64     X\..\\..`\..d\..
    5c80:	00005c68 00005c6c 70616548 646e6120     h\..l\..Heap and
    5c90:	61747320 63206b63 696c6c6f 6e6f6973      stack collision
    5ca0:	0000000a                                ....

00005ca4 <g_config_reg_lut>:
    5ca4:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    5cb4:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    5cc4:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    5cd4:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    5ce4:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    5cf4:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    5d04:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    5d14:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

00005d24 <g_gpio_irqn_lut>:
    5d24:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    5d34:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    5d44:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    5d54:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

00005d64 <C.18.2576>:
    5d64:	00000001 00000002 00000004 00000001     ................

00005d74 <g_ace_channel_0_name>:
    5d74:	00000046                                F...

00005d78 <g_ace_channel_1_name>:
    5d78:	0000004c                                L...

00005d7c <g_ace_channel_2_name>:
    5d7c:	00000042                                B...

00005d80 <g_ace_channel_3_name>:
    5d80:	00000052                                R...

00005d84 <g_ace_channel_4_name>:
    5d84:	00004c42                                BL..

00005d88 <g_ace_channel_5_name>:
    5d88:	00005242                                BR..

00005d8c <channel_type_lut>:
    5d8c:	01000000 01000002 00000002 00ffff00     ................
    5d9c:	01000000 01000002 00000002 00ffff00     ................
    5dac:	01000000 ffffff02 000000ff 00ffff00     ................

00005dbc <channel_quad_lut>:
    5dbc:	000000ff 01010100 ffffff01 ffffffff     ................
    5dcc:	020202ff 03030302 ffffff03 ffffffff     ................
    5ddc:	040404ff ffffff04 ffffffff ffffffff     ................
    5dec:	00000043                                C...

00005df0 <__sf_fake_stdin>:
	...

00005e10 <__sf_fake_stdout>:
	...

00005e30 <__sf_fake_stderr>:
	...

00005e50 <_init>:
    5e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e52:	bf00      	nop
    5e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5e56:	bc08      	pop	{r3}
    5e58:	469e      	mov	lr, r3
    5e5a:	4770      	bx	lr

00005e5c <_fini>:
    5e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e5e:	bf00      	nop
    5e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5e62:	bc08      	pop	{r3}
    5e64:	469e      	mov	lr, r3
    5e66:	4770      	bx	lr

00005e68 <__frame_dummy_init_array_entry>:
    5e68:	0485 0000                                   ....

00005e6c <__do_global_dtors_aux_fini_array_entry>:
    5e6c:	0471 0000                                   q...
