# Yamaha YM6xxx, F7GA, FDGA
I leave the cells without a SVG as an exercise for the reader, as the solution is trivial. 

## Inverter/Buffer Family
### INV
Inverter
<p align=center><img alt="Yamaha double row series inverter" src="./assets_yamaha_dr/YM6063_INV.svg" height="240"></p>

### INVP
Inverter with high drive power(dual p-ch transistors)
<p align=center><img alt="Yamaha double row series inverter with high drive power" src="./assets_yamaha_dr/YM6063_INVP.jpg" height="240"> <img alt="Yamaha double row series inverter with high drive power" src="./assets_yamaha_dr/YM6063_INVP.svg" height="240"></p>

### INVP2
Inverter with high drive power(quad p-ch, dual n-ch transistors)
<p align=center><img alt="Yamaha double row series inverter with high drive power" src="./assets_yamaha_dr/YM6063_INVP2.jpg" height="240"> <img alt="Yamaha double row series inverter with high drive power" src="./assets_yamaha_dr/R800_INVP2.jpg" height="240"></br>YM6063(1.5um) / R800(1.2um)</p>

### BUF
Buffer
<p align=center><img alt="Yamaha double row series buffer" src="./assets_yamaha_dr/YM6063_BUF.jpg" height="240"></p>

### BUFP
Buffer with high drive power(dual p-ch, dual n-ch transistors)
<p align=center><img alt="Yamaha double row series buffer with high drive power" src="./assets_yamaha_dr/YM6078_BUFP.jpg" height="240"></p>

### BUFP2
Buffer with high drive power(quad p-ch, dual n-ch transistors)
<p align=center><img alt="Yamaha double row series buffer with high drive power" src="./assets_yamaha_dr/YM6063_BUFP2.jpg" height="240"></p>

### BUFD1
Buffer with delay, type 1 (default gate width * 2.5)
<p align=center><img alt="Yamaha double row series buffer with delay, type 1" src="./assets_yamaha_dr/R800_BUFD1.jpg" height="240"></p>

### BUFD2
Buffer with delay, type 2 (default gate width * 3.5)
<p align=center><img alt="Yamaha double row series buffer with delay, type 2" src="./assets_yamaha_dr/R800_BUFD2.jpg" height="240"></p>

### BUFD3
Buffer with delay, type 3 (default gate width * 4.5)
<p align=center><img alt="Yamaha double row series buffer with delay, type 3" src="./assets_yamaha_dr/R800_BUFD3.jpg" height="240"> <img alt="Yamaha double row series buffer with delay, type 4" src="./assets_yamaha_dr/YM6063_BUFD3.jpg" height="240"></p>

### BUFD4
Buffer with delay, type 4
<p align=center><img alt="Yamaha double row series buffer with delay, type 5" src="./assets_yamaha_dr/YM6063_BUFD4.jpg" height="240"></p>


## Tri-state Inverter/Buffer Family
### TSB4NE
Quad tri-state buffer with negative output enable
<p align=center><img alt="Yamaha double row series quad tri-state buffer with negative output enable" src="./assets_yamaha_dr/YM6078_TSB4NE.jpg" height="240"> <img alt="Yamaha double row series quad tri-state buffer with negative output enable" src="./assets_yamaha_dr/R800_TSB4NE.svg" height="240"></br>YM6078(1.5um) / R800(1.2um)</p>

### TSB8NE
Octal tri-state buffer with negative output enable
<p align=center><img alt="Yamaha double row series octal tri-state buffer with negative output enable" src="./assets_yamaha_dr/R800_TSB8NE.jpg" height="240"></br><img alt="Yamaha double row series octal tri-state buffer with negative output enable" src="./assets_yamaha_dr/R800_TSB8NE.svg" height="240"></p>

### TSBPNE
Tri-state buffer with negative output enable and high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series tri-state buffer with negative output enable and high drive power(parallel p-ch transistors)" src="./assets_yamaha_dr/R800_TSBP.jpg" height="240"> <img alt="Yamaha double row series tri-state buffer with negative output enable and high drive power(parallel p-ch transistors)" src="./assets_yamaha_dr/R800_TSBP.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>

### TSBP4NE
Quad tri-state buffer with negative output enable and high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series quad tri-state buffer with negative output enable and high drive power" src="./assets_yamaha_dr/YM6078_TSBP4NE.jpg" height="240"></p>

### TSBP8NE
Octal tri-state buffer with negative output enable and high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series octal tri-state buffer with negative output enable and high drive power" src="./assets_yamaha_dr/R800_TSBP8NE.jpg" height="240"></p>

### TSBP28NE
Octal tri-state buffer with negative output enable and high drive power(quad p-ch, dual n-ch transistors)
<p align=center><img alt="Yamaha double row series octal tri-state buffer with negative output enable and high drive power(quad p-ch, dual n-ch transistors)" src="./assets_yamaha_dr/R800_TSBP28NE.jpg" height="240"></p>


## NAND/NOR Family
### NAND2
2-input NAND
<p align=center><img alt="Yamaha double row series 2-input NAND" src="./assets_yamaha_dr/YM6063_NAND2.jpg" height="240"> <img alt="Yamaha double row series 2-input NAND" src="./assets_yamaha_dr/R800_NAND2.jpg" height="240"></br>R800(1.2um) / YM6063(1.5um)</p>

### NAND3
3-input NAND
<p align=center><img alt="Yamaha double row series 3-input NAND" src="./assets_yamaha_dr/YM6063_NAND3.jpg" height="240"></p>

### NAND4
4-input NAND
<p align=center><img alt="Yamaha double row series 4-input NAND" src="./assets_yamaha_dr/R800_NAND4.jpg" height="240"></p>

### NAND6
6-input NAND
<p align=center><img alt="Yamaha double row series 6-input NAND" src="./assets_yamaha_dr/R800_NAND6.jpg" height="240"></p>

### NAND8
8-input NAND
<p align=center><img alt="Yamaha double row series 8-input NAND" src="./assets_yamaha_dr/R800_NAND8.jpg" height="240"></p>

### NOR2P
2-input NOR with high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series 2-input NOR with high drive power" src="./assets_yamaha_dr/YM6063_NOR2P.jpg" height="240"></p>

### NOR3P
3-input NOR with high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series 3-input NOR with high drive power" src="./assets_yamaha_dr/YM6063_NOR3P.jpg" height="240"> <img alt="Yamaha double row series 3-input OR with high drive power" src="./assets_yamaha_dr/GA20_NOR3P.jpg" height="240"></br>YM6063(1.5um) / GA20(1.5um)</p>

### NOR6
6-input NOR
<p align=center><img alt="Yamaha double row series 6-input NOR" src="./assets_yamaha_dr/YM6063_NOR6.jpg" height="240"></p>

### NOR8
8-input NOR
<p align=center><img alt="Yamaha double row series 8-input NOR" src="./assets_yamaha_dr/YM6063_NOR8.jpg" height="240"></p>


## AND/OR Family
### AND2
2-input AND
<p align=center><img alt="Yamaha double row series 2-input AND" src="./assets_yamaha_dr/YM6063_AND2.jpg" height="240"></p>

### AND3
3-input AND
<p align=center><img alt="Yamaha double row series 3-input AND" src="./assets_yamaha_dr/R800_AND3.jpg" height="240"> <img alt="Yamaha double row series 3-input AND" src="./assets_yamaha_dr/YM6063_AND3.jpg" height="240"></br>R800(1.2um) / YM6063(1.5um)</p>

### AND4
4-input AND
<p align=center><img alt="Yamaha double row series 4-input AND" src="./assets_yamaha_dr/YM6063_AND4.jpg" height="240"></p>

### AND6
6-input AND
<p align=center><img alt="Yamaha double row series 6-input AND" src="./assets_yamaha_dr/YM6063_AND6.jpg" height="240"> <img alt="Yamaha double row series 6-input AND" src="./assets_yamaha_dr/R800_AND6.jpg" height="240"></br>YM6063(1.5um) / R800(1.2um)</p>

### AND8P
8-input AND with high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series 8-input AND with high drive power" src="./assets_yamaha_dr/YM6063_AND8P.jpg" height="240"> <img alt="Yamaha double row series 8-input AND with high drive power" src="./assets_yamaha_dr/R800_AND8P.jpg" height="240"></br>YM6063(1.5um) / R800(1.2um)</p>

### OR2P
2-input OR with high drive power(parallel p-ch transistors)
<p align=center><img alt="Yamaha double row series 2-input OR with high drive power" src="./assets_yamaha_dr/YM6063_OR2P.jpg" height="240"></p>

### OR3
3-input OR
<p align=center><img alt="Yamaha double row series 3-input OR" src="./assets_yamaha_dr/YM6063_OR3.jpg" height="240"></p>

### OR4
4-input OR
<p align=center><img alt="Yamaha double row series 4-input OR" src="./assets_yamaha_dr/YM6063_OR4.jpg" height="240"></p>

### OR6
6-input OR
<p align=center><img alt="Yamaha double row series 6-input OR" src="./assets_yamaha_dr/YM6063_OR6.jpg" height="240"></p>

### OR8
8-input OR
<p align=center><img alt="Yamaha double row series 8-input OR" src="./assets_yamaha_dr/YM6063_OR8.svg" height="240"></p>

## AND-OR Family
### AOI21
AND2 and wire into NOR2
<p align=center><img alt="Yamaha double row series AND2 and wire into NOR2" src="./assets_yamaha_dr/YM6063_AOI21.jpg" height="240"></p>

### AOI22
two AND2s into NOR2
<p align=center><img alt="Yamaha double row series two AND2s into NOR2" src="./assets_yamaha_dr/R800_AOI22.jpg" height="240"></p>

### AOI221
two AND2s and one wire into NOR3
<p align=center><img alt="Yamaha double row series two AND2s and one wire into NOR3" src="./assets_yamaha_dr/R800_AOI221.jpg" height="240"></p>

### AO22
two AND2s into OR2
<p align=center><img alt="Yamaha double row series two AND2s into OR2" src="./assets_yamaha_dr/YM6063_AO22.jpg" height="240"></p>

### AO33
two AND3s into OR2
<p align=center><img alt="Yamaha double row series two AND3s into OR2" src="./assets_yamaha_dr/YM6063_AO33.jpg" height="240"></p>

### AO44
two AND4s into OR2
<p align=center><img alt="Yamaha double row series two AND4s into OR2" src="./assets_yamaha_dr/YM6063_AO44.jpg" height="240"></p>

### AO222
three AND2s into OR3
<p align=center><img alt="Yamaha double row series three AND2s into OR3" src="./assets_yamaha_dr/YM6063_AO222.jpg" height="240"></p>

### AO2222
four AND2s into OR4(= four NAND2s into NAND4)
<p align=center><img alt="Yamaha double row series four AND2s into OR4" src="./assets_yamaha_dr/R800_AO2222.jpg" height="240"></p>

### AO222222
six AND2s into OR6(= three AOI22s into NAND3)
<p align=center><img alt="Yamaha double row series six AND2s into OR6" src="./assets_yamaha_dr/YM6063_AO222222.jpg" height="240"> <img alt="Yamaha double row series six AND2s into OR6" src="./assets_yamaha_dr/R800_AO222222.jpg" height="240"></p>

### AO22222222
eight AND2s into OR8(= four AOI22s into NAND4)
<p align=center><img alt="Yamaha double row series eight AND2s into OR8" src="./assets_yamaha_dr/R800_AO22222222.jpg" height="240"></p>

### OAI21
OR2 and wire into NAND2
<p align=center><img alt="Yamaha double row series OR2 and wire into NAND2" src="./assets_yamaha_dr/R800_OAI21.jpg" height="240"></p>

### OAI31
OR3 and wire into NAND2
<p align=center><img alt="Yamaha double row series OR3 and wire into NAND2" src="./assets_yamaha_dr/R800_OAI31.jpg" height="240"></p>

### OAI22
two OR2s into NAND2
<p align=center><img alt="Yamaha double row series two OR2s into NAND2" src="./assets_yamaha_dr/R800_OAI22.jpg" height="240"></p>

## Exclusive-OR Family
### XOR2
2-input XOR
<p align=center><img alt="Yamaha double row series 2-input XOR" src="./assets_yamaha_dr/YM6063_XOR2.jpg" height="240"> <img alt="Yamaha double row series 2-input XOR" src="./assets_yamaha_dr/YM6063_XOR2.svg" height="240"></p>

### XNOR2
2-input XNOR
<p align=center><img alt="Yamaha double row series 2-input XNOR" src="./assets_yamaha_dr/YM6063_XNOR2.jpg" height="240"></p>

## Decoder Family
### DEC24
2-to-4 decoder
<p align=center><img alt="Yamaha double row series 2-to-4 decoder" src="./assets_yamaha_dr/GA20_DEC24.jpg" height="240"> <img alt="Yamaha double row series 2-to-4 decoder" src="./assets_yamaha_dr/GA20_DEC24.svg" height="240"></p>

### DEC38
3-to-8 decoder
<p align=center><img alt="Yamaha double row series 3-to-8 decoder" src="./assets_yamaha_dr/GA20_DEC38.jpg" height="240"> <img alt="Yamaha double row series 3-to-8 decoder" src="./assets_yamaha_dr/GA20_DEC38.svg" height="240"></p>

### DEC416
4-to-16 decoder
<p align=center><img alt="Yamaha double row series 4-to-16 decoder" src="./assets_yamaha_dr/R800_DEC416.jpg" height="240"></p>


## Multiplexer Family
### MUX21
2-to-1 multiplexer
```verilog
wire Y = S ? IN1 : IN0;
```
<p align=center><img alt="Yamaha double row series 2-to-1 multiplexer" src="./assets_yamaha_dr/GA20_MUX21.svg" height="240"></p>

### MUX214
Quad 2-to-1 multiplexer
<p align=center><img alt="Yamaha double row series quad 2-to-1 multiplexer" src="./assets_yamaha_dr/YM6063_MUX214.svg" height="240"></p>

### MUX41
4-to-1 multiplexer
<p align=center><img alt="Yamaha double row series 4-to-1 multiplexer" src="./assets_yamaha_dr/R800_MUX41.jpg" height="240"> <img alt="Yamaha double row series 4-to-1 multiplexer" src="./assets_yamaha_dr/R800_MUX41.svg" height="240"></p>


## Adder Family
### FA4
4-bit full adder
<p align=center><img alt="Yamaha double row series 4-bit full adder" src="./assets_yamaha_dr/YM6063_FA4.jpg" height="240"></br><img alt="Yamaha double row series 4-bit full adder" src="./assets_yamaha_dr/YM6063_FA4.svg" height="240"></p>


## Latch Family
### DLPE
D latch with positive enable
<p align=center><img alt="Yamaha double row series octal D latch with positive enable" src="./assets_yamaha_dr/YM6078_DLPE.jpg" height="240"></p>

### DL4PE
Quad D latch with positive enable
<p align=center><img alt="Yamaha double row series quad D latch with positive enable" src="./assets_yamaha_dr/R800_DL4PE.jpg" height="240"> <img alt="Yamaha double row series quad D latch with positive enable" src="./assets_yamaha_dr/R800_DL4PE.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>

### DL8PE
Octal D latch with positive enable
<p align=center><img alt="Yamaha double row series octal D latch with positive enable" src="./assets_yamaha_dr/YM6078_DL8PE.jpg" height="240"></p>
<p align=center><b>not confirmed</b></p>


## Flip-flop Family
### DFF
D flip-flop
<p align=center><img alt="Yamaha double row series D flip-flop" src="./assets_yamaha_dr/YM6063_DFF.jpg" height="240"></p>

### DFFNR
D flip-flop with negative reset
<p align=center><img alt="Yamaha double row series D flip-flop with negative reset" src="./assets_yamaha_dr/GA20_DFFNR.jpg" height="240"></p>

### DFFNS
D flip-flop with negative set
<p align=center><img alt="Yamaha double row series D flip-flop with negative set" src="./assets_yamaha_dr/R800_DFFNS.jpg" height="240"></p>

### DFFNRNS
D flip-flop with negative reset and set
<p align=center><img alt="Yamaha double row series D flip-flop with negative reset and set" src="./assets_yamaha_dr/YM6063_DFFNRNS.svg" height="240"></p>

### DFFPL
D flip-flop with positive load
<p align=center><img alt="Yamaha double row series D flip-flop with positive load" src="./assets_yamaha_dr/R800_DFFPL.jpg" height="240"> <img alt="Yamaha double row series D flip-flop with positive load" src="./assets_yamaha_dr/R800_DFFPL.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>

### DFFPLPSR
D flip-flop with positive load and positive **synchronous reset**
<p align=center><img alt="Yamaha double row series D flip-flop with positive synchronous reset and positive load" src="./assets_yamaha_dr/R800_DFFPLPSR.jpg" height="240"> <img alt="Yamaha double row series D flip-flop with positive synchronous reset and positive load" src="./assets_yamaha_dr/R800_DFFPLPSR.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>

### DFFPLNOE
D flip-flop with positive load and negative output enable
<p align=center><img alt="Yamaha double row series D flip-flop with positive load and negative output enable" src="./assets_yamaha_dr/R800_DFFPLNOE.jpg" height="240"> <img alt="Yamaha double row series D flip-flop with positive load and negative output enable" src="./assets_yamaha_dr/R800_DFFPLNOE.svg" height="240"></p>
<p align=center><i>not delayered, best guess</i></p>

### DFF4NR
Quad D flip-flop with negative reset
<p align=center><img alt="Yamaha double row series Quad D flip-flop with negative reset" src="./assets_yamaha_dr/YM6063_DFF4NR.jpg" height="240"></p>

### DFF8NR
Octal D flip-flop with negative reset
<p align=center><img alt="Yamaha double row series Octal D flip-flop with negative reset" src="./assets_yamaha_dr/YM6063_DFF8NR.jpg" height="240"></p>

### DFF8NRNOE
Octal D flip-flop with negative reset and negative output enable
<p align=center><img alt="Yamaha double row series octal D flip-flop with negative reset and negative output enable" src="./assets_yamaha_dr/R800_DFF8NRNOE.jpg" height="240"></br><img alt="Yamaha double row series octal D flip-flop with negative reset and negative output enable" src="./assets_yamaha_dr/R800_DFF8NRNOE.svg" height="240"></p>

### TFF
Toggle flip-flop
<p align=center><img alt="Yamaha double row series Toggle flip-flop" src="./assets_yamaha_dr/YM6078_TFF.jpg" height="240"></p>
<p align=center><b>not confirmed</b></p>


## Shift Register Family
### SR4NR
4-bit shift register with negative reset
<p align=center><img alt="Yamaha double row series 4-bit shift register with negative reset" src="./assets_yamaha_dr/YM6063_SR4NR.svg" height="240"></p>


## Counter Family
### CNTR1NR
Cascadable 1-bit counter with negative reset
```verilog
reg Q;
wire CO = Q & CI;
always @(posedge CLK or negedge RST_n) Q <= RST_n ? Q + CI : 'd0;
```
<p align=center><img alt="Yamaha double row series cascadable 1-bit counter with negative reset" src="./assets_yamaha_dr/YM6078_CNTR1NR.jpg" height="240"></p>

### CNTR1PSR
Cascadable 1-bit counter with positive synchronous reset
```verilog
reg Q;
wire CO = Q & CI;
always @(posedge CLK) Q <= RST ? 'd0 : Q + CI;
```
<p align=center><img alt="Yamaha double row series cascadable 1-bit counter with positive reset" src="./assets_yamaha_dr/R800_CNTR1PSR.jpg" height="240"> <img alt="Yamaha double row series cascadable 1-bit counter with positive reset" src="./assets_yamaha_dr/YM6063_CNTR1PSR.svg" height="240"></br>R800(1.2um) / YM6063(1.5um)</p>

### CNTR4NR
Cascadable 4-bit counter with negative reset
```verilog
reg [3:0] Q;
wire CO = &{Q} & CI;
always @(posedge CLK or negedge RST_n) Q <= RST_n ? Q + CI : 'd0;
```
<p align=center><img alt="Yamaha double row series cascadable 4-bit counter with negative reset" src="./assets_yamaha_dr/YM6063_CNTR4NR.jpg" height="240"></p>

### CNTR4PSR
Cascadable 4-bit counter with positive synchronous reset
```verilog
reg [3:0] Q;
wire CO = &{Q} & CI;
always @(posedge CLK) Q <= RST ? 'd0 : Q + CI;
```
<p align=center><img alt="Yamaha double row series cascadable 4-bit counter with positive synchronous reset" src="./assets_yamaha_dr/YM6063_CNTR4PSR.jpg" height="240"></p>

### CNTR4NL
Cascadable 4-bit counter with negative load
```verilog
reg [3:0] Q;
wire CO = &{Q} & CI;
always @(posedge CLK) Q <= LD_n ? Q + CI : D;
```
<p align=center><img alt="Yamaha double row series cascadable 4-bit counter with negative load" src="./assets_yamaha_dr/R800_CNTR4NL.jpg" height="240"></p>

### CNTR4NLNR
Cascadable 4-bit counter with negative load and negative reset
```verilog
reg [3:0] Q;
wire CO = &{Q} & CI;
always @(posedge CLK or negedge RST_n) Q <= RST_n ? (LD_n ? Q + CI : D) : 'd0;
```
<p align=center><img alt="Yamaha double row series cascadable 4-bit counter with negative load and negative reset" src="./assets_yamaha_dr/YM6063_CNTR4NLNR.svg" height="240"></p>

### ACC1PSR
Cascadable 1-bit accumulator with positive synchronous reset
```verilog
reg Q;
wire [1:0] adder = Q + A + CI;
wire CO = adder[1];
always @(posedge CLK) Q <= RST ? 'd0 : adder[0];
```
<p align=center><img alt="Yamaha double row series cascadable 1-bit accumulator with positive reset" src="./assets_yamaha_dr/YM6063_ACC1PSR.svg" height="240"></p>

### ACC1NL
Cascadable 1-bit accumulator with negative load; D port to preload data, A port for accumulation
```verilog
reg Q;
wire [1:0] adder = Q + A + CI;
wire CO = adder[1];
always @(posedge CLK) Q <= LD_n ? adder[0] : D;
```
<p align=center><img alt="Yamaha double row series cascadable 1-bit accumulator with negative load" src="./assets_yamaha_dr/R800_ACC1NL.jpg" height="240"> <img alt="Yamaha double row series cascadable 1-bit accumulator with negative load" src="./assets_yamaha_dr/R800_ACC1NL.svg" height="240"></p>


## Miscellaneous
### VDD
Tie node to the Vdd
<p align=center><img alt="Yamaha double row series vdd level" src="./assets_yamaha_dr/YM6063_VDD.jpg" height="240"></p>

### GND
Tie node to the GND
<p align=center><img alt="Yamaha double row series gnd level" src="./assets_yamaha_dr/YM6063_GND.jpg" height="240"></p>

### PG8PBE
8-bit odd parity generator/checker with bit enables
```verilog
wire P = ^{D[7:0] & BE[7:0]};
```
<p align=center><img alt="Yamaha double row series 8-bit odd parity generator/checker with bit enables" src="./assets_yamaha_dr/R800_PG8PBE.jpg" height="240"></p>

### PDET
Positive edge detector
```verilog
reg Z;
always @(posedge CLK) Z <= A;
wire DET = ~Z & A;
```
<p align=center><img alt="Yamaha double row series positive edge detector" src="./assets_yamaha_dr/R800_PDET.jpg" height="240"> <img alt="Yamaha double row series positive edge detector" src="./assets_yamaha_dr/R800_PDET.svg" height="240"></p>

