wb_dma_ch_pri_enc/wire_pri27_out 1.879021 0.596024 -1.008238 -0.389808 1.628268 -0.168708 -1.465058 -1.246487 2.151772 -0.228622 0.788502 2.467719 -0.814236 -2.507886 0.723246 -1.171744 -0.940868 0.457753 1.525495 -0.114738
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.673766 2.237194 0.353691 -0.788576 1.368673 1.855434 0.179551 -2.876882 0.773536 -1.099174 -1.232782 -0.578024 3.047737 -3.431549 -0.088608 1.661806 1.024559 -1.275345 2.225290 2.335176
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.440237 -0.748288 -1.140057 0.813394 1.294017 -1.166661 -0.940582 0.020107 0.915051 -0.090445 1.161013 0.837060 -0.659002 -1.715190 1.165144 -1.702932 -2.187870 0.720108 -0.192029 0.226463
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.497209 1.499441 -0.285933 -2.206161 -0.174786 -1.269359 -3.835629 0.280060 1.462252 0.050658 -0.815259 -1.639848 1.852615 -3.311882 1.987121 2.736198 -3.092015 -1.536076 2.681684 1.565801
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.885930 1.838481 -1.102002 -0.840650 2.527339 -2.623694 0.728869 0.149161 1.999751 1.568872 -2.014789 -1.455787 -0.298810 -0.037324 -1.862703 -1.246379 -2.517402 -1.133700 -2.483967 -1.203075
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.372667 -0.024879 -0.663771 0.439501 1.747054 -0.205675 -0.480335 -2.244697 3.052565 1.636840 1.594302 1.764143 -0.388897 -3.225147 0.378256 -2.070046 1.302314 0.203861 1.271388 -2.157117
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.478180 1.411292 0.227366 -1.173335 0.379169 1.199333 -0.486137 -1.346176 1.305703 -0.222004 -0.389092 1.624058 -0.190755 -0.840872 -0.495246 0.710620 1.309257 -0.269847 1.790740 -0.441171
wb_dma_ch_rf/assign_1_ch_adr0 -2.923125 0.077808 -0.056535 -4.244822 -3.193029 -1.919598 -0.094298 -0.364147 -1.214826 1.757267 -1.828682 0.762358 -2.021880 3.664178 -1.368907 -0.805405 0.208880 -0.384468 -2.039840 1.234543
wb_dma_ch_rf/reg_ch_busy -3.153517 1.592146 -0.316335 -0.476917 2.854887 -2.700299 -0.069055 0.343148 1.627095 2.743100 -3.485408 -2.884265 -0.692926 -0.459606 -1.577999 -0.813972 -4.142474 -2.905952 -3.973040 -0.641225
wb_dma_wb_slv/always_5 2.786649 0.876748 0.413833 0.312601 -0.553551 -1.873661 -1.057754 3.269042 -0.483742 -3.266544 2.787944 -1.437258 2.089558 6.366040 -1.124699 -0.973738 0.190303 -1.059531 2.965205 1.698188
wb_dma_wb_slv/always_4 -2.115017 -0.107084 1.804719 0.102382 -2.684744 -3.740268 0.243113 -2.482528 -3.440453 0.612590 -0.310622 -1.212599 2.975415 2.940990 -1.027593 -4.847742 0.933209 -4.432019 1.603014 9.270635
wb_dma_wb_slv/always_3 -2.433401 -1.087791 -2.403834 -2.184372 0.329477 -3.908710 1.911018 -3.845589 -1.549507 -1.628611 -3.074499 -1.993814 1.570510 0.071265 -0.018726 -4.361764 1.922871 -0.380242 -5.225860 1.773181
wb_dma_wb_slv/always_1 -4.131547 -0.772266 0.553890 -1.123359 -0.028769 -5.380320 0.472987 0.293448 0.387628 1.421756 -2.114105 -0.587901 1.566708 0.500441 1.733320 -5.095433 -2.331638 -1.655587 -1.349097 7.443453
wb_dma_ch_sel/always_44/case_1/cond -2.380326 2.494203 0.768611 -4.040415 -3.591810 -3.549425 1.107475 -2.745751 1.615416 0.588630 -0.340784 -0.850219 -0.811619 3.080889 -3.013793 -0.715221 2.532448 -1.363091 -0.820037 1.557510
wb_dma_rf/wire_ch0_csr -2.757091 -0.414550 -1.075402 -1.637695 0.090353 -4.133999 1.806477 2.811579 -0.537749 2.299512 -4.264454 -0.280182 1.632942 0.434824 0.159920 -0.750852 -4.473658 0.243986 -1.911446 4.104696
wb_dma_de/wire_done 2.038050 0.231122 -1.266479 0.783111 2.919669 2.043616 -1.186561 1.748054 -1.776661 0.372227 -2.657964 0.043209 0.856805 -4.094790 0.911480 -0.945887 -1.832996 -1.288674 -0.013606 0.731389
wb_dma_ch_pri_enc/wire_pri11_out 1.950500 0.656205 -0.906017 -0.395845 1.610968 -0.011666 -1.414936 -1.356221 2.191026 -0.270615 0.796182 2.458059 -0.825047 -2.473842 0.639942 -1.027288 -0.872485 0.409461 1.583907 -0.196224
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.284590 -1.186224 -0.883373 2.689756 3.478573 2.816533 0.323825 2.565425 -1.528814 2.010465 -1.433291 -1.788774 0.837246 -4.317140 0.740435 -1.319785 0.189746 -0.862997 -0.931818 -3.204773
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.968869 -0.018009 0.213656 0.763974 1.109428 1.863445 1.013750 -0.533684 1.500303 1.696542 0.608583 -0.106395 -0.104974 -1.680547 -0.628700 0.098336 3.364598 0.196372 0.639756 -4.576950
wb_dma_de/always_13/stmt_1 2.565809 1.384502 -1.165042 -4.006198 -0.162383 -0.641105 -2.026189 -0.064816 1.674006 -0.565768 -3.678312 -0.276086 0.441392 -2.280623 1.152170 2.326294 -1.442132 -0.182486 -0.495755 0.356679
wb_dma_de/always_4/if_1 2.178456 -0.110393 -1.180191 -0.413161 2.428334 0.433985 -2.825875 3.089697 -0.355495 1.059751 -2.178147 0.306993 -0.865038 -1.879104 1.112733 -1.928463 -1.916967 -1.803723 0.257153 -0.983379
wb_dma_ch_arb/input_req -1.760002 3.049410 -2.930775 1.626989 2.133162 -2.176527 3.968612 -0.319134 0.183431 0.246397 0.147944 2.006588 1.415091 -2.735560 -3.420065 -3.224897 1.780095 2.045618 -1.003616 -1.470126
wb_dma_ch_pri_enc/wire_pri20_out 1.966414 0.685066 -0.949441 -0.392522 1.539814 -0.005697 -1.374292 -1.287487 2.075040 -0.203678 0.695643 2.402975 -0.774737 -2.489690 0.647562 -1.035949 -0.810103 0.378839 1.512254 -0.133927
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.267613 0.865348 -1.425026 -2.813149 -1.444502 -0.570508 -0.629838 3.071731 -1.413772 -1.044917 -0.650379 -0.187650 0.215807 3.727113 -1.411525 -0.415781 1.270160 0.105395 1.023107 -0.963309
wb_dma_ch_rf/always_26/if_1/if_1 0.565385 1.707977 -1.264031 -0.934482 0.115587 -3.731677 -1.972618 -0.690739 1.528953 -2.237016 -2.339542 -1.297282 1.546562 -2.839335 2.401305 1.698067 -0.999624 -0.475339 -2.327144 1.219806
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.963236 0.722860 1.081457 1.611937 -1.209402 0.306560 0.217080 -2.198302 -1.245518 2.844791 -1.557628 0.914632 -1.791467 -3.715385 0.201982 0.737180 0.518751 -1.497110 -1.979646 1.042191
wb_dma_ch_sel/assign_145_req_p0/expr_1 2.865738 1.987244 0.169462 -0.605052 -0.543115 -0.971109 -2.200874 1.795951 -0.731678 -0.552919 -0.699225 -1.211165 0.666391 2.687579 -1.109641 0.450713 0.798519 -2.799897 0.825538 -0.218230
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.267034 0.595306 0.016977 0.050144 0.881940 1.886482 0.146095 0.377599 0.426861 -0.062424 -0.237053 0.369726 -0.429550 -0.846625 -0.353179 1.025091 1.232901 0.228641 0.866859 -2.436213
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.759066 1.149297 0.738633 1.151845 -0.268923 -1.410304 -1.375493 -0.353880 -0.310425 1.482851 0.682463 0.884522 -0.135117 -1.309014 0.173123 0.469001 -1.721514 -1.110797 1.674986 1.544440
wb_dma_ch_sel/wire_ch_sel -3.051922 0.057069 -1.547778 -3.680087 0.386425 -3.372913 0.963830 1.047270 2.017228 3.056731 -3.778099 -1.688220 1.018483 0.641390 -1.114868 -2.127060 -1.556950 -0.363994 -3.600111 -0.351772
wb_dma_rf/inst_u19 3.963597 1.455345 -2.348192 -3.039859 0.271614 -0.731819 -1.988542 1.743015 0.754233 -1.299511 0.197179 2.204670 -0.589980 1.146770 -0.699873 -1.587903 0.189554 0.571846 2.507802 -0.996886
wb_dma_rf/inst_u18 4.129422 1.427715 -2.342902 -3.074783 0.282295 -0.523414 -1.990815 1.848289 0.779034 -1.254085 0.161146 2.210567 -0.655475 1.149052 -0.696017 -1.478029 0.372170 0.590930 2.566525 -1.240918
wb_dma_rf/inst_u17 4.087054 1.444229 -2.285964 -3.120949 0.177877 -0.574232 -1.958837 1.866420 0.613891 -1.242479 -0.012101 2.079588 -0.521684 1.249277 -0.755548 -1.496182 0.367627 0.455973 2.497742 -1.019003
wb_dma_rf/inst_u16 4.016196 1.506043 -2.426146 -3.246106 0.072904 -0.755116 -2.003591 1.852050 0.579521 -1.153269 -0.078669 2.119915 -0.481061 1.229831 -0.763625 -1.601940 0.334502 0.419001 2.463090 -0.916364
wb_dma_rf/inst_u15 4.004798 1.480700 -2.419643 -3.072964 0.254927 -0.631443 -1.993787 1.681340 0.755807 -1.199424 0.031725 2.237757 -0.583333 0.939946 -0.643234 -1.496067 0.337954 0.552263 2.459248 -1.120232
wb_dma_rf/inst_u14 4.011658 1.542034 -2.368137 -3.158831 0.113394 -0.642143 -1.972071 1.649080 0.721550 -1.241903 0.081306 2.211255 -0.646490 1.135247 -0.714994 -1.402870 0.377452 0.557655 2.475135 -1.119309
wb_dma_rf/inst_u13 4.290584 1.518319 -2.325173 -3.257988 0.087058 -0.574856 -2.005892 1.932898 0.678656 -1.334840 0.108114 2.127660 -0.572221 1.443018 -0.807360 -1.422138 0.504697 0.512780 2.616794 -1.211467
wb_dma_rf/inst_u12 3.846593 1.422165 -2.372988 -3.046311 0.146497 -0.683177 -1.890991 1.734019 0.572421 -1.113265 -0.051663 2.082866 -0.488703 1.060932 -0.737678 -1.541148 0.429089 0.467486 2.316650 -1.044312
wb_dma_rf/inst_u11 4.155333 1.471846 -2.298742 -3.144425 0.140146 -0.596321 -1.987365 1.858078 0.663284 -1.282685 0.123458 2.163331 -0.570741 1.356421 -0.761506 -1.464388 0.350211 0.498577 2.586766 -1.068490
wb_dma_rf/inst_u10 4.023261 1.420748 -2.310175 -3.078079 0.174565 -0.579368 -1.960175 1.802546 0.759157 -1.230226 0.137876 2.148628 -0.585971 1.183332 -0.673859 -1.483751 0.358363 0.542334 2.512270 -1.162924
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.693440 -4.601150 0.023120 0.055556 1.042104 1.249214 -1.570889 5.848441 -2.960912 3.674460 -2.365057 1.601822 0.493834 1.953281 2.164891 -5.875312 1.721195 -1.202131 0.191241 -0.334992
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.683534 4.406128 -0.848241 -0.767557 -3.022826 0.011657 -0.872456 -5.897651 -1.834117 -0.120801 0.263503 3.678963 -1.763595 0.861732 -3.511078 3.016171 2.776782 -1.139137 0.598730 0.003235
wb_dma/input_wb1_ack_i -2.697969 2.499077 -3.554338 1.165557 2.457064 -3.880570 -0.886752 -0.627999 -1.431155 0.003394 -0.820150 1.467543 0.359061 -3.453179 0.920749 -2.177272 -0.946009 -0.720964 -2.772968 1.014003
wb_dma/wire_slv0_we -2.468082 -1.326127 -2.080992 -2.100021 0.376129 -3.419451 1.458534 -3.429779 -1.408839 -1.136628 -3.547911 -3.081422 1.901372 0.176692 -0.022310 -3.533308 1.013739 -1.057690 -5.726388 1.723941
wb_dma_ch_rf/reg_ch_sz_inf -1.647126 -0.542450 1.535112 1.038010 0.532435 0.269508 -1.058666 0.446386 -0.302204 1.293202 -1.233256 -1.576153 -1.285708 -0.298694 0.688127 0.921294 -2.315499 -2.032171 -1.682280 0.423866
wb_dma_ch_rf -5.368818 0.554254 -1.365075 0.359623 -1.160245 -3.971937 0.853458 -2.201455 -2.598837 2.813901 -3.372696 -1.783948 1.350786 -2.499811 -0.669486 -1.953374 -0.335973 -2.465611 -4.579794 2.870147
wb_dma_ch_sel/wire_gnt_p1_d -1.515785 -0.758684 -1.189061 0.760241 1.225976 -1.234047 -0.953578 0.087922 0.809398 -0.056898 1.114174 0.819249 -0.634735 -1.654360 1.167961 -1.769380 -2.157932 0.693626 -0.240155 0.269516
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.512061 -0.740596 -1.136214 0.826444 1.241065 -1.251898 -0.938097 0.046908 0.892052 -0.043842 1.147959 0.851794 -0.638625 -1.677922 1.169319 -1.741152 -2.181553 0.704651 -0.215311 0.269254
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.010222 0.773665 0.376833 0.042508 2.230021 1.949180 -0.201612 0.311336 -0.433899 2.014129 -2.885332 -3.133897 3.100840 -3.341915 0.032759 -0.231374 2.088474 -3.324864 0.615839 -0.641552
wb_dma_ch_sel/input_ch1_txsz -0.523789 0.376622 -0.822409 0.872480 1.151381 -0.174752 0.194096 -3.158395 0.170415 -0.876999 0.454645 1.735215 1.399871 -3.790915 0.825060 -0.898649 -2.069141 0.652923 0.378361 4.139127
wb_dma/wire_ch3_txsz 3.436184 1.381903 0.211139 -1.187016 0.339687 1.245077 -0.467877 -1.313083 1.322543 -0.190254 -0.335415 1.614234 -0.217253 -0.766665 -0.504312 0.740048 1.320139 -0.241632 1.814787 -0.483510
wb_dma_ch_sel/assign_7_pri2 2.389466 0.652713 0.012166 0.063102 0.941017 2.000386 0.121823 0.384135 0.450721 -0.095585 -0.213519 0.408366 -0.468388 -0.888189 -0.348166 1.040728 1.302968 0.214029 0.896495 -2.559067
wb_dma_ch_pri_enc/inst_u30 1.831976 0.611625 -0.886571 -0.311524 1.593686 -0.028824 -1.333218 -1.333778 2.163551 -0.199900 0.767665 2.407330 -0.854158 -2.508364 0.690624 -1.026648 -0.864751 0.446413 1.488365 -0.225792
wb_dma/assign_3_dma_nd 4.684203 0.421902 -1.887204 -1.234805 1.330745 2.230954 -0.398741 4.807796 -1.740378 -0.140899 -1.971263 -0.175102 0.789168 0.266152 -0.627985 -0.912143 2.592440 0.000941 1.518098 -3.908386
wb_dma_ch_rf/assign_6_pointer -1.369225 1.776978 1.437498 1.204486 -0.792955 0.646015 1.337922 -4.542727 0.926730 4.872799 -2.394970 3.816463 -3.122391 -4.910542 -0.960483 0.580206 3.017443 -1.079554 -2.007841 -1.117378
wb_dma_ch_rf/wire_ch_adr0_dewe 0.032602 1.017885 0.490651 -1.611228 -1.845202 -0.858386 -0.111927 -1.187395 0.798278 -1.056026 1.211884 0.358353 -1.028939 2.859490 -1.146359 1.423915 -0.153421 0.335542 0.564196 0.535224
wb_dma_ch_pri_enc/always_2/if_1/cond 1.955794 0.625493 -0.944978 -0.349737 1.644371 -0.064807 -1.455635 -1.332300 2.193140 -0.246423 0.796369 2.466409 -0.830057 -2.534774 0.700071 -1.101098 -0.905833 0.418121 1.569598 -0.158081
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.765272 1.983322 0.370058 -1.259187 0.074430 0.335578 0.504941 -2.455140 1.507838 0.810012 -1.941373 3.920739 -2.079877 -1.052901 -1.018762 0.671927 1.199531 0.396684 -0.055065 -0.226466
wb_dma_ch_sel/input_ch0_txsz 3.733613 1.442096 0.007108 -0.860425 2.165435 2.198063 -1.170067 1.511262 -1.610624 0.117133 -3.968689 -2.618871 2.892919 -2.732119 0.385522 0.732037 -0.044646 -3.246974 0.908221 1.478688
wb_dma_ch_sel/always_2 4.530608 0.435790 -1.907515 -1.190098 1.298463 2.218355 -0.363283 4.713727 -1.828073 -0.028127 -2.056133 -0.186937 0.816994 0.105088 -0.606073 -0.855571 2.672624 0.023123 1.353480 -3.932983
wb_dma_ch_sel/always_3 3.490944 0.765146 -1.236113 -0.201319 1.333220 2.833477 1.669164 0.450940 -1.350711 0.856006 -1.667483 0.067499 3.024705 -2.661210 -1.106741 -1.026254 4.523364 -0.121903 1.548302 -1.837842
wb_dma_rf/input_de_txsz_we 3.641038 -0.086471 1.726590 2.123396 2.865820 4.401190 0.112586 3.803428 -2.322485 -1.099053 -1.646212 -2.205032 1.120008 0.060386 0.098831 1.456258 -1.390384 -1.863495 1.295353 0.462601
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.544667 1.409405 0.237604 -1.210996 0.376943 1.238937 -0.479906 -1.381298 1.341452 -0.211498 -0.374537 1.639901 -0.224342 -0.817016 -0.498809 0.728385 1.323016 -0.262431 1.866119 -0.496491
wb_dma_ch_sel/assign_145_req_p0 3.031992 1.997120 0.185174 -0.679292 -0.555580 -1.062856 -2.225542 1.923914 -0.710587 -0.690302 -0.545784 -1.207535 0.672031 2.979105 -1.178577 0.367692 0.781099 -2.784180 1.014160 -0.119975
wb_dma_de/always_3/if_1/if_1/cond -0.563774 0.284071 -0.155737 2.029040 0.031381 -1.740060 -0.245362 0.136331 -0.325320 -0.792864 1.548790 -1.099933 1.921444 0.607132 -0.009910 -0.811819 0.626230 -0.764156 0.053668 0.682972
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.449446 1.451228 0.204247 -1.191593 0.329352 1.175144 -0.490627 -1.421742 1.314906 -0.174105 -0.401117 1.643365 -0.170152 -0.876513 -0.539167 0.722254 1.303035 -0.256478 1.775132 -0.361327
wb_dma_rf/always_1/case_1 -7.597363 0.489710 1.464707 -0.912011 1.133914 -7.641682 0.324024 0.369932 -1.019548 3.611419 -4.418300 -2.764937 -1.637465 -2.534404 3.049535 -3.694215 -1.510824 -4.239261 -1.879547 3.833613
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.010584 1.989894 1.238647 0.081787 0.880524 -3.936818 -1.537722 -0.593511 1.164714 -0.206321 -0.644632 -0.196770 -1.454385 -0.262242 0.430064 -0.768471 -2.062134 -2.543231 0.656279 2.090679
wb_dma_ch_sel/assign_99_valid/expr_1 -1.446978 -0.350915 -1.817429 -3.380385 -4.025218 -1.261957 -1.932272 0.150262 -3.150790 2.552706 -1.505784 -3.312272 3.207771 2.018640 -1.052272 -0.423698 3.778969 -2.623069 -0.741894 -1.024865
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.476804 0.893701 -1.354900 -2.763665 -1.350633 -0.478413 -0.645004 3.062915 -1.354881 -1.123523 -0.626209 -0.168792 0.287609 3.735863 -1.405621 -0.423325 1.200045 0.070638 1.160027 -0.855062
wb_dma_wb_slv/reg_slv_adr -3.966400 -0.839723 0.397369 -1.369313 -0.216486 -5.562538 0.435008 0.208323 0.488420 1.378216 -2.014570 -0.687627 1.953015 0.745784 1.655020 -5.341622 -2.150461 -1.627245 -1.224498 7.594434
wb_dma_ch_sel/assign_8_pri2 2.362937 0.640571 -0.003463 0.027421 0.932695 1.943840 0.145065 0.356089 0.444939 -0.082081 -0.209760 0.389439 -0.426605 -0.956511 -0.326881 1.056004 1.281462 0.209477 0.907343 -2.479799
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.858770 -0.531494 1.528162 1.070555 0.500123 0.139114 -1.004831 0.279476 -0.293320 1.304774 -1.240931 -1.589036 -1.238139 -0.364347 0.685997 0.850614 -2.386954 -2.026397 -1.779282 0.566711
wb_dma_wb_mast/wire_wb_cyc_o -1.554414 -0.763813 -1.179370 0.793591 1.254810 -1.279514 -0.964248 0.070555 0.867648 -0.068844 1.142514 0.831271 -0.620610 -1.701666 1.168642 -1.800925 -2.193015 0.681986 -0.262246 0.288615
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.105524 -0.034226 -0.463568 0.496669 -0.763973 -0.701518 0.492271 -2.014711 -1.367181 -0.260072 -0.740413 -0.856160 -0.028077 -1.083997 -0.208323 -0.369122 0.913298 -0.734510 -2.783483 0.535793
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.763889 0.638120 -0.899690 -0.296140 1.554922 -0.099503 -1.347264 -1.397327 2.091621 -0.229207 0.733991 2.390521 -0.805181 -2.517424 0.688907 -1.049492 -0.927997 0.366521 1.447820 -0.081010
wb_dma/wire_paused -1.760417 1.225556 0.715441 1.054946 -0.179957 -1.443682 -1.364434 -0.393613 -0.208584 1.552844 0.600473 0.867023 -0.160852 -1.354078 0.141236 0.485510 -1.717763 -1.151124 1.664215 1.462269
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.974641 1.632943 -0.307226 -0.513910 2.919937 -2.618418 -0.096472 0.495964 1.635628 2.767537 -3.420379 -2.805845 -0.849105 -0.316207 -1.614765 -0.771336 -4.160542 -2.921697 -3.786298 -0.764838
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.475666 -0.739662 -1.192406 0.753270 1.265318 -1.248843 -0.959738 0.060305 0.839278 -0.083511 1.132780 0.830153 -0.619969 -1.687888 1.159076 -1.775824 -2.147062 0.684744 -0.225160 0.246909
wb_dma/wire_ch1_adr1 -1.377327 -0.642125 0.214325 0.739865 0.190801 -0.093831 0.878887 -0.905796 1.032072 1.745343 0.846388 -0.552310 0.367025 -0.816346 -0.270040 -0.941585 2.075193 -0.082767 -0.229524 -2.047048
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -3.602043 0.649691 -2.092412 -0.780080 -1.568997 -0.524675 -0.550673 -0.993736 -2.440027 5.023850 -0.911904 1.352170 2.996385 -0.890195 -2.138014 -0.074576 -1.033856 -0.094465 -0.225519 0.824070
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.882251 0.690279 0.435981 -0.341802 0.581192 1.111334 0.451955 -2.184026 2.346545 1.645210 0.518181 0.956608 0.195027 -1.578038 -0.794789 -0.333227 3.470603 -0.347712 1.507826 -2.639962
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.356496 0.227352 -2.345378 -0.585177 -1.208187 -1.489727 1.305105 4.591106 -1.993286 -2.148422 0.671785 -1.266549 3.630964 3.776184 -1.727202 -2.162425 1.323276 1.298268 1.102792 0.736185
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.878605 0.924416 -1.891664 -1.055302 -0.907838 -0.674314 1.782415 2.053749 0.419787 -0.457675 1.206379 -0.195041 3.687140 2.154755 -2.464854 -2.401677 4.664443 1.025113 2.443883 -1.712701
wb_dma_ch_arb/always_2/block_1/case_1/if_4 3.563746 1.405640 0.221756 -1.256603 0.375187 1.220153 -0.501585 -1.406490 1.389053 -0.217486 -0.357783 1.732838 -0.203822 -0.863618 -0.521381 0.680499 1.315863 -0.242730 1.890859 -0.379825
wb_dma_ch_sel/always_39/case_1/stmt_4 2.328309 0.624772 -0.012234 0.036159 0.925879 1.965356 0.173686 0.365595 0.430758 -0.073940 -0.224301 0.375086 -0.449013 -0.922739 -0.351451 1.040622 1.281872 0.222111 0.844929 -2.492931
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.930085 0.651444 -0.986288 -0.367439 1.612372 -0.011271 -1.402632 -1.307500 2.126539 -0.223842 0.730783 2.412727 -0.831895 -2.553694 0.629744 -1.050403 -0.869523 0.395770 1.514106 -0.177664
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.379266 0.197981 -2.411065 -0.729854 -1.295554 -1.504672 1.247500 4.617678 -2.030233 -2.115631 0.591466 -1.241611 3.595858 3.775582 -1.693837 -2.147223 1.442841 1.327562 1.084946 0.581223
wb_dma_ch_pri_enc/wire_pri14_out 1.806290 0.657132 -0.978429 -0.340539 1.617619 -0.139424 -1.399068 -1.341820 2.147335 -0.187204 0.729386 2.425745 -0.818625 -2.547838 0.658063 -1.094812 -0.924390 0.389136 1.487839 -0.150595
wb_dma_ch_sel/always_39/case_1/stmt_1 4.631104 0.426520 -1.875583 -1.191377 1.313601 2.231725 -0.398823 4.755548 -1.737267 -0.124378 -2.001374 -0.212220 0.794594 0.182656 -0.588365 -0.863866 2.612780 -0.010674 1.474262 -3.912105
wb_dma_rf/wire_ch6_csr -2.951042 0.132034 -1.729503 0.102912 -3.062656 -1.524578 -0.108244 -1.303151 -3.257292 1.869370 -2.552395 -0.323710 1.484370 -1.797480 -0.278275 -0.056457 0.904156 -0.925770 -4.035045 2.343071
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.604870 -0.485938 0.178871 -0.267983 1.122922 0.785637 -0.729968 4.681030 -0.968475 -1.660576 0.282793 -0.707048 1.115361 3.550211 -0.080860 -1.575780 -0.264892 -0.565967 2.609537 0.444224
wb_dma_wb_if/input_wb_we_i 3.082131 -2.463734 -0.177421 1.836049 1.069770 0.658456 -1.371986 3.633639 -2.374673 -3.349190 3.737365 3.946531 1.434091 6.549356 0.045859 -4.237637 -3.201040 1.771111 3.055982 4.902471
wb_dma_ch_sel/assign_141_req_p0 2.694122 2.031399 0.086214 -0.742388 -0.675447 -1.180006 -2.121798 1.556508 -0.757688 -0.467893 -0.847877 -1.170930 0.660152 2.625384 -1.209109 0.374117 0.771467 -2.848083 0.708963 0.037902
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.195308 -0.260213 -2.292235 -2.632486 -1.286618 0.341994 1.496397 4.990752 -1.709881 -1.574075 -0.640989 -0.350055 1.876126 3.513088 -1.738459 -1.430862 0.928569 2.178051 1.290676 -0.268548
wb_dma_ch_sel_checker 1.249599 0.803877 0.230396 -1.204138 -0.476941 -0.618043 -0.641854 -1.769306 0.945392 -0.162980 -0.145047 1.299857 0.188194 -0.023560 -0.130661 -0.232372 0.047892 -0.474884 0.983537 1.967719
wb_dma_ch_rf/reg_ch_dis 1.942303 1.532846 -1.282746 -1.968831 -0.062926 -2.273619 -2.202077 -0.126104 1.361305 -1.002606 -2.315928 -0.974133 2.071615 -1.870738 1.202005 1.389861 -0.798540 -0.859343 -0.623921 0.917135
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.360696 1.358807 0.550255 -0.417421 0.307146 0.236978 1.348747 -3.311725 2.539973 2.577954 -1.070572 3.249997 -1.653896 -1.835192 -1.304789 -0.292681 3.346996 0.255536 -0.258663 -2.358668
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.513701 0.304777 -2.467180 -0.772207 -1.285481 -1.527005 1.125644 4.631064 -2.050206 -2.112944 0.547078 -1.242784 3.580305 3.776249 -1.690606 -2.178677 1.469303 1.235031 1.122793 0.533191
wb_dma_ch_rf/wire_pointer_we -2.357986 -0.002637 -0.443587 0.706913 -0.699905 -0.735788 0.508958 -1.947643 -1.590287 -0.028540 -0.868804 -0.797626 -0.152043 -1.215703 -0.224805 -0.441631 0.708353 -0.884484 -2.926237 0.687649
wb_dma_ch_sel/always_46/case_1/stmt_1 0.093902 -1.909021 -0.168682 0.281545 -0.295755 2.218154 -0.451277 0.806927 -2.395350 0.742253 0.050334 2.432871 -0.579639 2.030484 -0.389963 -0.605177 -1.499402 1.070051 -0.432374 0.634573
wb_dma_wb_slv/always_3/stmt_1 -2.444267 -1.205821 -2.622093 -2.051914 0.209508 -3.777592 1.913388 -3.685225 -1.690211 -1.593405 -2.990741 -2.227976 1.919851 -0.126708 0.119406 -4.117524 1.970752 -0.242544 -5.254206 1.691805
wb_dma_ch_rf/always_2/if_1/if_1 1.297268 1.370230 0.555168 -0.393683 0.333637 0.114583 1.329320 -3.276895 2.508577 2.604047 -1.104894 3.245622 -1.662747 -1.890294 -1.246836 -0.365119 3.201776 0.188250 -0.352092 -2.226555
wb_dma_pri_enc_sub/assign_1_pri_out 1.755162 0.560285 -0.988651 -0.310460 1.672929 -0.104035 -1.388386 -1.243055 2.182466 -0.206860 0.802785 2.423422 -0.854254 -2.514658 0.736190 -1.129132 -1.006168 0.469011 1.467542 -0.178499
wb_dma_ch_sel/input_ch0_adr0 0.767464 0.521990 1.259318 -4.824462 -5.108285 -2.116502 0.042979 -2.125782 1.389885 -0.387484 0.171018 -0.551856 0.132758 5.135497 -1.575198 -0.154122 3.078716 -0.956460 0.776186 3.055589
wb_dma_ch_sel/input_ch0_adr1 -0.647259 0.364480 -0.239434 2.084175 0.013766 -1.905340 -0.213213 0.024250 -0.389675 -0.759357 1.517967 -1.131866 2.065642 0.479712 -0.018347 -0.888406 0.674792 -0.795935 -0.027582 0.738858
wb_dma_wb_slv/assign_4 -6.373243 1.351444 -2.464020 1.988408 3.184766 -3.390746 3.429591 1.218318 -3.316442 2.260931 -0.639711 -1.024859 1.931887 -0.686570 -1.010027 -1.377427 -2.012217 -0.264947 -1.878272 0.740142
wb_dma_wb_mast/input_wb_data_i -3.176699 2.574636 -0.037265 1.275005 -0.722409 -2.611953 0.926877 -1.474969 -2.481845 0.501785 -3.285235 1.301011 -0.107864 -1.772803 -0.326744 -0.355541 0.616769 -0.899451 -4.418169 3.611523
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.004449 0.682514 0.457874 -0.351534 0.542208 1.179934 0.453494 -2.289495 2.428169 1.611322 0.580460 1.080066 0.156331 -1.633146 -0.760298 -0.295060 3.456858 -0.292753 1.584635 -2.645145
wb_dma_de/wire_adr1_cnt_next1 -0.769163 -2.302794 -1.470253 -1.807877 -1.142077 0.280252 1.844316 1.250179 2.292745 0.801523 0.078182 -1.598326 2.854168 -1.691590 0.741469 -0.241296 2.399384 3.030852 -0.047011 -2.978814
wb_dma_ch_sel/inst_u2 -1.550257 -0.793971 -1.216590 0.807833 1.288605 -1.287573 -0.975603 0.073140 0.909854 -0.076190 1.212715 0.858665 -0.677776 -1.736171 1.212582 -1.881246 -2.279323 0.764021 -0.202605 0.257636
wb_dma_ch_sel/inst_u1 1.440896 2.219742 -2.516349 -2.358472 -2.216202 -1.413656 4.339237 -0.146511 1.343334 0.238118 -1.446448 0.649874 4.826327 -0.602025 -3.573599 -0.920613 5.985437 2.847390 -0.307406 -1.546588
wb_dma_ch_sel/inst_u0 1.874330 0.699465 -0.917018 -0.407573 1.537836 -0.071153 -1.389780 -1.368453 2.094742 -0.219954 0.721664 2.393822 -0.794352 -2.490896 0.639048 -1.022813 -0.828528 0.347952 1.529160 -0.079059
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.843237 0.645202 -0.955908 -0.370936 1.537803 -0.076267 -1.397822 -1.301215 2.076581 -0.225690 0.690282 2.388376 -0.757696 -2.487107 0.626242 -1.072020 -0.847454 0.376880 1.481047 -0.114684
wb_dma/wire_adr0 -2.434451 2.659264 0.766295 -4.110421 -3.483497 -3.559952 1.055135 -2.791990 1.560290 0.602667 -0.452940 -0.787150 -0.904948 3.021552 -3.060755 -0.693888 2.408674 -1.432388 -0.869490 1.541956
wb_dma/wire_adr1 -1.914560 -0.306328 0.032458 2.753504 0.244748 -1.815111 0.605063 -0.804486 0.751300 1.113858 2.322172 -1.599001 2.290226 -0.239515 -0.272001 -1.806552 2.818530 -0.870623 -0.151456 -1.471996
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.150186 0.430578 -0.376938 0.145672 -0.396905 -0.429925 0.765607 2.371357 -0.003793 0.792879 0.030339 -1.691060 2.445138 1.847155 -1.779224 -1.516948 2.341899 -0.975097 0.687465 -1.153966
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.471633 1.436716 0.202086 -1.185080 0.385026 1.213446 -0.472877 -1.373150 1.314973 -0.179131 -0.381900 1.652320 -0.198288 -0.846805 -0.523884 0.715392 1.321079 -0.253541 1.814959 -0.481293
wb_dma_ch_rf/assign_18_pointer_we -1.863654 0.022728 -0.487602 0.398947 -0.603810 -0.650027 0.387179 -1.745751 -1.325923 -0.192895 -0.816480 -0.720332 -0.082778 -1.015973 -0.211303 -0.445299 0.794374 -0.749356 -2.604670 0.507339
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.121389 -1.766535 -0.215057 0.258150 -0.255673 2.083550 -0.414604 0.812935 -2.338615 0.714139 -0.007018 2.335811 -0.482487 1.965385 -0.459144 -0.619259 -1.399132 0.990651 -0.407931 0.603263
wb_dma_ch_sel/wire_req_p0 -0.334840 3.561860 -1.861240 0.887669 1.016530 -0.930442 5.014329 -0.190896 -0.498197 0.154727 -0.757854 1.337216 2.175799 -1.110879 -4.417630 -1.686057 3.712325 1.696835 -0.634519 -1.604370
wb_dma_ch_sel/wire_req_p1 -1.481600 -0.735891 -1.149812 0.795294 1.247466 -1.240271 -0.945989 0.071563 0.801801 -0.054208 1.099868 0.816419 -0.644097 -1.638716 1.152905 -1.734473 -2.155343 0.674006 -0.231818 0.287260
wb_dma/wire_ndnr 3.542961 0.709982 -1.141717 -0.178668 1.388865 2.777637 1.602285 0.514619 -1.184617 0.915504 -1.544789 0.113990 2.903980 -2.463847 -1.101723 -1.145112 4.518264 -0.127841 1.652996 -1.950893
wb_dma_de/reg_mast0_drdy_r 3.373075 2.655837 0.738620 -1.319102 -0.806525 2.126214 1.078083 -3.690937 0.524662 -1.976578 0.310777 1.573006 0.648072 -0.323312 -1.709768 3.203278 1.132715 0.547987 2.062279 1.772748
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.841029 0.699468 -0.908605 -0.377757 1.529624 -0.064163 -1.322592 -1.417512 2.083492 -0.194122 0.693932 2.394755 -0.787819 -2.470443 0.638689 -0.976055 -0.841894 0.388074 1.470689 -0.081700
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.197455 0.113496 -0.236625 -4.181534 -3.100066 -2.097934 -0.116592 -0.239487 -1.448863 1.839515 -2.070721 0.631409 -1.878158 3.470865 -1.305655 -0.895182 0.089233 -0.426473 -2.318051 1.276592
wb_dma_ch_sel/assign_137_req_p0 3.081007 1.942905 0.225834 -0.664708 -0.524279 -0.910699 -2.221081 1.937569 -0.679377 -0.603118 -0.569540 -1.238278 0.657525 2.903595 -1.137594 0.372202 0.827787 -2.809822 1.017023 -0.230820
wb_dma_rf/wire_pointer2 1.171580 0.799127 0.274273 -1.229245 -0.571816 -0.713529 -0.611060 -1.782164 0.907502 -0.144840 -0.127555 1.300409 0.220060 0.096756 -0.159724 -0.294176 0.054556 -0.465076 0.969394 2.026520
wb_dma_rf/wire_pointer3 2.695002 1.958346 0.354059 -1.267905 0.025506 0.296670 0.556249 -2.555833 1.499670 0.882822 -2.083820 4.081235 -2.185169 -1.095104 -1.045105 0.698164 1.211179 0.433971 -0.192702 -0.193373
wb_dma_rf/wire_pointer0 -0.880461 1.273652 1.482696 1.327106 -0.676632 1.627902 0.554187 -3.767116 0.771300 4.100449 -0.794394 1.786629 -1.564923 -4.722488 -0.604455 0.712103 3.426009 -1.679245 -0.260916 -1.458797
wb_dma_rf/wire_pointer1 3.444141 1.391378 0.222047 -1.184726 0.320078 1.169863 -0.489681 -1.415670 1.341100 -0.197373 -0.370096 1.654082 -0.174103 -0.789532 -0.505983 0.729021 1.291536 -0.285316 1.782999 -0.357271
wb_dma_rf/wire_sw_pointer0 -1.296360 0.625291 -0.504074 0.362247 0.162673 -2.078146 0.025781 -0.473641 0.157646 -1.027930 -1.077036 -0.370397 -0.354690 -1.594141 1.183058 0.171830 -0.114582 0.207819 -2.256135 0.271030
wb_dma_de/always_21/stmt_1 3.237630 2.660396 0.771792 -1.357474 -0.895116 2.096318 1.137895 -3.770200 0.492868 -1.969815 0.265749 1.562937 0.614597 -0.270808 -1.746663 3.206890 1.196129 0.508096 1.976254 1.867401
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.834353 1.323599 -1.008793 -1.058782 1.851035 1.862435 0.709925 -0.051521 -0.120946 0.697515 -1.848186 -1.640968 4.363313 -3.169289 -0.527686 -0.994239 4.232460 -1.474875 2.299407 -0.973667
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.431283 -0.170455 1.870752 -0.325936 0.981188 0.092201 -2.264489 2.846191 -0.402245 -0.292129 -1.164049 -1.010131 0.033614 2.893918 0.502025 -0.916582 -2.609652 -3.029853 1.452943 3.096819
wb_dma_ch_arb/input_advance 4.674694 0.440195 -1.953417 -1.255808 1.303905 2.268746 -0.418975 4.673604 -1.730212 -0.108876 -2.045040 -0.132155 0.829462 0.108051 -0.603614 -0.852884 2.665915 0.003198 1.483356 -3.905546
wb_dma_de/always_7/stmt_1 2.384939 0.242677 -0.349052 1.088126 2.161452 3.894961 0.334816 3.452670 -3.573242 0.577266 -3.744382 -2.015998 1.271000 -2.458932 -0.114441 1.051270 0.322402 -1.531497 -0.759913 -1.475348
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 4.037722 1.489659 -2.326822 -3.087183 0.171202 -0.629328 -1.981996 1.744624 0.700970 -1.247896 0.085129 2.105564 -0.591007 1.163067 -0.700855 -1.413662 0.343092 0.486116 2.517310 -1.144569
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 3.473041 1.420450 0.219781 -1.243653 0.306448 1.184597 -0.490137 -1.422438 1.278232 -0.175461 -0.395267 1.658884 -0.141473 -0.808670 -0.546456 0.675409 1.342811 -0.291267 1.792489 -0.363390
wb_dma_de/always_3/if_1/cond -0.639747 0.321325 -0.172877 2.091616 0.024397 -1.834944 -0.285688 0.033609 -0.355518 -0.737537 1.512359 -1.119799 1.917265 0.597812 0.012712 -0.818767 0.604125 -0.794323 -0.011031 0.748919
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.149533 -0.170579 -2.273036 -2.738201 -1.360210 0.231324 1.499249 4.875731 -1.720640 -1.501858 -0.716429 -0.295326 1.838739 3.593866 -1.790109 -1.439582 0.887942 2.149892 1.259920 -0.117826
wb_dma_ch_sel/assign_101_valid -1.566915 -0.148167 -1.915748 -3.381196 -4.188404 -1.535916 -1.846082 0.109231 -3.212012 2.474202 -1.343791 -3.661582 3.397842 2.147693 -1.261176 -0.425677 4.046084 -2.675368 -0.710110 -1.167812
wb_dma_ch_sel/assign_98_valid -1.305210 -0.209139 -1.814766 -3.380099 -4.033871 -1.388296 -1.844912 0.094873 -3.064146 2.470132 -1.410843 -3.454759 3.464941 1.947841 -1.135834 -0.545104 3.949132 -2.713773 -0.496828 -0.916977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.445140 0.878708 -1.361907 -2.781279 -1.385315 -0.514516 -0.677800 3.148024 -1.356329 -1.094911 -0.600580 -0.223132 0.256860 3.793394 -1.386022 -0.402364 1.212240 0.040468 1.141226 -0.885582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.345163 0.141374 -2.412268 -0.691718 -1.362234 -1.512728 1.282096 4.693494 -2.066321 -2.166581 0.721772 -1.322847 3.667815 3.884763 -1.734011 -2.160212 1.464813 1.374520 1.138960 0.630296
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.948623 0.701127 -0.937224 -0.423153 1.533908 0.013158 -1.328953 -1.307477 2.012103 -0.173761 0.606358 2.356995 -0.737036 -2.456652 0.595588 -1.011424 -0.714623 0.386708 1.458792 -0.184163
wb_dma_rf/wire_ch7_csr -2.740078 0.087577 -1.647323 0.231579 -3.037296 -1.320509 -0.265771 -1.308182 -3.340893 1.856809 -2.427949 -0.358712 1.615662 -1.660488 -0.329987 -0.059171 0.962790 -1.061411 -3.884969 2.305556
wb_dma_ch_sel/reg_csr -0.933363 -0.693838 0.028308 -0.232936 -1.673202 -0.204699 1.313504 1.962390 -2.566831 1.342378 -4.571455 2.931227 -2.186717 -0.113314 0.237622 -0.641053 -2.773477 0.643343 -3.915149 4.873564
wb_dma_de/reg_next_state -2.309780 1.154361 -1.117531 -1.013434 0.526188 -2.186710 -0.253643 0.026514 -1.464573 4.000383 -2.333664 1.257720 1.333312 -0.154616 -1.802435 -1.602042 -1.355640 -1.213662 -0.173587 0.576269
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 5.071620 -2.649869 0.534420 -4.201335 -0.973136 2.136872 0.659854 3.081414 -2.145081 4.104722 -5.287268 6.185314 -1.273627 2.945461 0.323788 -4.634720 4.552616 0.573684 1.017312 0.735389
wb_dma_de/always_11/stmt_1/expr_1 -0.599505 0.320956 -0.179884 2.040298 -0.004019 -1.766989 -0.226907 0.120859 -0.360404 -0.772806 1.504557 -1.121020 1.976283 0.580866 -0.002777 -0.805334 0.642893 -0.725376 0.025284 0.683171
wb_dma_ch_rf/input_ptr_set 3.550076 1.426942 0.213300 -1.186477 0.375828 1.240025 -0.504999 -1.351588 1.348034 -0.182894 -0.414948 1.646172 -0.194814 -0.841406 -0.540291 0.729499 1.314555 -0.258694 1.830930 -0.470823
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.937047 -0.349284 0.062067 2.782666 0.238936 -1.777184 0.667539 -0.812667 0.739009 1.047941 2.433404 -1.665281 2.325082 -0.223412 -0.274429 -1.808979 2.899898 -0.840660 -0.130925 -1.551939
wb_dma_ch_sel/assign_12_pri3 3.531874 1.431724 0.248366 -1.214176 0.373367 1.217921 -0.479136 -1.455104 1.370165 -0.175237 -0.366833 1.709584 -0.211197 -0.894438 -0.524061 0.766541 1.297024 -0.238312 1.807863 -0.435693
wb_dma_de/assign_65_done/expr_1/expr_1 2.048376 -0.149094 -1.195717 -0.412345 2.388593 0.374254 -2.783626 3.144702 -0.435395 1.117692 -2.301701 0.200311 -0.850057 -1.897624 1.124183 -1.968340 -1.947613 -1.861635 0.098993 -0.878162
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.612509 1.455331 0.243620 -1.193044 0.399488 1.300676 -0.481469 -1.376215 1.378181 -0.206867 -0.371167 1.691956 -0.186630 -0.841824 -0.506342 0.745711 1.338266 -0.241657 1.917851 -0.482422
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.478308 -0.695337 -1.104195 0.777701 1.216460 -1.210134 -0.904386 0.071775 0.850145 -0.037693 1.118766 0.764420 -0.593442 -1.619095 1.116062 -1.693080 -2.129921 0.681236 -0.241430 0.259893
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.154411 -0.122552 -2.193086 -2.886232 -1.516111 0.251740 1.426740 4.762423 -1.675843 -1.580971 -0.658745 -0.232666 1.740584 3.710339 -1.815101 -1.280650 0.938050 2.156933 1.334738 -0.111503
assert_wb_dma_ch_sel/input_valid 2.497904 0.660462 -0.013977 0.005783 0.940138 2.017919 0.115318 0.394751 0.506351 -0.107769 -0.210833 0.438466 -0.479007 -0.896184 -0.334820 1.059363 1.291095 0.226439 0.980226 -2.537827
wb_dma/input_wb0_stb_i 2.856615 1.009351 0.422576 0.247372 -0.620691 -1.904824 -1.050183 3.195083 -0.458041 -3.301837 2.799620 -1.365342 2.079246 6.345927 -1.163761 -0.878521 0.229845 -1.055826 2.969052 1.702381
wb_dma/wire_ch1_csr -1.090907 -0.727367 -1.805143 -0.110790 -4.120883 -1.007881 -1.191847 -1.018331 -3.925829 0.085477 -2.726782 -0.485223 2.179607 -1.223913 1.298547 1.393014 -0.245130 -0.573501 -3.730069 4.549769
wb_dma_rf/assign_5_pause_req -1.698387 3.586384 -1.282040 -1.094175 2.160251 -4.140874 -1.390487 0.117732 1.720830 3.067129 -2.835054 2.104989 -2.825901 -0.753908 -2.197902 -1.392719 -4.665962 -1.816420 -1.534264 0.008106
wb_dma_de/always_12/stmt_1 2.099836 -0.068550 -1.234808 -0.451682 2.429431 0.315879 -2.832080 3.065594 -0.304511 1.060749 -2.172741 0.379434 -0.881404 -1.929303 1.117906 -2.054867 -1.914398 -1.751268 0.196711 -0.866940
wb_dma_wb_if/wire_wb_ack_o -2.205300 2.642639 -1.297822 1.669589 1.891651 -2.209297 0.348446 -1.037731 -1.406703 -0.235344 -0.777511 0.048222 0.540120 -1.635065 0.019710 0.220755 -0.385048 -1.228716 -2.457713 0.993822
wb_dma_ch_rf/always_5/if_1/block_1 -1.894683 -0.039172 -0.526259 0.384238 -0.701491 -0.735381 0.464143 -1.848914 -1.285624 -0.309804 -0.723186 -0.835863 -0.055413 -0.990653 -0.208193 -0.429701 0.964374 -0.683969 -2.680515 0.427543
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 4.118322 1.404045 -2.234928 -3.016254 0.222485 -0.586650 -1.959094 1.910272 0.647525 -1.236452 0.075072 2.079955 -0.468759 1.335532 -0.700667 -1.535501 0.340714 0.431317 2.543785 -0.992379
wb_dma_ch_arb/assign_1_gnt 0.261772 1.530487 -3.646596 -1.984116 -1.425436 -2.406509 3.440344 -0.026787 2.096881 0.174539 -0.393347 1.354803 4.224633 -1.816736 -2.690585 -2.358730 4.221496 3.515551 -0.401256 -1.515111
wb_dma_rf/input_dma_err 3.810225 1.381989 -2.369845 -2.990269 0.205059 -0.635783 -1.913359 1.695119 0.699206 -1.154579 0.130945 2.144277 -0.661656 1.011099 -0.657821 -1.512102 0.279232 0.556399 2.348003 -1.186314
wb_dma/wire_wb0_addr_o -0.618266 0.394167 -0.180815 1.995817 0.043725 -1.782092 -0.256344 -0.017731 -0.291795 -0.715910 1.411086 -1.058574 1.934770 0.420875 0.022861 -0.785692 0.601462 -0.794827 -0.019223 0.679967
wb_dma_de/assign_73_dma_busy/expr_1 -1.091505 1.910483 -0.043282 -0.246539 3.581254 -0.728509 0.246758 0.715391 2.050510 2.580882 -3.308040 -2.674117 -1.144814 -0.831492 -1.916608 0.227928 -3.021599 -2.545809 -2.986307 -2.902536
wb_dma/input_dma_nd_i 4.731410 0.444631 -1.919834 -1.249545 1.345770 2.219778 -0.410079 4.840571 -1.765169 -0.119940 -2.037526 -0.163149 0.883498 0.207290 -0.627300 -0.894370 2.600664 -0.048157 1.517748 -3.871248
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.745757 0.449357 2.030739 -0.462133 -1.258147 -0.647748 -1.133968 -0.714458 0.440606 0.275055 -0.107334 -1.274099 -2.295949 2.391407 -0.416963 2.310249 -2.557215 -1.689755 -1.210387 0.985523
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.661183 0.524270 1.997955 -0.510736 -1.335946 -0.631731 -1.121843 -0.750051 0.505289 0.194804 -0.001274 -1.228470 -2.237769 2.503506 -0.480166 2.289729 -2.451137 -1.651920 -1.082924 0.963192
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.589165 -0.750696 -1.158305 0.823278 1.207311 -1.310502 -0.879897 0.053780 0.802373 -0.003964 1.125428 0.817900 -0.638453 -1.683255 1.183013 -1.794895 -2.207349 0.671127 -0.289066 0.304693
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.969953 1.423938 -2.223986 -3.053899 0.144041 -0.681271 -1.979476 1.629182 0.777100 -1.268085 0.240837 2.216015 -0.663830 1.297889 -0.689423 -1.483601 0.284347 0.538886 2.525541 -0.976675
wb_dma_ch_sel/assign_3_pri0 4.511196 0.408234 -1.885450 -1.187542 1.284968 2.164220 -0.367890 4.623063 -1.774027 -0.080376 -2.018702 -0.151315 0.783041 0.161432 -0.621794 -0.850335 2.621408 0.005906 1.363353 -3.882559
wb_dma_de/always_23/block_1/stmt_8 -0.556070 0.326490 -0.189530 1.976357 0.034267 -1.752667 -0.275393 0.085744 -0.339653 -0.745778 1.415406 -1.059719 1.910762 0.500315 -0.001948 -0.816085 0.627881 -0.775291 0.035496 0.671232
wb_dma_ch_arb/always_2/block_1/stmt_1 0.234793 1.615451 -3.532998 -1.905358 -1.256081 -2.509940 3.271296 0.173131 2.071933 0.111484 -0.326848 1.175450 4.111060 -1.667155 -2.672885 -2.373449 4.067564 3.350132 -0.341650 -1.645476
wb_dma_de/always_23/block_1/stmt_1 -2.086064 1.247352 -1.327791 -1.083939 0.463152 -2.155244 -0.366079 -0.097912 -1.468945 3.988397 -2.298556 1.318456 1.575668 -0.235088 -1.867889 -1.632652 -1.301033 -1.249007 0.045477 0.681215
wb_dma_de/always_23/block_1/stmt_2 3.270880 0.901265 -0.028766 0.058974 1.638862 3.204655 -0.240090 1.706002 -2.710889 0.500547 -3.820139 -0.869587 1.420726 -2.406366 -0.193289 0.846058 0.190169 -2.020470 0.035198 0.542220
wb_dma_de/always_23/block_1/stmt_4 3.048280 2.877746 0.662631 -2.219157 0.182149 0.679812 -0.237418 -0.776315 -0.637379 0.116204 -4.183387 -0.049661 0.086467 -0.427773 -1.179397 2.137772 -0.101757 -2.162126 -0.387531 1.943249
wb_dma_de/always_23/block_1/stmt_5 7.227773 0.012486 -0.770779 -1.540370 1.508519 3.257867 0.025403 2.678725 -1.491629 -1.022416 -2.158983 3.323686 1.532618 0.224469 -0.159233 -2.231035 2.561983 0.715328 3.031470 0.717731
wb_dma_de/always_23/block_1/stmt_6 3.463208 -0.465152 0.165245 -0.271698 1.053014 0.727172 -0.706193 4.558423 -0.933815 -1.620120 0.269970 -0.676936 1.133583 3.463373 -0.080725 -1.551518 -0.288821 -0.572474 2.543147 0.481526
wb_dma_rf/inst_u25 4.175234 1.583600 -2.219524 -3.188773 0.084700 -0.605468 -1.957848 1.576856 0.809571 -1.341372 0.174454 2.228018 -0.605601 1.266418 -0.817082 -1.263908 0.398718 0.537562 2.604000 -1.015505
wb_dma_wb_mast/input_mast_go -1.668090 -0.746248 -1.157066 0.786446 1.194893 -1.296576 -0.899959 0.032327 0.788099 -0.021848 1.091366 0.751411 -0.600025 -1.690321 1.152263 -1.757841 -2.170761 0.685585 -0.363797 0.315210
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.278959 -0.751630 1.673141 1.072965 1.189423 0.350536 -1.230373 2.950238 -0.732287 0.370151 -1.085939 -2.135686 -0.863337 1.501563 0.755127 0.089957 -2.666807 -2.296788 -0.624807 0.646802
wb_dma_ch_sel/assign_125_de_start/expr_1 0.238351 1.843381 -0.455169 -0.462625 0.073228 -2.727344 -4.177767 0.388537 1.156608 -0.425693 0.273791 -2.381586 3.410812 -2.908933 1.906296 1.949697 -2.532305 -2.299904 2.713261 1.979644
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -3.243132 2.891029 -0.908667 -0.054535 2.193810 -3.874779 -0.370272 -0.213179 1.494671 2.792465 -1.527177 -0.653314 0.108936 -1.440151 -1.747867 -0.964963 -3.535238 -1.909338 -0.918729 0.147954
wb_dma_ch_sel/assign_151_req_p0 2.840918 2.043452 0.001542 -0.891306 -0.708311 -1.180475 -2.160589 1.767767 -0.814087 -0.499706 -0.859927 -1.187214 0.763031 2.825912 -1.240812 0.297447 0.858362 -2.837137 0.762661 -0.000065
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.000037 1.685481 -2.178248 -1.820235 0.655073 1.107567 -0.360866 0.516340 -0.757703 -1.957292 -0.358608 1.771923 1.095847 -0.781671 -0.862574 -0.313147 0.391805 0.939085 2.285569 0.617883
wb_dma_wb_mast/reg_mast_dout -3.186672 2.530411 -0.107344 1.203859 -0.756045 -2.633679 0.799018 -1.471732 -2.534213 0.536518 -3.146889 1.136044 0.085996 -1.684701 -0.325155 -0.402726 0.568736 -1.026047 -4.290155 3.569908
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.235669 -0.073004 -0.136477 -4.144574 -3.183489 -1.992799 -0.048390 -0.341399 -1.446115 1.950676 -2.025103 0.719800 -1.860790 3.521469 -1.274396 -0.966942 0.038270 -0.383792 -2.304327 1.514440
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.358966 -0.728181 -1.155047 0.766388 1.220581 -1.168645 -0.923413 0.050725 0.845666 -0.095521 1.141266 0.828851 -0.648957 -1.650578 1.133558 -1.674221 -2.132278 0.687151 -0.167039 0.223057
wb_dma_ch_sel/assign_100_valid -1.441839 -0.163071 -1.884984 -3.482466 -4.151395 -1.534965 -1.854280 0.071879 -2.960207 2.423110 -1.400169 -3.653141 3.466690 1.944213 -1.135361 -0.405411 3.914946 -2.674728 -0.607515 -1.034315
wb_dma_ch_sel/assign_131_req_p0 1.262552 0.374233 -0.360911 0.072120 -0.450383 -0.426959 0.704424 2.394559 0.047139 0.751619 0.091015 -1.706844 2.419559 1.978638 -1.805469 -1.505409 2.529008 -0.993533 0.760012 -1.311916
wb_dma_ch_sel/assign_135_req_p0/expr_1 2.949944 1.939167 0.149232 -0.770273 -0.585342 -0.996303 -2.204863 1.885677 -0.750520 -0.503825 -0.785005 -1.173298 0.690864 2.818953 -1.191237 0.308092 0.791257 -2.845217 0.866409 -0.063834
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.537554 0.957898 -1.420370 -2.921173 -1.410753 -0.515092 -0.673991 3.068200 -1.298701 -1.182076 -0.557640 -0.112758 0.255886 3.826656 -1.434284 -0.372313 1.224206 0.153266 1.220323 -0.911385
wb_dma_ch_rf/input_dma_done_all 3.397339 0.984964 0.002021 0.023492 1.580279 3.234044 -0.183678 1.625184 -2.683409 0.414931 -3.782570 -0.828631 1.539271 -2.337842 -0.223568 0.854338 0.245102 -2.003844 0.155724 0.691799
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.810145 0.828493 -0.500809 -0.221214 1.521668 3.658196 2.657717 0.308303 -2.809221 -0.662464 -4.076906 5.010320 1.310817 -1.797652 -0.794277 -1.272464 2.310532 1.726944 0.598610 2.735939
wb_dma_pri_enc_sub/wire_pri_out 1.673371 0.590942 -0.934599 -0.353729 1.539409 -0.195069 -1.380141 -1.304733 2.043977 -0.179817 0.698798 2.364796 -0.796379 -2.429069 0.671040 -1.133608 -0.949082 0.385809 1.398059 -0.018857
wb_dma_ch_rf/input_wb_rf_din -1.848393 -1.323942 1.879396 0.534038 -3.294845 -0.863750 0.220526 -2.393156 -4.673389 1.110674 -0.371564 -2.542477 3.981138 3.271960 -1.115303 -3.601104 1.227140 -4.586583 0.505791 9.006638
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.925119 0.243955 -1.214632 0.891509 2.864669 2.077900 -1.085012 1.631343 -1.879961 0.337107 -2.598363 0.019649 0.892390 -4.062033 0.927386 -0.878331 -1.859071 -1.245084 -0.057076 0.844142
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.065774 2.052189 0.042017 -0.798561 -0.604879 -0.986145 -2.210220 1.866683 -0.798293 -0.530317 -0.803472 -1.201599 0.752279 2.782702 -1.230958 0.321550 0.933851 -2.863285 0.893619 -0.164203
wb_dma_ch_sel/assign_139_req_p0 2.973197 1.993209 0.140570 -0.741027 -0.631177 -1.079751 -2.183473 1.790900 -0.712822 -0.564159 -0.692489 -1.198571 0.732943 2.881711 -1.219516 0.378915 0.861966 -2.846120 0.894198 -0.101191
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.459152 -0.732609 -1.113786 0.839399 1.278880 -1.224923 -0.908863 0.006795 0.854721 -0.075440 1.124206 0.794456 -0.655790 -1.689157 1.162487 -1.713918 -2.195907 0.693775 -0.203456 0.249856
wb_dma_ch_sel/always_38/case_1 0.120857 1.889345 -0.502791 -0.492815 -0.055451 -2.886338 -4.018597 0.405718 1.188996 -0.368735 0.309006 -2.352643 3.387995 -2.762439 1.794632 1.860818 -2.318554 -2.227026 2.560086 1.797356
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -4.213393 1.631879 -3.632089 -1.558158 -2.003911 -2.215785 -0.807621 -0.898870 -2.000314 5.109221 -0.019690 0.710147 3.065204 -1.120796 -2.538735 -0.226080 -0.271947 0.079614 0.473820 -0.960373
wb_dma/constraint_wb0_cyc_o -1.490654 -0.717744 -1.144889 0.821695 1.258946 -1.201047 -0.917217 0.022458 0.847541 -0.082689 1.136905 0.843589 -0.647457 -1.693147 1.202216 -1.726977 -2.168076 0.692608 -0.212651 0.275281
wb_dma/input_wb0_addr_i -4.243876 0.764914 -0.524185 -0.160608 1.039032 -5.358302 0.548195 -0.223765 -0.501027 0.887076 -1.991509 -0.267500 1.932160 0.147851 1.680159 -3.778491 -1.391707 -1.792459 -2.863750 6.327548
wb_dma_de/input_mast1_drdy 0.150884 0.070986 -2.855789 -1.452909 0.772183 -2.098345 -1.603728 0.780055 0.111645 0.488493 -0.928657 1.764748 0.113267 -2.197224 0.903700 -3.146075 -0.732877 0.352336 -0.071806 0.373836
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.938735 -0.534508 1.507921 1.056677 0.453444 0.069508 -0.959716 0.275516 -0.385369 1.349209 -1.288625 -1.595056 -1.225674 -0.359150 0.641743 0.851397 -2.341674 -2.005105 -1.847410 0.625751
wb_dma_wb_if/input_wb_ack_i -3.462585 4.537499 -2.654117 2.803618 1.484776 -3.743399 -0.241305 -2.861204 -5.175232 -0.286068 -2.457678 1.326701 0.824825 -2.797748 -0.188338 -0.788708 0.867966 -2.521995 -4.805498 3.468383
wb_dma_ch_sel/wire_pri_out 1.959067 0.644840 -0.905519 -0.351895 1.616930 -0.014028 -1.376185 -1.323052 2.190671 -0.272334 0.797518 2.441513 -0.842187 -2.487450 0.671622 -1.026541 -0.877616 0.428188 1.605251 -0.201586
wb_dma_ch_rf/assign_3_ch_am0 0.147825 -1.794902 -0.232760 0.334776 -0.259367 2.134958 -0.416655 0.798853 -2.405538 0.689607 0.049464 2.345296 -0.472833 2.007618 -0.440078 -0.606005 -1.485261 1.044722 -0.395852 0.610008
wb_dma_rf/input_ch_sel -0.603631 3.936889 0.908866 -1.278700 1.850972 -0.845379 2.285641 -3.609433 2.225609 1.479872 -3.771663 0.829815 -2.190898 -0.165269 -3.462997 2.418783 -3.173587 -1.127764 -3.290423 0.813037
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.644953 0.556311 -0.015500 -3.196897 -1.118496 -2.053540 -0.730129 -0.252150 -1.942345 1.627219 -1.996809 0.447832 -3.929818 2.248834 -0.574098 -0.097491 -1.953718 -0.835464 -2.736288 0.034395
wb_dma_de/always_23/block_1/case_1 -2.118688 1.175380 -1.214889 -1.133966 0.388582 -2.080098 -0.511863 -0.125626 -1.381402 4.115104 -2.287372 1.448883 1.416086 -0.208405 -1.836014 -1.552978 -1.328111 -1.212053 -0.041708 0.576253
wb_dma/wire_pause_req -1.520015 3.514994 -1.220607 -1.001819 2.248380 -4.137637 -1.451092 0.189088 1.919686 2.830809 -2.689728 2.105501 -2.914633 -0.768570 -2.078366 -1.421232 -4.638037 -1.731893 -1.464920 -0.114683
wb_dma_wb_if/input_mast_go -1.493844 -0.785257 -1.160479 0.837982 1.295343 -1.224486 -0.941304 0.029786 0.927116 -0.083067 1.170341 0.856993 -0.672060 -1.731476 1.221687 -1.811048 -2.253589 0.703844 -0.218567 0.226201
wb_dma_ch_rf/input_de_csr 2.527246 2.238077 0.453084 0.133930 0.597758 2.103002 2.209656 -3.708033 -0.023302 0.101686 -2.412839 3.479013 -0.330559 -3.222913 -1.142740 1.832835 1.152313 0.858618 -0.388378 1.444575
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.930077 0.668074 -0.952444 -0.400352 1.572935 -0.054837 -1.406891 -1.307426 2.131120 -0.223427 0.724390 2.427877 -0.772831 -2.483338 0.660683 -1.075056 -0.885279 0.391535 1.523305 -0.142017
wb_dma_de/input_mast0_din 4.031142 2.019418 1.637956 -0.749159 -0.537804 2.742312 2.837818 -4.796836 0.087904 -1.681362 -1.355442 5.976681 -0.856216 -0.163824 -1.655836 1.909324 0.845006 2.225760 0.794230 4.429245
wb_dma_pri_enc_sub/always_3 1.922403 0.636745 -0.943615 -0.385841 1.567630 -0.055537 -1.402217 -1.292568 2.134481 -0.214248 0.708222 2.418682 -0.819395 -2.514854 0.682597 -1.044081 -0.871898 0.422059 1.534083 -0.139950
wb_dma_pri_enc_sub/always_1 1.716521 0.695102 -0.918938 -0.446420 1.408848 -0.194723 -1.304944 -1.354404 1.934725 -0.152302 0.589435 2.280204 -0.694274 -2.384593 0.585031 -1.039989 -0.808906 0.278516 1.363384 0.061889
wb_dma_ch_sel/reg_adr0 -2.140818 2.477360 0.752995 -4.159951 -3.558162 -3.411638 1.053460 -2.651590 1.624287 0.586786 -0.351409 -0.731055 -0.780048 3.154172 -3.016958 -0.734421 2.547425 -1.358445 -0.717791 1.519417
wb_dma_ch_sel/reg_adr1 -1.742371 -0.303895 0.034514 2.745118 0.273228 -1.780274 0.610978 -0.768366 0.724317 0.996219 2.359189 -1.615104 2.362161 -0.204662 -0.290465 -1.800574 2.859959 -0.892299 -0.059350 -1.492845
wb_dma_ch_sel/assign_1_pri0 4.533127 0.413533 -1.928406 -1.227285 1.290168 2.143252 -0.352808 4.658369 -1.748737 -0.049790 -2.029410 -0.118933 0.793127 0.096437 -0.611609 -0.936201 2.602812 -0.016860 1.376216 -3.847688
wb_dma_ch_pri_enc/wire_pri26_out 1.878617 0.639514 -0.990982 -0.426627 1.576917 -0.106675 -1.395562 -1.266538 2.064301 -0.200593 0.648491 2.387504 -0.747077 -2.499902 0.643432 -1.098190 -0.848492 0.352796 1.486680 -0.152846
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.427847 0.869048 -1.482691 -2.731587 -1.293723 -0.388618 -0.661139 3.115779 -1.407611 -1.037477 -0.703396 -0.162863 0.246713 3.520057 -1.353779 -0.446224 1.317310 0.110781 1.074757 -1.049995
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.112875 -0.037971 -1.284660 -0.492125 2.403182 0.299836 -2.863453 3.100871 -0.387573 1.117200 -2.273247 0.306902 -0.804170 -1.952912 1.108363 -2.016205 -1.878061 -1.837500 0.167841 -0.899522
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 5.175756 -2.239205 2.656272 -1.980768 -1.965265 0.910384 0.241473 4.104033 -2.282350 -1.270039 -0.553642 2.814244 3.207632 9.113688 -1.472339 -4.586181 -0.881049 -0.790789 3.804548 9.332871
wb_dma/wire_ptr_set 3.495335 1.423916 0.190373 -1.195466 0.339261 1.181614 -0.457161 -1.376567 1.277726 -0.168031 -0.380759 1.640256 -0.184079 -0.798094 -0.550280 0.694135 1.335188 -0.275230 1.801955 -0.413402
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.912099 0.664496 -0.921526 -0.416526 1.521902 -0.059205 -1.378026 -1.347364 2.047708 -0.221882 0.664720 2.406934 -0.743568 -2.459945 0.628782 -1.068485 -0.821296 0.359077 1.469550 -0.063294
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.069968 0.288771 -1.183414 0.740654 2.821895 2.053541 -1.089035 1.684424 -1.847538 0.300402 -2.672048 -0.002195 0.986524 -3.899337 0.837192 -0.861538 -1.734365 -1.270251 0.008650 0.861128
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.249723 0.842182 -1.472746 -2.792458 -1.321500 -0.495989 -0.585266 3.126668 -1.460901 -0.973244 -0.750367 -0.213629 0.287267 3.529608 -1.363116 -0.475756 1.266524 0.121303 0.965896 -1.018252
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.176999 -0.156232 -1.942028 -1.253691 0.374925 0.297580 -0.495118 4.201570 -2.231336 0.040442 -1.835085 -0.506502 1.215096 0.891788 -0.257543 -1.851932 1.409124 -0.187396 0.446256 -1.451851
wb_dma_de/reg_ptr_set 2.549011 1.629581 1.502988 -3.682313 -1.227057 1.016584 -1.725270 -2.930270 2.874459 -1.384515 -1.606471 -2.792316 1.750106 -1.534911 0.881597 5.570055 -0.695872 -1.361062 1.107664 1.232520
wb_dma/wire_dma_nd 4.394302 0.417389 -1.882672 -1.155438 1.267674 2.142900 -0.331828 4.583514 -1.802845 -0.048981 -2.043612 -0.177113 0.795072 0.049820 -0.562994 -0.880758 2.528805 -0.026891 1.284321 -3.749265
wb_dma_rf/assign_3_csr -1.660757 1.218953 0.757369 1.170117 -0.200082 -1.373892 -1.461401 -0.362329 -0.215568 1.475550 0.710466 0.855482 -0.149929 -1.281463 0.185019 0.537826 -1.778939 -1.160140 1.780505 1.548692
wb_dma_rf/assign_4_dma_abort 4.128167 1.520943 -2.372968 -3.153080 0.214271 -0.605610 -2.029254 1.677655 0.763175 -1.218103 0.111180 2.258053 -0.601937 1.074930 -0.680863 -1.477676 0.358580 0.545539 2.560681 -1.107097
wb_dma_ch_sel/assign_123_valid 3.647097 1.672214 0.385927 -2.835046 -0.623583 0.676014 -2.003793 1.978143 -0.454208 0.000271 -2.115474 -0.185587 -1.255768 2.635348 -1.163485 1.140453 0.093985 -2.114998 1.024115 -0.679934
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.023347 -1.167275 -2.743123 -1.169072 0.384487 1.055091 1.626026 5.944386 -2.506329 -0.493101 -1.809516 -0.544925 2.766293 0.879773 -0.628406 -2.826266 0.959412 1.853533 0.728484 -0.579616
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.807207 -0.517892 1.466166 1.064496 0.460454 0.158126 -0.971885 0.271139 -0.323819 1.314124 -1.231652 -1.588662 -1.174528 -0.388893 0.671745 0.840518 -2.245737 -1.962293 -1.758157 0.517244
wb_dma_rf/wire_ch4_csr -2.882072 0.181158 -1.572287 0.213940 -2.855023 -1.478648 -0.328819 -1.180375 -3.178217 1.809005 -2.545377 -0.543164 1.474419 -1.877678 -0.202478 0.051595 0.713416 -1.190885 -3.888964 2.267357
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.582420 0.539079 1.951887 -0.507702 -1.316317 -0.626796 -1.119069 -0.841811 0.499650 0.158143 0.011211 -1.164457 -2.215147 2.428640 -0.460291 2.294170 -2.408127 -1.608918 -1.058284 0.983667
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.077003 0.000756 -0.223965 -4.219231 -3.274628 -1.940410 0.025898 -0.346822 -1.399236 1.839319 -1.908114 0.796231 -1.801178 3.635159 -1.399915 -0.899023 0.233102 -0.228518 -2.233425 1.306110
wb_dma_ch_pri_enc/wire_pri0_out 1.815029 0.616569 -0.951338 -0.331184 1.629804 -0.099614 -1.387060 -1.320404 2.118404 -0.214902 0.723045 2.400154 -0.833616 -2.547469 0.666325 -1.063853 -0.931221 0.379697 1.471405 -0.140931
wb_dma_ch_rf/assign_10_ch_enable -4.066132 1.681761 -3.630349 -1.363385 -1.826822 -2.043330 -0.724264 -0.914048 -1.930957 5.009470 -0.055889 0.640762 3.107836 -1.410303 -2.496768 -0.111219 -0.103514 0.115419 0.368810 -1.115622
wb_dma_wb_slv/reg_slv_we -2.424055 -1.387803 -2.497286 -2.251783 -0.088626 -3.675709 1.862038 -3.851218 -1.637838 -1.761754 -2.961160 -2.312243 1.959941 -0.058021 0.258653 -3.966136 2.014179 -0.196940 -5.188296 1.952978
wb_dma_de/input_txsz 1.129589 0.072536 -0.699010 0.595159 3.353412 1.018724 -1.231974 0.563434 0.290441 1.727773 -1.829318 -2.305422 2.544617 -4.704363 1.185841 -1.742929 0.019096 -2.653777 0.673179 -0.297656
wb_dma_wb_if/wire_mast_dout -3.173362 2.514386 -0.070123 1.275739 -0.621974 -2.716182 0.877573 -1.371796 -2.390787 0.486754 -3.206586 1.195753 0.009150 -1.693792 -0.278432 -0.551766 0.534584 -0.971150 -4.354927 3.614756
wb_dma_ch_rf/wire_ch_enable -4.057242 1.646414 -3.603999 -1.454868 -2.013132 -2.032791 -0.765570 -0.931538 -2.104138 5.048996 -0.040760 0.934081 3.224813 -1.302454 -2.464707 -0.230944 -0.227303 0.204532 0.576944 -0.684978
wb_dma_rf/wire_csr_we 1.986068 2.051993 0.069861 -2.556643 1.310407 -3.530288 -1.783686 0.552803 2.015897 -0.860166 -3.424117 1.616752 -4.946013 1.698341 -0.227753 -1.619801 -2.098812 -1.940434 -2.153748 0.070661
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.528648 -0.738806 -1.149964 0.800959 1.245367 -1.240049 -0.926241 0.013558 0.851086 -0.063782 1.139082 0.820365 -0.636570 -1.672568 1.186675 -1.763327 -2.179790 0.695021 -0.279581 0.278717
wb_dma_ch_sel_checker/input_dma_busy 1.215038 0.777697 0.250982 -1.210811 -0.494649 -0.667832 -0.602043 -1.797958 0.945855 -0.142308 -0.097604 1.270974 0.192503 0.044880 -0.137804 -0.269973 0.037192 -0.448682 0.966425 1.980184
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.451133 -0.727358 -1.169134 0.801150 1.295965 -1.202115 -0.960099 0.078757 0.868361 -0.077465 1.125792 0.858394 -0.655864 -1.719400 1.192296 -1.746194 -2.179116 0.697653 -0.192574 0.216110
wb_dma_ch_rf/assign_9_ch_txsz 0.315426 0.208235 0.114933 1.744120 3.703870 -0.059583 -2.052580 -1.717855 1.731526 0.416872 -1.112387 -4.281583 2.956021 -5.795294 2.199077 -2.340803 0.562730 -3.743633 -0.790437 0.365583
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.473388 1.444399 0.228853 -1.204666 0.364721 1.227372 -0.455947 -1.376490 1.291507 -0.218874 -0.374882 1.613320 -0.180251 -0.801243 -0.514992 0.730873 1.359224 -0.266300 1.806694 -0.462870
wb_dma_de/assign_65_done 2.158458 0.212159 -1.144477 0.777850 2.967597 2.066437 -1.229779 1.957780 -1.816454 0.248556 -2.610243 -0.066344 0.793203 -3.846601 0.952512 -0.867820 -1.926203 -1.322078 0.074558 0.762757
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.183310 2.103916 -2.634283 -2.863859 -0.439170 -2.814791 -1.356667 -0.501159 1.709885 -2.216829 -1.177108 0.187104 3.263890 -1.582622 0.674410 0.509134 1.138752 0.785330 0.840418 0.655571
wb_dma_de/always_2/if_1/if_1 -3.041226 -2.083043 -2.307283 -3.213517 -3.075881 -0.618553 -0.541683 0.503840 -0.786472 1.356857 -1.826515 -0.542796 0.972279 0.020403 0.770035 0.621448 0.165190 2.198308 -3.752323 -1.430117
wb_dma_wb_mast/assign_2_mast_pt_out -2.180683 2.976811 -1.558691 1.923579 2.004926 -2.082179 0.421616 -1.044683 -1.816941 -0.283735 -0.830188 0.094711 0.625789 -1.889423 -0.102284 0.549722 -0.007789 -1.211062 -2.742988 0.634786
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.090782 2.017623 0.187486 -0.720073 -0.574734 -1.028238 -2.184192 1.841469 -0.624433 -0.675604 -0.606360 -1.146580 0.723382 2.925146 -1.226434 0.371055 0.856116 -2.802116 0.991424 -0.097806
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.829268 0.635264 -0.941935 -0.350569 1.530813 -0.072859 -1.332516 -1.263908 2.045094 -0.214862 0.724021 2.350740 -0.792005 -2.409241 0.660971 -1.062479 -0.871230 0.395300 1.440717 -0.132454
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.925784 1.513076 -2.385444 -3.125680 0.049260 -0.674737 -1.912640 1.667256 0.608757 -1.197004 0.039696 2.156171 -0.512203 1.153537 -0.758861 -1.415019 0.445786 0.546726 2.373089 -1.091980
wb_dma_ch_sel/assign_112_valid 3.672889 1.716972 0.325798 -2.829098 -0.699670 0.729330 -1.977215 1.874596 -0.446901 0.064527 -2.204634 -0.106428 -1.136504 2.514018 -1.247115 1.150609 0.217601 -2.066660 0.948876 -0.719293
wb_dma_de/always_23/block_1/case_1/block_8 3.673959 3.148222 0.824301 -2.288832 -0.345235 1.047592 0.082269 -3.953117 1.586823 -2.139601 -0.025962 -0.304850 2.038315 -0.700752 -1.132737 3.130423 0.853609 -0.888583 2.777349 2.717136
wb_dma_de/always_23/block_1/case_1/block_9 3.462325 3.071214 0.734908 -2.142816 -0.276501 1.028060 0.124155 -3.820176 1.416330 -2.062608 -0.136003 -0.226837 2.057261 -0.827254 -1.109176 2.869258 0.787705 -0.852804 2.601872 2.783731
wb_dma_ch_rf/assign_28_this_ptr_set 2.764872 2.039316 0.409383 -1.242962 0.044528 0.317985 0.535881 -2.582551 1.551101 0.863101 -2.010702 4.052485 -2.197448 -1.087105 -1.057141 0.713454 1.193531 0.429942 -0.176055 -0.194943
wb_dma_ch_rf/always_22 0.100687 -1.972498 -0.220140 0.269544 -0.333610 2.285534 -0.450969 0.888684 -2.480933 0.734307 0.117401 2.484047 -0.561061 2.210824 -0.420254 -0.620873 -1.555710 1.105911 -0.403476 0.628214
wb_dma_de/always_23/block_1/case_1/block_1 -1.629105 0.091457 -0.831769 -0.545349 -1.868430 -0.907402 -1.048102 -0.048762 -3.566018 3.672892 -1.414787 2.386640 2.242761 -0.937292 -0.576615 -1.120895 0.782769 -0.725254 1.506819 1.894291
wb_dma_de/always_23/block_1/case_1/block_2 -2.976608 2.876083 -0.882933 -0.040245 2.006979 -3.780599 -0.413342 -0.326886 1.398847 2.555233 -1.473492 -0.566683 0.205344 -1.429498 -1.638083 -1.004025 -3.285061 -1.899330 -0.843092 0.352192
wb_dma_de/always_23/block_1/case_1/block_3 -0.313713 -3.204233 -0.973541 -1.777548 0.642729 0.789253 1.058218 4.012068 -1.509841 2.385279 -2.988014 1.125478 2.430586 -0.967367 1.222589 -4.193376 0.948207 1.361241 -0.256294 0.607216
wb_dma_de/always_23/block_1/case_1/block_4 0.087910 -3.468201 -0.842984 -3.160012 0.697702 2.309832 1.416703 3.979049 -1.276619 2.814743 -4.153399 1.725798 1.195244 -1.716826 1.268639 -3.446168 0.337562 2.001926 -0.241224 0.322601
wb_dma_ch_rf/always_27 2.127645 1.535111 -1.248525 -1.916827 -0.050362 -2.148035 -2.254418 -0.031736 1.552290 -1.254301 -2.008679 -1.164398 2.124852 -1.756290 1.251010 1.594610 -0.730187 -0.765806 -0.358612 0.666040
wb_dma_de/always_23/block_1/case_1/block_7 2.607920 4.853182 -0.688634 -0.641393 -2.026814 0.342833 -0.221914 -6.722284 -2.171163 -0.953642 -0.622736 1.283907 1.351813 -1.120994 -2.942049 3.633108 2.277425 -1.955060 0.952774 2.547358
wb_dma/assign_4_dma_rest -0.619502 0.651363 0.155899 -0.069574 -0.242323 -0.863228 0.974855 -1.163026 0.234947 1.036221 -1.634738 2.371407 -1.949401 -0.298585 -0.533468 0.016954 -0.099195 0.660567 -1.900835 0.125716
wb_dma_ch_rf/always_23/if_1 -1.934747 -0.289718 0.015337 2.763323 0.295637 -1.805497 0.658745 -0.869252 0.753720 1.192072 2.278802 -1.606727 2.325728 -0.406207 -0.288681 -1.863255 2.922129 -0.885029 -0.185043 -1.564430
wb_dma_ch_sel/reg_ndr_r 4.597368 0.421304 -2.000030 -1.227597 1.307642 2.190033 -0.386350 4.790296 -1.811263 -0.066138 -2.099842 -0.162728 0.818611 0.108945 -0.618819 -0.906756 2.708759 -0.009543 1.384027 -3.987320
wb_dma_de/assign_66_dma_done/expr_1 2.245108 1.263594 -1.235092 -4.122154 -0.295624 -0.825289 -1.987911 -0.280497 1.860697 -0.421318 -3.628055 -0.248156 0.375476 -2.402850 1.251935 2.314043 -1.391717 -0.060711 -0.669483 0.218799
wb_dma_ch_sel/reg_req_r 2.785880 3.651546 0.944821 -2.404011 -0.718714 -0.021774 0.925649 -4.767467 1.806467 -1.092352 -1.481385 1.896280 0.075116 -0.618589 -1.632695 2.890030 0.631319 -0.243619 0.861231 2.844712
wb_dma_ch_rf/reg_pointer_r -4.306405 0.680781 0.291767 1.476411 -1.891490 -0.579390 0.597916 -3.555900 -2.535680 2.346018 -2.513396 -0.057736 -1.146841 -4.245926 -0.126228 0.008188 1.499138 -2.187569 -4.325338 1.742194
wb_dma_ch_sel/assign_105_valid 3.712446 1.713842 0.399630 -2.778326 -0.574101 0.705863 -2.024736 1.820952 -0.296936 0.030527 -2.065764 -0.084625 -1.268788 2.486655 -1.171346 1.196422 0.125196 -2.073193 1.053671 -0.667539
wb_dma_ch_pri_enc/wire_pri5_out 1.779708 0.623832 -0.896477 -0.352372 1.547486 -0.104899 -1.368788 -1.280989 2.056411 -0.171913 0.661360 2.342475 -0.759716 -2.440730 0.631014 -1.069186 -0.907246 0.328992 1.470743 -0.069135
wb_dma_ch_sel/always_39/case_1 4.688617 0.421797 -1.970522 -1.286064 1.267573 2.178932 -0.385992 4.853523 -1.842802 -0.082147 -2.107470 -0.192251 0.869226 0.211979 -0.661705 -0.892990 2.651161 -0.021765 1.412802 -3.902662
wb_dma_ch_sel/always_6 3.747376 3.268889 0.780280 -2.336432 -0.370939 1.021361 0.042888 -4.010460 1.614781 -2.216009 0.019709 -0.250971 2.006636 -0.686927 -1.186381 3.140507 0.881573 -0.897774 2.835035 2.761457
wb_dma_ch_sel/always_7 3.201920 1.662673 0.271372 0.142144 0.828721 2.894583 1.229837 -2.591113 -0.291897 -0.898562 -0.881288 1.202165 1.612954 -2.942691 -0.630660 1.814672 1.316211 0.167464 1.446237 1.330966
wb_dma_ch_sel/always_4 2.469126 1.130422 -1.467563 -2.106246 0.129949 -1.611719 -3.115385 0.654147 1.417999 -2.140418 -0.684709 -3.264635 3.960742 -1.748218 1.745165 1.559071 -0.759455 -1.403566 1.200273 0.799116
wb_dma_ch_sel/always_5 0.805431 1.541538 -0.338208 -2.282444 -0.000367 -1.004175 -3.739796 0.367141 1.433687 0.003965 -0.877336 -1.614676 1.891611 -3.375157 1.875023 2.762562 -2.871341 -1.423527 2.772542 1.257454
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.757942 0.255062 -1.516965 -3.559281 0.555127 -3.292072 0.807404 1.037147 2.243294 2.973423 -3.608221 -1.720656 1.115190 0.581680 -1.270302 -2.126546 -1.636152 -0.509414 -3.409110 -0.312759
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.200386 0.138557 -2.324953 -0.636859 -1.335176 -1.586474 1.330718 4.653659 -2.056898 -2.149608 0.687396 -1.294444 3.639649 3.890419 -1.708023 -2.199717 1.328987 1.289052 1.023900 0.789601
wb_dma_ch_sel/always_1 2.655034 3.579301 0.845879 -2.228491 -0.633659 0.090811 1.063663 -4.764933 1.618295 -1.019207 -1.589482 1.851963 0.188533 -0.868018 -1.639333 2.891137 0.727079 -0.218024 0.744510 2.775449
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.434124 1.398655 0.235364 -1.163346 0.384364 1.206684 -0.485779 -1.369794 1.296411 -0.180844 -0.357941 1.618591 -0.194309 -0.877530 -0.522589 0.713992 1.297594 -0.249767 1.801503 -0.422503
wb_dma_ch_sel/always_8 2.800806 1.958901 0.282090 -1.173925 0.125659 0.378377 0.527241 -2.363038 1.412718 0.810978 -2.011300 3.872095 -2.052690 -1.137427 -1.002937 0.679342 1.240083 0.419085 -0.121510 -0.325620
wb_dma_ch_sel/always_9 3.490869 1.453206 0.238550 -1.264291 0.347255 1.177279 -0.489373 -1.449868 1.333401 -0.206117 -0.367461 1.699242 -0.195763 -0.782516 -0.522740 0.686813 1.307105 -0.285381 1.834794 -0.355769
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.765889 0.571000 -0.971727 -0.336001 1.582449 -0.121704 -1.382735 -1.173548 2.028956 -0.218420 0.760657 2.339483 -0.810058 -2.464520 0.668231 -1.133547 -0.938549 0.434030 1.479582 -0.159518
wb_dma_de/assign_67_dma_done_all 3.566620 1.022634 -0.044377 -0.039744 1.632912 3.214679 -0.236853 1.604414 -2.666641 0.381636 -3.770389 -0.741127 1.549806 -2.310923 -0.277517 0.848079 0.323730 -1.975411 0.242260 0.642154
wb_dma_ch_rf/wire_ch_txsz 0.246626 0.209769 0.111097 1.855464 3.663969 -0.012814 -2.086863 -1.688991 1.635423 0.428178 -1.081001 -4.229146 2.967963 -5.793327 2.233883 -2.332731 0.513334 -3.777465 -0.773608 0.453300
wb_dma_ch_sel/assign_99_valid -1.447657 -0.171405 -1.894646 -3.407267 -4.096066 -1.494136 -1.965232 0.008703 -3.114661 2.546683 -1.457926 -3.605596 3.529747 1.888604 -1.091557 -0.412402 3.980773 -2.805102 -0.616856 -1.002444
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.879907 -0.301518 0.041000 2.746191 0.255700 -1.794818 0.632053 -0.838194 0.747810 1.037805 2.349088 -1.566633 2.233234 -0.264134 -0.265483 -1.730998 2.726583 -0.820598 -0.169395 -1.432321
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.474254 -1.404459 -3.219192 -3.117792 -0.790488 -1.144344 2.232350 -0.993344 -2.991930 2.508533 -2.972600 -1.284320 3.817046 0.750451 -1.842770 -2.226158 0.478250 0.351504 -2.117574 1.226466
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.795846 0.457586 0.984028 0.937902 0.491174 -3.523957 -3.466531 1.906224 0.913134 -2.277201 2.722739 -0.811519 0.450391 4.563570 0.446636 -2.039450 -4.085590 -2.709790 2.056402 4.391272
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.910506 0.684743 0.459445 -0.356456 0.518393 1.055959 0.492608 -2.280049 2.325439 1.682342 0.503680 1.021765 0.208908 -1.593827 -0.809414 -0.352892 3.456068 -0.360107 1.512154 -2.504952
wb_dma/wire_ch2_txsz 3.264421 1.725410 0.274519 0.104175 0.852458 2.901038 1.218466 -2.733158 -0.218078 -0.882548 -0.880202 1.284747 1.543446 -3.010349 -0.655216 1.827161 1.324843 0.171762 1.487987 1.348120
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.094269 -3.562796 -1.035816 -3.163325 0.800484 2.355190 1.465961 4.099770 -1.285987 2.961123 -4.135084 1.765304 1.194444 -1.844733 1.258043 -3.589446 0.296481 2.184066 -0.392447 0.043276
wb_dma_de/always_23/block_1 -2.180294 1.210315 -1.066965 -0.960447 0.678390 -2.057652 -0.508996 -0.044924 -1.448784 4.125820 -2.188594 1.390344 1.260113 0.052377 -1.885711 -1.582422 -1.648546 -1.368067 0.061596 0.598933
wb_dma_ch_rf/always_22/if_1 0.168553 -1.772487 -0.252486 0.344132 -0.249516 2.163221 -0.463701 0.770868 -2.443438 0.654832 0.036359 2.406040 -0.493057 2.079063 -0.460273 -0.622934 -1.525510 1.017103 -0.430849 0.700067
wb_dma_de/wire_mast1_dout 1.726468 -0.810826 0.882181 1.872224 1.212617 3.489857 2.645939 -1.550806 -2.137510 -1.558834 -0.684537 2.014432 2.329756 -2.018281 0.406972 -0.052166 0.012579 1.626811 0.544988 4.365332
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.000172 0.005461 -0.500886 0.505446 -0.619217 -0.669755 0.419450 -1.847368 -1.364206 -0.223818 -0.765019 -0.790531 -0.149817 -1.062257 -0.227856 -0.441362 0.799793 -0.778404 -2.677985 0.502243
wb_dma_de/always_8/stmt_1 2.140790 -0.135958 -1.163369 -0.249911 2.580660 0.495653 -2.782849 3.221940 -0.331408 1.057849 -2.090597 0.304997 -0.989536 -1.956987 1.166809 -1.966316 -1.963576 -1.725596 0.255593 -1.140918
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.150929 -0.005237 -0.522893 0.476283 -0.802966 -0.808319 0.522044 -1.951039 -1.504126 -0.201769 -0.874835 -0.883522 0.038637 -1.092193 -0.238375 -0.458959 0.957946 -0.755557 -2.918331 0.595050
wb_dma_ch_rf/wire_ch_done_we 2.154495 1.189529 -0.709163 -0.800240 1.076266 1.350969 -1.253605 0.829048 -1.126302 -0.643021 -1.612174 0.228577 -0.158362 -1.176507 -0.245257 0.619095 -1.856111 -0.993224 0.488250 1.062512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.398957 0.867575 -1.399342 -2.858202 -1.428199 -0.522372 -0.633720 3.192704 -1.386542 -1.080425 -0.588487 -0.200266 0.277389 3.825014 -1.428492 -0.435035 1.236704 0.104212 1.172033 -0.935680
wb_dma_wb_slv/wire_wb_ack_o -2.173443 2.743536 -1.336946 1.821125 1.925210 -2.037675 0.357848 -0.947142 -1.599420 -0.272179 -0.699297 -0.022706 0.510884 -1.611013 -0.039080 0.452941 -0.238644 -1.234626 -2.519022 0.696496
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.947078 0.727608 0.425142 -0.374005 0.573134 1.108063 0.472761 -2.279930 2.443633 1.662401 0.572860 1.073618 0.146695 -1.605287 -0.804567 -0.297177 3.467760 -0.280316 1.569425 -2.635023
wb_dma_de/reg_ld_desc_sel -2.033914 0.024411 0.461195 -2.610287 1.559054 0.465767 -1.209147 4.777424 -2.570812 4.767509 -4.184314 -0.388813 -4.700883 2.041444 -1.012302 -1.308827 0.038517 -2.740938 -1.624699 -5.529492
wb_dma_ch_sel/assign_154_req_p0/expr_1 2.859167 1.929342 0.226683 -0.662482 -0.595141 -0.969515 -2.159644 1.805408 -0.735975 -0.544508 -0.694157 -1.259908 0.701440 2.853448 -1.193602 0.403356 0.838554 -2.839561 0.874034 -0.108774
wb_dma_de/assign_83_wr_ack 1.851267 0.223980 -1.223170 0.720741 2.737684 1.911543 -1.123097 1.828703 -1.993806 0.381787 -2.724621 -0.095715 0.933151 -3.876189 0.889336 -0.937726 -1.814276 -1.337668 -0.143551 0.871716
wb_dma/wire_dma_done_all 3.426199 0.950115 -0.034821 -0.043498 1.643301 3.125974 -0.272864 1.662952 -2.521503 0.428554 -3.707463 -0.759979 1.365056 -2.310065 -0.207383 0.786630 0.229051 -1.975514 0.183636 0.474721
assert_wb_dma_rf/input_ch0_am1 -1.569830 0.599020 -0.509487 0.597461 0.164641 -2.155868 0.127611 -0.466918 -0.095348 -0.930113 -1.087106 -0.326174 -0.287382 -1.556917 1.153103 -0.076844 -0.202376 0.089984 -2.402694 0.602068
wb_dma_ch_arb/reg_state 0.674394 1.540357 -3.638846 -2.041737 -1.294676 -2.232456 3.344841 -0.028282 2.469225 0.053271 -0.241972 1.513443 4.167129 -1.968657 -2.645291 -2.265302 4.398987 3.694465 -0.152276 -1.882462
wb_dma_ch_sel/input_ch0_csr -1.093277 -0.366400 0.151828 -0.405229 -2.333298 -2.322845 -1.222668 2.425452 -1.048628 1.540789 -3.374942 1.439974 1.120775 -1.639623 2.202682 0.855744 -2.730069 0.074791 -1.195755 4.952826
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 3.570567 3.193559 0.806622 -2.283440 -0.313766 0.973838 0.054301 -3.938045 1.566806 -2.129964 -0.037659 -0.293976 2.023399 -0.707663 -1.111397 3.042502 0.766627 -0.918515 2.764633 2.768943
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.285714 -3.165519 -0.987486 -1.541972 0.725804 0.854982 1.104129 4.091921 -1.732640 2.260148 -2.973451 1.184009 2.567952 -1.035287 1.226855 -4.257080 0.940295 1.380053 -0.265708 0.773959
wb_dma_ch_sel/assign_153_req_p0/expr_1 3.070856 1.941616 0.168282 -0.646045 -0.541161 -0.994616 -2.240593 2.018250 -0.726739 -0.606106 -0.682748 -1.312850 0.785551 2.924387 -1.178563 0.311950 0.812528 -2.921909 0.954930 -0.166842
wb_dma_wb_mast -3.208602 4.286598 -2.864238 3.697995 1.072269 -3.970809 0.492247 -1.525568 -5.094452 -0.550915 -2.155309 0.657678 2.297015 -2.146139 -0.518942 -1.007933 1.495833 -2.022988 -4.951181 3.303257
wb_dma_ch_sel/assign_124_valid 3.734272 1.708771 0.304430 -2.860909 -0.670798 0.696385 -2.009939 1.950557 -0.362259 -0.007405 -2.090326 -0.114724 -1.195969 2.601426 -1.269147 1.130821 0.236878 -2.018251 1.046650 -0.868398
wb_dma_de/always_18/stmt_1 -0.259681 2.117018 -1.908094 3.628803 -1.576834 -1.159993 -1.536802 -2.672347 -4.529197 -0.675078 2.367648 -1.340348 3.262040 -0.131902 -1.650069 0.337787 2.639280 -2.663566 0.301021 0.589771
wb_dma_ch_rf/wire_ch_csr_dewe 5.892166 0.923952 -0.454289 -0.207909 1.666716 3.620746 2.507514 0.304250 -2.563648 -0.687735 -4.030328 5.002175 1.121090 -1.842969 -0.792120 -1.120700 2.207330 1.635939 0.702314 2.561427
wb_dma_ch_pri_enc/input_pri2 3.438068 1.421339 0.240885 -1.147711 0.351451 1.191917 -0.448703 -1.424439 1.349087 -0.172085 -0.378170 1.647112 -0.234556 -0.852440 -0.511733 0.730333 1.291993 -0.256580 1.806616 -0.448430
wb_dma_ch_pri_enc/input_pri3 3.527957 1.402582 0.229189 -1.181556 0.382641 1.218372 -0.512083 -1.415346 1.343709 -0.208982 -0.324925 1.704157 -0.201387 -0.836883 -0.519790 0.710005 1.309083 -0.243641 1.863675 -0.431550
wb_dma_ch_pri_enc/input_pri0 2.401154 0.630000 0.033645 0.035684 0.959227 1.959211 0.125301 0.382927 0.495975 -0.080551 -0.192842 0.392180 -0.480660 -0.884471 -0.367049 1.040519 1.301561 0.259402 0.936258 -2.526449
wb_dma_ch_pri_enc/input_pri1 1.933747 0.649226 -0.926821 -0.344977 1.635211 -0.030373 -1.415978 -1.367018 2.207653 -0.216413 0.740573 2.433621 -0.855554 -2.568283 0.678633 -1.037293 -0.873966 0.413164 1.566208 -0.185963
wb_dma_wb_if/input_slv_pt_in -2.396022 2.638383 -1.319079 1.876426 1.998255 -2.192696 0.402572 -0.984541 -1.481825 -0.217001 -0.649550 -0.002496 0.479311 -1.648060 0.012772 0.341889 -0.427461 -1.186842 -2.569234 0.814269
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.263218 1.131497 0.487401 -1.674763 -1.827640 -0.813925 -0.192559 -1.206657 0.900879 -1.163886 1.229578 0.410341 -1.014793 2.919701 -1.174552 1.508934 -0.110639 0.326290 0.706148 0.502549
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 4.167460 1.538395 -2.348346 -3.117560 0.205551 -0.485495 -1.978343 1.758170 0.639758 -1.224378 0.000741 2.124539 -0.544471 1.086298 -0.739954 -1.375660 0.478250 0.498614 2.486866 -1.190721
wb_dma/wire_de_adr1_we -0.548273 0.302514 -0.166997 2.057680 0.036583 -1.804731 -0.286271 0.156129 -0.337397 -0.811853 1.550591 -1.135198 1.959924 0.669558 0.014767 -0.849803 0.599698 -0.752779 0.075101 0.693081
wb_dma_ch_sel/assign_6_pri1 1.851695 0.630771 -0.974726 -0.344979 1.595264 -0.059876 -1.377262 -1.302557 2.101448 -0.228462 0.717251 2.411477 -0.812627 -2.534904 0.662356 -1.092489 -0.910440 0.436035 1.496897 -0.140809
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.318451 0.607724 -0.001897 0.033735 0.907108 1.931733 0.127533 0.400645 0.445298 -0.066202 -0.239653 0.362211 -0.413062 -0.886485 -0.354548 1.004093 1.254254 0.202010 0.902834 -2.428660
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.529464 -0.817304 -1.372958 1.991096 1.661304 1.127894 0.644286 6.614399 -2.739180 0.048928 -1.723441 -2.899089 3.017206 0.216299 -0.335052 -1.811375 0.399617 -0.663746 -0.358183 -1.622656
wb_dma_rf/wire_csr -1.821371 1.122600 0.704333 1.176604 -0.259659 -1.401181 -1.345969 -0.416259 -0.318446 1.475468 0.676805 0.832632 -0.102647 -1.310289 0.193932 0.465450 -1.706445 -1.115746 1.622508 1.590013
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.262136 1.113176 0.513840 -1.658539 -1.832584 -0.802184 -0.173952 -1.184914 0.869064 -1.145848 1.244659 0.413730 -1.021068 2.918137 -1.187201 1.485109 -0.094281 0.372770 0.718943 0.513458
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.220429 2.536249 -0.333963 -1.668007 0.665172 -0.188081 -0.830982 -3.894660 2.277117 -2.204419 0.991107 0.495146 1.453790 -2.140014 -0.132004 1.427973 -1.152831 -0.260338 2.543540 3.023236
wb_dma_ch_sel/always_37/if_1 -2.788907 -0.076923 -1.633140 -4.923410 0.381120 -1.986293 1.347545 0.836024 2.297614 3.247344 -4.507431 -1.413938 0.138718 0.072670 -1.244649 -1.435269 -2.105222 0.283991 -3.590460 -0.582038
wb_dma_de/always_6/if_1/cond 4.932527 1.355719 1.940092 -0.018131 2.781669 2.525236 -1.472765 1.584087 -0.474559 -1.350831 -2.190024 -2.800153 2.865749 -0.538473 0.536327 1.078882 -1.645984 -3.772044 2.798817 3.468395
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.310940 -3.405764 -0.948352 -1.503041 0.699585 0.957829 1.138894 3.996333 -1.831306 2.410074 -3.118064 1.366011 2.749226 -1.137879 1.303955 -4.320573 0.782240 1.446414 -0.357050 1.209333
wb_dma_ch_rf/always_8/stmt_1 -3.029003 1.638831 -0.253919 -0.505526 2.799042 -2.664500 -0.048764 0.394624 1.653372 2.752892 -3.323723 -2.715468 -0.859056 -0.189858 -1.677814 -0.780212 -4.148697 -2.871213 -3.775026 -0.726251
wb_dma_ch_sel/assign_108_valid 3.697279 1.716075 0.408392 -2.824700 -0.569106 0.687330 -2.051599 1.930703 -0.434868 0.163694 -2.302099 -0.130646 -1.207763 2.466989 -1.155462 1.118347 0.049712 -2.213312 0.969109 -0.571844
wb_dma_ch_pri_enc/wire_pri9_out 1.774211 0.641114 -0.873578 -0.380371 1.489698 -0.131882 -1.386365 -1.371014 2.072910 -0.189602 0.737359 2.365040 -0.786635 -2.424595 0.657293 -1.030598 -0.877880 0.381833 1.432328 -0.029024
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.584020 1.430997 0.225027 -1.264433 0.342693 1.237774 -0.508223 -1.400122 1.349445 -0.216226 -0.383202 1.669018 -0.216180 -0.779620 -0.534262 0.718404 1.341571 -0.262482 1.901889 -0.419176
wb_dma_ch_sel/wire_pri2 3.452468 1.389651 0.221905 -1.152379 0.372445 1.219303 -0.465894 -1.339661 1.267092 -0.190315 -0.374183 1.593237 -0.186965 -0.856980 -0.518492 0.738790 1.332660 -0.275594 1.749326 -0.472487
wb_dma_ch_sel/wire_pri3 3.566941 1.466760 0.248846 -1.213327 0.401305 1.256189 -0.490305 -1.394560 1.348744 -0.203204 -0.363347 1.662515 -0.196026 -0.843974 -0.512076 0.780727 1.345638 -0.262691 1.862002 -0.513753
wb_dma_ch_sel/wire_pri0 4.577733 0.418967 -1.871114 -1.210982 1.314292 2.137511 -0.371004 4.706989 -1.742255 -0.102932 -1.968874 -0.177888 0.802955 0.203758 -0.617046 -0.906478 2.564484 -0.001384 1.418532 -3.842401
wb_dma_ch_sel/wire_pri1 1.916745 0.616788 -1.081242 -0.435241 1.591492 -0.078587 -1.401411 -1.259662 2.098860 -0.189509 0.694058 2.447258 -0.740228 -2.587018 0.683540 -1.117681 -0.876404 0.469648 1.496488 -0.152495
wb_dma_de/always_4/if_1/if_1/cond/expr_1 3.678950 0.674862 -0.110342 -1.267237 1.204509 1.551125 -1.948047 3.047269 -1.160446 1.111898 -3.303725 -0.451637 -0.242698 -0.255458 -0.050571 -0.333240 0.233037 -2.431800 0.483281 -1.161257
wb_dma_rf/input_ptr_set 3.540520 1.401674 0.215521 -1.149206 0.430736 1.275296 -0.489281 -1.289189 1.342857 -0.222794 -0.369186 1.607659 -0.207931 -0.820628 -0.495897 0.718675 1.297291 -0.266023 1.848137 -0.543530
wb_dma_rf/always_2/if_1/if_1 0.363597 2.816453 0.786122 -1.096858 0.975290 -4.323574 -2.550101 -0.047381 1.508057 0.365995 -2.446237 2.421683 -4.588876 0.205075 -0.062014 -1.099371 -3.268781 -2.563221 -0.465763 1.579421
wb_dma_de/assign_77_read_hold -1.640270 -0.770940 -1.210213 0.823170 1.216425 -1.332154 -0.948317 0.075075 0.805137 -0.011871 1.119454 0.786555 -0.631339 -1.715343 1.219643 -1.795464 -2.244976 0.678783 -0.305537 0.329105
wb_dma_pri_enc_sub/input_valid -1.538255 -0.766657 -1.124652 0.852547 1.258656 -1.249769 -0.920158 0.040172 0.838959 -0.027232 1.121381 0.773281 -0.642840 -1.698748 1.203856 -1.767843 -2.213785 0.658370 -0.274185 0.294886
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.110599 0.699979 -0.922487 -0.430941 1.605946 0.080092 -1.416058 -1.248065 2.142949 -0.268936 0.736373 2.442820 -0.803276 -2.462219 0.633500 -0.982192 -0.776931 0.429356 1.640032 -0.252768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.294936 -0.602681 -2.741868 -1.165374 1.269251 2.906439 1.804279 6.376846 -2.088402 -0.560524 -2.126159 -0.197217 2.388981 -0.002251 -1.009436 -1.902328 2.224834 2.026518 1.558224 -2.938454
wb_dma_ch_rf/always_27/stmt_1 1.890828 1.429293 -1.325485 -2.107885 -0.237771 -2.312447 -2.227980 0.041385 1.510886 -1.191957 -1.984076 -1.254809 2.226135 -1.578743 1.234722 1.521708 -0.632232 -0.670440 -0.454472 0.628497
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -8.068000 1.212933 -3.958563 2.876520 0.707435 -3.255715 4.317724 0.816748 -5.278474 1.620254 -2.795797 -0.938638 2.602257 -5.263292 -1.876985 -3.764232 -2.859639 0.823337 -4.417065 4.139849
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 3.539824 3.173891 0.816322 -2.308585 -0.410008 0.891882 -0.029630 -3.913901 1.565566 -2.113408 -0.051334 -0.206100 1.918987 -0.618008 -1.102158 2.986169 0.762083 -0.954418 2.726770 2.773322
wb_dma_ch_sel/wire_valid -3.967756 1.675112 -3.720140 -1.537301 -1.925353 -2.005434 -0.865565 -0.975990 -2.082080 4.954572 0.041688 0.999990 3.151445 -0.982190 -2.647892 -0.174859 -0.442191 0.210849 0.511527 -0.826388
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.499035 -0.761593 -1.194991 0.806287 1.267378 -1.276723 -0.933229 0.122371 0.849050 -0.047259 1.153532 0.858280 -0.633082 -1.680680 1.207527 -1.832857 -2.170132 0.747928 -0.247667 0.263852
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.413370 0.621252 -0.018022 0.012811 0.890658 1.934487 0.118772 0.421332 0.445238 -0.065033 -0.262435 0.375157 -0.399849 -0.896512 -0.371680 1.012386 1.335173 0.205402 0.881306 -2.495960
wb_dma_de/wire_chunk_cnt_is_0_d 2.258848 -0.102634 -1.312962 -0.481987 2.432574 0.398673 -2.819773 3.207174 -0.361436 1.057473 -2.195235 0.307882 -0.821723 -1.880100 1.079349 -2.059350 -1.840269 -1.727728 0.278674 -1.003289
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 3.481843 1.410014 0.212212 -1.199385 0.375767 1.175453 -0.484093 -1.370773 1.326151 -0.186033 -0.363717 1.630605 -0.170842 -0.806969 -0.495032 0.725942 1.320396 -0.258896 1.801566 -0.399837
wb_dma_ch_sel/assign_109_valid 3.512641 1.658302 0.340624 -2.707677 -0.555956 0.727194 -2.004262 1.812186 -0.414517 0.250674 -2.256570 -0.200310 -1.225358 2.225572 -1.114005 1.112839 0.099810 -2.187904 0.851542 -0.687353
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.921806 0.642370 -0.970676 -0.450434 1.565677 -0.104561 -1.418646 -1.312691 2.105626 -0.203410 0.720456 2.447444 -0.802030 -2.437781 0.649145 -1.102211 -0.870580 0.426606 1.555466 -0.095547
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.169060 1.632093 1.217586 -0.327170 0.515002 -4.208997 -1.142188 2.942743 0.955121 -4.887536 1.596667 -2.423523 0.331300 7.147651 -0.676194 -1.870338 -0.287348 -2.424731 1.766539 2.106326
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.425634 0.191058 -2.441429 -0.732013 -1.274267 -1.455784 1.262234 4.740615 -2.023078 -2.128882 0.592864 -1.225250 3.651451 3.773365 -1.706374 -2.230143 1.420147 1.376794 1.134184 0.628912
wb_dma_de/assign_75_mast1_dout 1.708699 -0.817522 0.886997 1.892738 1.191392 3.475994 2.579263 -1.542209 -2.149097 -1.531229 -0.617360 2.137610 2.293476 -1.978727 0.384386 -0.147798 0.024849 1.649201 0.555929 4.458711
wb_dma/constraint_csr -1.856019 -0.509590 1.484779 1.059879 0.436198 0.104046 -0.989292 0.298967 -0.371823 1.293600 -1.215278 -1.574779 -1.178675 -0.313135 0.668056 0.827173 -2.326768 -2.009833 -1.770270 0.591364
wb_dma_ch_rf/always_5/if_1 -2.085827 -0.054038 -0.409661 0.484228 -0.715357 -0.737621 0.498731 -1.856667 -1.351991 -0.201208 -0.775822 -0.828846 -0.011386 -1.010951 -0.200271 -0.398424 0.810145 -0.729863 -2.694447 0.606594
wb_dma_ch_pri_enc/wire_pri21_out 1.825864 0.592653 -0.971097 -0.267297 1.712150 -0.030803 -1.400689 -1.245214 2.115844 -0.207321 0.784094 2.427417 -0.849249 -2.608945 0.698751 -1.093849 -0.952256 0.420386 1.506121 -0.235664
wb_dma_ch_sel/assign_157_req_p0 2.797155 1.985163 0.134987 -0.579007 -0.528688 -1.038104 -2.108785 1.775614 -0.723821 -0.498203 -0.679208 -1.224148 0.654340 2.626909 -1.138010 0.392190 0.848011 -2.763165 0.813456 -0.193495
wb_dma_wb_mast/assign_1/expr_1 -0.389786 -2.036347 -1.306559 4.395619 2.372473 1.166906 3.344146 0.406612 -1.862552 -2.760211 1.785439 1.728450 4.923309 -2.993638 1.077220 -3.515398 -1.781512 3.415130 0.559652 5.903833
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.408444 0.856863 -1.378558 -2.739370 -1.325018 -0.475921 -0.621019 3.118392 -1.375169 -1.112632 -0.642306 -0.197258 0.291313 3.769626 -1.395679 -0.444584 1.198957 0.070123 1.170464 -0.876752
wb_dma_de/reg_mast1_adr -2.154223 1.461987 -1.773239 -3.386712 -1.356508 -1.850649 1.764706 0.620685 2.240614 -1.148579 -0.060890 -0.889766 0.475536 0.006882 -1.671891 1.515665 -0.338000 3.020849 -0.639562 -2.250367
wb_dma_ch_pri_enc/wire_pri17_out 1.901912 0.621598 -0.959343 -0.368102 1.599244 -0.059692 -1.436163 -1.268440 2.111492 -0.241410 0.754368 2.402412 -0.802227 -2.474380 0.691583 -1.056310 -0.913972 0.418647 1.545310 -0.172633
wb_dma_ch_sel/assign_141_req_p0/expr_1 2.782159 2.022906 0.107763 -0.697836 -0.539649 -1.068511 -2.106486 1.617032 -0.784498 -0.443767 -0.850305 -1.124821 0.695129 2.538999 -1.167035 0.327365 0.782443 -2.812804 0.752636 -0.003477
wb_dma_ch_sel/input_ch2_csr -0.859903 -0.908911 -1.513396 -0.098015 -4.134272 -0.758345 -1.021822 -0.699787 -3.825881 0.083008 -2.678321 -0.251444 1.993341 -0.907048 1.255227 1.355973 -0.304345 -0.385176 -3.585444 4.576392
wb_dma_ch_rf/assign_13_ch_txsz_we 2.333737 0.819845 0.406188 -0.175548 2.199857 1.955042 -0.406560 0.529379 -0.479897 1.893764 -2.985419 -3.183716 3.134146 -3.052158 0.076111 -0.209377 1.952156 -3.468660 0.786433 -0.423224
wb_dma_ch_sel/assign_130_req_p0 1.351478 -0.826204 -1.386311 1.972567 1.579056 1.180854 0.715759 6.429789 -2.810722 0.176841 -1.825982 -2.840264 2.902750 0.030095 -0.300839 -1.761281 0.477436 -0.633838 -0.512688 -1.693185
wb_dma_ch_arb/always_1/if_1/stmt_2 0.610402 1.424610 -3.617352 -1.947044 -1.239704 -2.307822 3.228906 0.129307 2.125551 0.148820 -0.296541 1.496985 4.141134 -1.729260 -2.552905 -2.494008 4.294687 3.529531 -0.221200 -1.661791
wb_dma_ch_sel/assign_106_valid 3.677392 1.625442 0.317423 -2.823178 -0.666494 0.697300 -2.008345 1.934759 -0.427211 0.072680 -2.143693 -0.182717 -1.076767 2.525807 -1.232211 1.109265 0.217249 -2.048605 0.985551 -0.695683
wb_dma_ch_pri_enc/wire_pri28_out 1.655010 0.604238 -0.952102 -0.345201 1.506155 -0.198498 -1.362423 -1.307304 2.015591 -0.143203 0.687953 2.338283 -0.772563 -2.454261 0.666044 -1.154806 -0.902387 0.389487 1.393688 -0.047674
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.350110 0.648261 -0.028878 0.034539 0.923119 1.958397 0.155866 0.364359 0.403925 -0.028096 -0.279354 0.351619 -0.415148 -0.919334 -0.403776 1.047164 1.298718 0.228223 0.871061 -2.543801
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.974740 1.515069 -2.300095 -3.151509 0.072120 -0.676896 -1.971377 1.733355 0.645860 -1.219222 0.071325 2.108104 -0.545269 1.272302 -0.763938 -1.455472 0.306129 0.463847 2.468714 -0.976952
wb_dma_ch_rf/always_11/if_1/if_1 2.865797 -0.336429 -2.993721 -0.322568 2.540669 0.953669 -1.249516 4.592312 -0.908207 -0.056123 -0.917192 0.600400 0.127713 -1.647584 0.568780 -2.538451 0.436863 0.686496 1.055878 -3.582653
wb_dma_wb_if/wire_slv_adr -4.145933 -0.686311 0.459431 -1.398270 -0.019007 -5.611400 0.380634 0.245696 0.545691 1.539048 -2.171575 -0.769345 1.686494 0.489944 1.716852 -5.158177 -2.352846 -1.766031 -1.235671 7.452492
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.102809 -1.748029 -0.224401 0.321649 -0.255566 2.091691 -0.457180 0.762412 -2.339826 0.681551 0.044629 2.320977 -0.495352 1.968210 -0.405358 -0.621242 -1.475271 0.967624 -0.376352 0.676674
wb_dma_ch_sel/input_ch1_csr -0.903607 -0.990487 -1.561645 -0.067292 -3.971693 -0.724087 -1.105858 -0.631854 -3.734429 0.126649 -2.573731 -0.411246 1.959468 -0.944657 1.310922 1.382423 -0.392555 -0.406826 -3.517033 4.235164
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.481738 -0.710014 -1.087240 0.771878 1.154143 -1.186895 -0.878585 0.024698 0.773536 -0.049425 1.081782 0.786298 -0.578758 -1.641564 1.102813 -1.655751 -2.088426 0.654276 -0.259402 0.279037
wb_dma/wire_pt1_sel_i 1.594030 -1.722425 -0.003073 1.797199 1.164942 4.213327 4.642681 0.223015 -2.380214 -2.055612 -0.698876 2.004413 3.787122 -2.100376 -0.023741 -0.983249 -0.299825 3.620872 0.773066 5.086461
wb_dma_ch_sel/always_47/case_1/stmt_1 0.890650 -0.823785 -0.816571 -2.676818 -1.408712 -0.252984 -0.978904 0.532724 1.820043 -0.502152 -0.562403 -1.034740 1.001997 -0.646790 1.386766 1.808814 0.840357 1.384115 0.071574 -2.098799
wb_dma/wire_pt1_sel_o -4.005963 0.711573 -2.556853 1.124863 -2.352903 -2.620406 -1.140439 -0.221583 -1.558849 0.952392 -1.683208 -0.957485 -0.356805 -5.156652 -0.670750 -2.423769 -1.566107 -0.425066 -3.400275 1.100859
wb_dma_ch_sel/assign_127_req_p0/expr_1 4.622109 0.415221 -1.908982 -1.239538 1.291260 2.164322 -0.390766 4.731460 -1.786074 -0.102442 -2.014771 -0.186179 0.844762 0.195459 -0.601016 -0.907661 2.633209 -0.029632 1.439840 -3.821468
wb_dma_ch_pri_enc/inst_u16 1.638428 0.597138 -1.004344 -0.352236 1.544062 -0.235910 -1.412117 -1.317471 2.049840 -0.156269 0.708187 2.378885 -0.769908 -2.526939 0.700145 -1.134935 -0.985181 0.384723 1.405615 -0.051727
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.683350 0.361410 -0.221509 2.168656 0.035628 -1.903557 -0.258655 -0.002372 -0.346148 -0.759924 1.526518 -1.115283 2.066166 0.479801 -0.011438 -0.850285 0.679874 -0.813023 0.003297 0.697589
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.864924 -0.243651 0.035317 2.751780 0.260209 -1.806690 0.511264 -0.891627 0.610914 1.058737 2.227767 -1.539948 2.209352 -0.299225 -0.258690 -1.758918 2.650649 -0.996963 -0.187077 -1.254400
wb_dma_ch_sel/always_48/case_1 0.319592 1.495596 -3.624439 -1.979874 -1.338850 -2.360285 3.418699 0.047205 2.147487 0.090241 -0.335151 1.499025 4.111152 -1.780160 -2.656805 -2.375821 4.200096 3.701001 -0.370772 -1.591629
wb_dma_ch_sel/input_ch7_csr -2.843594 0.096315 -1.778594 0.192678 -2.818467 -1.277902 -0.267057 -1.145641 -3.493279 1.901752 -2.588156 -0.242198 1.424355 -1.865956 -0.336403 -0.131663 0.624702 -0.998163 -3.969454 2.257335
assert_wb_dma_rf/input_ch0_txsz -0.391260 0.554726 0.487550 1.046022 0.726742 -1.034112 -1.143642 -2.234292 1.137819 -1.069004 -0.216656 -2.220719 0.895426 -2.019733 1.111724 -0.779888 0.624870 -1.688228 -1.700661 0.887385
assert_wb_dma_rf -1.822058 1.011481 -0.060914 1.321494 0.781474 -2.907155 -0.919211 -2.250469 0.860449 -1.567755 -1.370711 -2.318207 0.645891 -3.043576 1.904645 -0.906418 0.371385 -1.453277 -3.768932 1.305295
wb_dma_ch_rf/reg_ch_am0_r 0.089042 -1.883312 -0.169483 0.275007 -0.293656 2.137778 -0.388378 0.824283 -2.370197 0.740536 0.049848 2.387675 -0.610658 2.085177 -0.427583 -0.605228 -1.512443 1.085119 -0.411664 0.606458
wb_dma_ch_rf/always_4/if_1 -4.436068 0.675626 0.446456 1.593851 -1.889162 -0.576259 0.562632 -3.556771 -2.517657 2.434340 -2.430776 -0.032543 -1.289780 -4.222096 -0.028099 0.065520 1.320350 -2.228672 -4.289608 1.818767
wb_dma_de/always_4/if_1/if_1/stmt_1 3.447723 0.672424 -0.210346 -1.274375 1.162295 1.429479 -1.897925 3.029064 -1.225989 1.227277 -3.425967 -0.509932 -0.248070 -0.332226 -0.044911 -0.372213 0.229128 -2.488748 0.344094 -1.190843
wb_dma_de/always_14/stmt_1/expr_1 4.113357 1.462077 -2.261721 -3.094508 0.197090 -0.568090 -2.022096 1.697203 0.804613 -1.303467 0.213161 2.169891 -0.652491 1.227426 -0.685998 -1.374336 0.283766 0.533929 2.594949 -1.098610
wb_dma_de/wire_use_ed 6.358338 -2.284528 0.243945 -4.792336 -1.167548 2.410192 -0.104350 3.964421 -2.954980 2.371048 -5.947345 6.689305 -1.551967 3.545255 0.720432 -3.530473 2.459763 1.031627 1.108184 2.471814
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -3.067527 3.031722 -0.999874 -0.298883 2.212673 -3.948384 -0.482961 -0.117688 1.632451 2.800273 -1.762239 -0.687399 0.117612 -1.419226 -1.848966 -1.002572 -3.585417 -1.978996 -0.949864 0.040077
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.825747 0.669392 -0.907881 -0.337368 1.587721 -0.022729 -1.336872 -1.268115 2.044513 -0.219065 0.704936 2.319997 -0.815608 -2.487011 0.642669 -0.992149 -0.804858 0.362359 1.458866 -0.197582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.259002 0.845685 -1.449941 -2.736772 -1.354317 -0.500291 -0.610225 2.996331 -1.395798 -0.967469 -0.729226 -0.178069 0.304505 3.465609 -1.367916 -0.421343 1.297807 0.093502 0.985733 -0.946821
wb_dma_ch_sel/always_7/stmt_1/expr_1 3.067443 1.632455 0.278567 0.191401 0.827509 2.821232 1.230477 -2.717285 -0.328133 -0.913664 -0.881188 1.236766 1.592542 -2.947657 -0.651953 1.725230 1.233888 0.162698 1.412338 1.490463
wb_dma_ch_sel/input_nd_i 4.613390 0.416596 -1.814536 -1.164832 1.321129 2.237443 -0.391549 4.599965 -1.650334 -0.132929 -1.878080 -0.095032 0.722227 0.173562 -0.562160 -0.829252 2.559592 0.056911 1.470078 -3.817203
assert_wb_dma_ch_sel/input_req_i 2.397693 0.615342 -0.014753 0.022010 0.898969 1.988323 0.174138 0.397910 0.457363 -0.045627 -0.221137 0.394049 -0.467499 -0.900789 -0.388411 1.078409 1.303054 0.232748 0.905046 -2.539239
wb_dma_ch_rf/reg_ch_rl -1.559154 0.505500 1.943515 -0.491357 -1.245021 -0.583813 -1.092891 -0.811044 0.447457 0.228928 -0.074304 -1.181416 -2.188989 2.282658 -0.472762 2.260180 -2.405266 -1.660404 -1.131125 0.962822
wb_dma_de/reg_paused -1.900635 1.069133 0.818379 1.340334 -0.184055 -1.365374 -1.287612 -0.495667 -0.236861 1.451144 0.806949 0.823490 -0.221933 -1.349051 0.247240 0.475899 -1.781885 -1.088930 1.641057 1.560226
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.097825 0.240829 -1.110750 0.745213 2.824744 2.122872 -1.119047 1.729646 -1.875730 0.301827 -2.615910 -0.017393 0.901805 -3.883936 0.886810 -0.816461 -1.798033 -1.303936 0.032430 0.809938
wb_dma_wb_if/wire_mast_drdy 3.110265 3.096743 -3.493278 0.256810 -0.874103 1.359411 -1.282961 -2.334592 -4.601983 -1.879890 0.964153 1.172623 2.128459 -1.421731 -2.243834 0.783081 1.992380 -0.789551 2.115577 0.557884
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.602817 1.630728 0.497427 -1.522820 -0.815169 1.178334 -0.044629 -0.677565 1.274542 -1.197635 1.016161 0.752930 -1.434777 1.931970 -1.478246 2.459229 1.162801 0.558950 1.550424 -2.030479
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 3.181175 1.718628 0.315717 0.160960 0.818498 2.872466 1.282689 -2.804872 -0.243046 -0.888749 -0.897008 1.280495 1.553516 -3.053888 -0.674195 1.842850 1.323961 0.200937 1.446340 1.443273
wb_dma_ch_sel/assign_100_valid/expr_1 -1.266417 -0.179251 -1.930894 -3.582749 -4.032720 -1.315228 -1.967375 0.140530 -2.908180 2.495885 -1.409508 -3.651824 3.438737 1.762278 -1.055781 -0.325816 4.184747 -2.678629 -0.481324 -1.534788
wb_dma_wb_if/inst_u1 -5.635678 1.312858 -2.114660 1.042689 -1.232509 -3.912048 1.010026 -2.183549 -2.792572 1.423767 -2.037182 -0.655705 0.675780 -3.657425 -1.125053 -3.270609 0.190013 -1.073291 -3.743855 2.309833
wb_dma_wb_if/inst_u0 -3.223449 4.375434 -3.017287 3.683060 1.117993 -4.039832 0.273597 -1.678312 -5.027859 -0.526639 -1.912367 0.834192 2.199705 -2.272985 -0.461929 -1.041449 1.300208 -1.986967 -4.761036 3.263305
wb_dma_ch_sel -4.006276 1.813022 -1.748114 -0.004020 -1.259469 -3.041097 -0.319219 -0.773845 -1.746569 3.693660 -2.718031 -0.189518 1.256083 -1.276083 -1.900217 -0.096293 -2.001635 -1.668947 -3.246167 1.662444
wb_dma_rf/input_de_csr_we 5.858520 0.866980 -0.600114 -0.334453 1.567035 3.675204 2.608983 0.213725 -2.725555 -0.613464 -4.164505 5.086177 1.289353 -1.938981 -0.827747 -1.237704 2.334346 1.731964 0.588081 2.674482
wb_dma_rf/wire_ch0_adr0 0.021685 -1.845342 0.288183 -5.017606 -4.683917 -0.646136 -1.094864 0.329459 -1.724763 0.949078 -1.717282 1.013503 -0.953487 5.385318 0.084837 -0.356385 0.660860 -0.043388 -0.801946 2.940160
wb_dma_rf/wire_ch0_adr1 -0.760439 0.812518 0.319680 2.816529 0.681639 -2.622200 -1.524447 -1.787210 0.675069 -1.586356 1.084297 -2.919582 2.538116 -1.272288 1.086143 -1.494166 1.092227 -2.371868 -1.504220 1.463846
wb_dma_de/always_9/stmt_1/expr_1 0.204834 -0.347596 -0.242493 1.192897 1.338049 2.180949 0.235956 3.008386 -3.945860 0.553789 -3.410805 -2.392843 1.610171 -1.598134 0.278196 0.253230 -0.992871 -1.730807 -1.571321 0.910337
wb_dma_ch_sel/always_42/case_1/cond 0.031953 1.954492 -0.567662 -0.501410 0.623602 0.198745 0.085412 -1.890903 -0.378211 0.773291 -3.139963 2.685933 -2.595633 -2.929506 -0.563512 1.274394 -2.060483 0.042045 -2.448131 0.953548
wb_dma_wb_slv/input_wb_cyc_i -3.356305 1.491743 -1.537263 2.744750 -0.571515 -2.695009 3.025000 2.287707 -4.257015 -2.210482 -1.474262 -2.638320 2.325288 -0.976614 -1.914910 -2.390781 -1.235780 -0.363783 -2.510605 4.263347
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 3.623442 1.452906 0.244666 -1.266077 0.377164 1.270304 -0.498208 -1.473054 1.406917 -0.222718 -0.372946 1.752350 -0.213368 -0.901929 -0.520592 0.715668 1.327897 -0.253684 1.881977 -0.404476
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.386007 1.306448 0.510712 -0.443372 0.284272 0.273343 1.353151 -3.200583 2.477981 2.584528 -1.127718 3.291809 -1.619776 -1.853743 -1.273902 -0.339569 3.323604 0.276093 -0.318951 -2.302132
wb_dma_de/reg_tsz_cnt 0.858431 0.064071 -0.772188 0.669397 3.402349 0.768598 -1.186541 0.508600 0.266796 1.787260 -1.843822 -2.348480 2.650098 -4.793201 1.195190 -1.969534 -0.083243 -2.696277 0.557945 -0.099975
wb_dma_ch_sel/reg_ndr 4.685998 0.439544 -1.921151 -1.219601 1.316473 2.291759 -0.385431 4.678818 -1.740620 -0.066524 -2.016367 -0.100549 0.798988 0.046018 -0.623529 -0.802195 2.644843 0.019699 1.456407 -3.956291
wb_dma_de/assign_83_wr_ack/expr_1 2.110648 0.216779 -1.068334 0.800004 2.882728 2.088757 -1.129886 1.756964 -1.843120 0.232388 -2.559560 0.007634 0.848081 -3.780091 0.916105 -0.872425 -1.916360 -1.315695 0.111698 0.938491
wb_dma_de/reg_de_txsz_we 3.329500 -0.105867 1.786904 2.168253 2.846528 4.281432 0.207130 3.625880 -2.299024 -1.013958 -1.620947 -2.276184 1.054405 0.084694 0.138168 1.466049 -1.452548 -1.914597 1.118531 0.522027
wb_dma_ch_rf/reg_pointer_sr -2.096352 -0.009775 -0.379842 0.628017 -0.683953 -0.618181 0.454039 -1.961789 -1.413400 -0.225407 -0.759504 -0.808229 -0.155166 -1.183765 -0.193213 -0.333731 0.850591 -0.782263 -2.809386 0.582064
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.466689 0.643722 -0.010639 0.063752 0.976728 2.025542 0.157815 0.455415 0.474387 -0.109673 -0.191315 0.387502 -0.471611 -0.897538 -0.355453 1.092876 1.291105 0.222618 0.954980 -2.618390
wb_dma_rf/input_de_adr1_we -0.515447 0.338197 -0.167966 2.010502 0.025251 -1.800196 -0.278473 0.157367 -0.349447 -0.766398 1.555285 -1.101980 1.967815 0.631723 0.014807 -0.833617 0.666998 -0.766335 0.069432 0.638888
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.028612 -3.562477 -0.880910 -3.101687 0.627144 2.293603 1.509237 4.093892 -1.422758 2.808922 -3.978322 1.926031 1.211645 -1.378547 1.138398 -3.621356 0.374872 2.157099 -0.233095 0.340302
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.929602 0.635266 -0.926545 -0.389012 1.578940 -0.060543 -1.386607 -1.306843 2.156231 -0.210469 0.736649 2.453597 -0.829350 -2.502523 0.680335 -1.080975 -0.890014 0.424806 1.538125 -0.173286
wb_dma_ch_sel/always_43/case_1/cond 0.696340 0.059007 -0.784847 0.567258 3.265987 0.757218 -1.221248 0.419518 0.293780 1.931979 -1.872666 -2.327743 2.485471 -4.859776 1.192093 -1.864668 0.013274 -2.707015 0.408564 -0.336881
wb_dma_ch_rf/reg_ch_adr0_r -3.156358 0.093848 -0.251175 -4.138219 -3.089660 -2.023073 -0.037056 -0.383288 -1.443041 1.911587 -2.125566 0.707179 -1.800358 3.291400 -1.334980 -0.957921 0.162918 -0.425304 -2.370972 1.320547
wb_dma_ch_pri_enc/input_valid -1.575506 -0.751763 -1.185426 0.808927 1.271769 -1.291017 -0.938641 0.068778 0.828866 -0.031715 1.155025 0.829475 -0.637479 -1.694601 1.186592 -1.809639 -2.230328 0.693031 -0.255021 0.266120
wb_dma_ch_pri_enc/reg_pri_out1 2.012867 0.642331 -0.899234 -0.416385 1.596535 0.027032 -1.391363 -1.282083 2.156485 -0.261336 0.756930 2.479469 -0.838025 -2.469872 0.644641 -1.045825 -0.839017 0.442070 1.624099 -0.200476
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.069952 1.732500 -1.749377 1.722192 -1.606526 0.498864 -1.220396 -2.788668 -4.190180 0.078355 0.983385 -0.354520 1.364877 -0.709258 -1.610122 1.098576 1.957190 -1.898109 0.196753 -0.077991
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.106319 1.019044 0.442168 -1.536620 -1.750813 -0.797664 -0.153314 -1.131120 0.820037 -1.049223 1.149269 0.358466 -0.980170 2.666143 -1.141479 1.382834 -0.114886 0.341775 0.578632 0.508089
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.464021 0.676914 0.131090 -0.088226 -0.257363 -0.756123 0.909478 -1.184370 0.251544 0.932337 -1.550085 2.329439 -1.859158 -0.344666 -0.541911 0.089493 0.019304 0.643329 -1.741209 0.155980
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.310497 -0.070158 -0.670884 0.487555 1.759939 -0.179472 -0.457262 -2.213031 3.068065 1.580825 1.621915 1.752664 -0.457771 -3.232016 0.436341 -2.045136 1.190889 0.274041 1.205958 -2.156939
wb_dma_ch_sel/input_req_i 2.848474 3.543079 0.904553 -2.392579 -0.622731 0.069770 1.030452 -4.671976 1.755678 -1.031262 -1.569377 1.915455 0.088347 -0.648220 -1.644953 2.826212 0.717544 -0.185066 0.898794 2.740846
wb_dma_rf/assign_4_dma_abort/expr_1 4.120709 1.508250 -2.346114 -3.144136 0.130735 -0.553688 -1.971985 1.650302 0.739207 -1.246838 0.081565 2.229852 -0.590946 1.083900 -0.720992 -1.409191 0.434940 0.575411 2.532418 -1.116994
wb_dma_rf/always_1/case_1/stmt_8 -0.292946 -0.972983 0.917894 -3.445580 -0.012920 -1.361832 -1.523580 2.834701 -0.827121 1.893744 -3.518416 -0.332788 -2.739412 0.928962 2.360789 -0.895914 -0.283565 -1.737771 0.136638 -0.096543
wb_dma_ch_rf/wire_ptr_inv 0.912306 -0.012936 0.209423 0.806480 1.137465 1.841230 1.029561 -0.542152 1.451086 1.722390 0.577601 -0.138559 -0.103245 -1.762575 -0.601627 0.019462 3.367159 0.143599 0.599022 -4.527648
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.349641 -0.224549 -0.927823 -0.671529 0.971946 -1.462679 -1.931269 0.157717 1.069103 -0.823049 1.054653 1.843923 0.386638 -0.018470 0.881119 -2.869100 -2.091437 -0.132282 1.947772 2.703958
wb_dma_ch_sel/assign_138_req_p0 3.059062 2.020057 0.007018 -0.777018 -0.528819 -1.032886 -2.222006 1.877653 -0.746436 -0.570785 -0.766898 -1.158996 0.823083 2.733807 -1.165482 0.260470 0.865465 -2.846617 0.940934 -0.134512
wb_dma_rf/always_1/case_1/stmt_1 -1.758454 1.203562 0.759464 1.114116 -0.164819 -1.456278 -1.463396 -0.363090 -0.192185 1.544576 0.662379 0.893504 -0.231962 -1.355515 0.192073 0.492895 -1.845823 -1.181002 1.720141 1.521955
wb_dma_rf/always_1/case_1/stmt_6 -4.772020 -1.034016 -0.357946 -0.207347 2.577782 -4.242423 3.066702 2.358643 -0.230626 1.146368 -0.920240 -2.561129 -0.268378 1.944952 -0.371616 -3.080549 -3.069310 -0.506147 -0.616074 0.630968
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.319301 0.252066 -2.477280 -0.665209 -1.294471 -1.500099 1.322839 4.574206 -2.042383 -2.058724 0.579512 -1.307013 3.690602 3.634122 -1.707268 -2.144398 1.505567 1.363039 1.010729 0.485157
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.369296 0.619737 -0.002683 0.057467 0.944803 1.975038 0.156311 0.489108 0.440114 -0.071207 -0.189225 0.311088 -0.463961 -0.834330 -0.344153 1.033710 1.266634 0.241282 0.893422 -2.584150
wb_dma_ch_sel/always_43/case_1 0.816411 0.123568 -0.859985 0.546233 3.368662 0.739479 -1.240283 0.505920 0.313590 1.844362 -1.876729 -2.287573 2.581816 -4.896629 1.155877 -1.999118 -0.076443 -2.688230 0.503480 -0.256263
wb_dma_ch_sel/assign_9_pri2 3.546558 1.455635 0.247000 -1.241918 0.368954 1.223553 -0.522563 -1.460351 1.382247 -0.222760 -0.356458 1.727050 -0.202882 -0.817769 -0.533980 0.720988 1.354009 -0.287749 1.873439 -0.353691
wb_dma_pri_enc_sub/always_1/case_1 1.963487 0.681359 -0.900413 -0.394626 1.624965 -0.060690 -1.449727 -1.391318 2.238488 -0.243344 0.787299 2.525436 -0.850479 -2.593398 0.708707 -1.054207 -0.885669 0.402695 1.613507 -0.115965
wb_dma_rf/always_2/if_1 0.073131 2.940322 0.600674 -1.258109 0.843512 -4.684824 -2.634880 -0.256462 1.410756 0.495357 -2.610462 2.527336 -4.539329 0.126556 -0.105294 -1.261375 -3.328324 -2.615574 -0.629438 1.835333
wb_dma/wire_dma_abort 4.111364 1.436179 -2.385621 -3.032865 0.274153 -0.557214 -1.996213 1.895995 0.716207 -1.251285 0.116748 2.161158 -0.597337 1.131632 -0.704247 -1.466494 0.341646 0.553182 2.510444 -1.284038
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 3.524627 3.175590 0.829165 -2.282259 -0.458082 0.974103 0.092366 -3.978845 1.537404 -2.171238 0.041955 -0.282653 1.988830 -0.613138 -1.193667 3.113309 0.866520 -0.880797 2.722199 2.751120
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.529196 1.438952 0.209318 -1.230407 0.360801 1.247488 -0.497852 -1.418222 1.368332 -0.179316 -0.393375 1.699995 -0.215558 -0.895386 -0.502356 0.762582 1.336021 -0.252389 1.821643 -0.441276
wb_dma_wb_if/input_wb_stb_i 2.728362 0.915739 0.417469 0.277786 -0.651627 -1.904792 -1.024582 3.302367 -0.542108 -3.274243 2.804851 -1.447168 2.086426 6.425762 -1.179807 -0.980270 0.256923 -1.070231 2.948775 1.687618
wb_dma_rf/input_de_txsz 2.308454 0.211190 -0.132809 1.357851 2.269844 3.935524 0.396916 3.273827 -3.540071 0.451021 -3.605153 -2.069273 1.253044 -2.433236 -0.022438 1.180387 0.053135 -1.584478 -0.698479 -1.211331
wb_dma_ch_pri_enc/wire_pri3_out 1.756895 0.644284 -0.972041 -0.388307 1.506700 -0.161290 -1.349426 -1.282947 2.015121 -0.170115 0.687603 2.362097 -0.730203 -2.401186 0.622337 -1.079997 -0.864929 0.406942 1.474948 -0.069676
wb_dma_ch_sel/wire_gnt_p1 -1.561313 -0.779011 -1.155162 0.809167 1.228611 -1.239168 -0.924688 0.040631 0.843647 -0.056816 1.121776 0.817110 -0.652982 -1.689405 1.169311 -1.783531 -2.208583 0.694010 -0.274783 0.259957
wb_dma_ch_sel/wire_gnt_p0 1.402606 2.123258 -2.489906 -2.398365 -2.199205 -1.438132 4.214329 -0.028025 1.333846 0.190495 -1.447744 0.558011 4.763896 -0.497192 -3.507247 -0.852311 5.775597 2.850287 -0.271661 -1.453408
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.442833 0.141895 -2.425331 -0.588079 -1.334329 -1.523213 1.351752 4.888687 -2.158380 -2.285429 0.689138 -1.414773 3.871421 3.982642 -1.751444 -2.239607 1.451089 1.351500 1.155759 0.702011
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.354755 0.642420 0.002058 0.019537 0.928202 1.937543 0.129049 0.392365 0.412837 -0.072186 -0.220920 0.389673 -0.411934 -0.902690 -0.357084 1.017054 1.264565 0.209549 0.906858 -2.469092
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.776859 1.176279 0.798317 1.185418 -0.191022 -1.408213 -1.405127 -0.468724 -0.211012 1.496149 0.689248 0.879226 -0.192631 -1.402566 0.221435 0.541970 -1.803401 -1.160752 1.659249 1.536833
wb_dma/input_wb0_err_i 3.976388 1.490071 -2.286820 -3.094398 0.108253 -0.665084 -1.950125 1.634186 0.773444 -1.248456 0.153751 2.197586 -0.619283 1.235203 -0.755276 -1.402431 0.324955 0.562356 2.510872 -1.030074
wb_dma_ch_sel/always_44/case_1/stmt_4 -3.464329 2.257237 -0.632091 0.666495 1.558200 -1.786789 1.006858 -0.791371 0.227493 1.000128 -0.559179 -0.327786 -1.197813 -2.076447 -1.567364 -0.509297 -0.582989 -0.515350 -1.827466 -1.779305
wb_dma_ch_sel/always_44/case_1/stmt_1 0.603417 0.555707 1.300264 -4.684577 -5.125838 -2.199603 0.104430 -2.331286 1.376618 -0.429211 0.256582 -0.681398 0.205430 5.049553 -1.564555 -0.089607 3.043044 -1.011146 0.661719 3.197588
wb_dma_wb_mast/wire_wb_data_o 1.933539 -0.797047 0.890953 1.891013 1.249007 3.727621 2.684804 -1.559790 -2.230343 -1.580113 -0.689639 2.224397 2.399472 -2.098173 0.372299 0.002701 0.119196 1.706287 0.664586 4.452625
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.282134 -1.122940 -1.219853 2.584123 3.464990 2.647110 0.336091 2.488024 -1.546155 2.106197 -1.469914 -1.710856 1.031147 -4.547441 0.712283 -1.536840 0.394970 -0.812035 -0.937382 -3.260097
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.405316 -0.715964 -1.126570 0.765712 1.231059 -1.169956 -0.928780 0.023069 0.903931 -0.104018 1.145282 0.824902 -0.647833 -1.698453 1.168181 -1.722846 -2.131088 0.699973 -0.176625 0.192571
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.343518 0.593743 -0.028725 0.011513 0.898784 1.906990 0.126593 0.389957 0.459582 -0.093701 -0.197828 0.376794 -0.426707 -0.904882 -0.364547 1.007053 1.247516 0.231725 0.875861 -2.474858
wb_dma_ch_sel/always_38/case_1/cond 2.291684 1.047411 -1.420861 -1.837932 0.203894 -1.659412 -3.220773 0.778529 1.295798 -2.086133 -0.628819 -3.471854 3.991049 -1.780839 1.815186 1.518091 -0.873533 -1.580645 1.136621 0.848532
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 3.500223 2.244659 0.338010 -0.819845 1.345585 1.737625 0.164172 -2.892011 0.710524 -1.081928 -1.228760 -0.631064 3.073337 -3.344526 -0.044641 1.668364 0.961840 -1.285235 2.159686 2.414817
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.649961 0.246632 -0.255524 1.090836 2.202685 4.000075 0.275614 3.385062 -3.372245 0.427396 -3.537457 -1.906819 1.218943 -2.324847 -0.069834 1.157648 0.264484 -1.455466 -0.529123 -1.428323
wb_dma_de/assign_4_use_ed 5.926558 -2.336931 0.188012 -4.839060 -1.217220 2.247856 -0.056705 4.035591 -3.147171 2.586513 -6.140251 6.586462 -1.701854 3.509059 0.708377 -3.612403 2.405970 0.920884 0.758860 2.436386
assert_wb_dma_wb_if/assert_a_wb_stb -3.335690 0.956594 -1.315651 1.381247 -2.919508 -1.497414 -0.113017 -0.232494 -1.823020 0.791189 -1.870695 -1.387696 -0.201728 -4.319689 -1.253802 -1.117748 -0.606672 -0.467598 -3.044217 1.153170
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.561642 -0.121569 -0.374455 -0.102186 1.739104 2.319961 -1.312365 4.942573 -2.086715 1.287433 -3.273996 -1.774006 -0.473709 -0.267249 0.095183 -0.036575 0.226276 -2.035406 -0.478101 -3.304541
wb_dma_ch_sel/assign_132_req_p0 1.352109 0.329648 -0.421126 0.076091 -0.369713 -0.407026 0.790135 2.588321 0.043770 0.665382 0.118998 -1.707789 2.544039 1.967509 -1.787103 -1.647966 2.393986 -0.871803 0.886243 -1.128701
wb_dma_ch_rf/always_25/if_1 -0.781604 -0.260371 -1.229170 -1.842440 -1.216268 -2.361292 -0.885963 0.014646 1.514456 -1.400265 -1.507299 -1.315411 0.721218 -2.121717 2.492000 1.674458 0.543100 1.393008 -2.254654 -1.282504
wb_dma_de/wire_rd_ack 1.819822 0.223931 -1.130346 0.923068 2.963414 1.990657 -1.111234 1.602278 -1.764860 0.295375 -2.505876 0.049809 0.817532 -4.057356 1.002823 -0.917289 -1.982924 -1.208685 -0.069656 0.906458
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.494220 0.907093 -1.409527 -2.891125 -1.454369 -0.480533 -0.659510 3.109528 -1.386508 -1.159805 -0.594016 -0.136324 0.218534 3.792632 -1.458209 -0.353510 1.306969 0.153931 1.159940 -0.970373
wb_dma/wire_slv0_adr -4.285950 -1.026111 0.854926 -1.238841 -0.151992 -5.113182 0.047682 0.550364 0.240167 1.816269 -2.694631 -1.751543 1.909578 0.872841 1.568138 -4.679931 -3.051823 -2.518429 -1.895803 7.714515
wb_dma_wb_slv/input_wb_stb_i 2.857465 0.966101 0.456074 0.311692 -0.621872 -1.963706 -1.049786 3.255652 -0.499561 -3.376801 2.893367 -1.445955 2.161795 6.540593 -1.175733 -0.933661 0.266369 -1.123650 3.017831 1.795365
wb_dma_ch_sel/assign_96_valid/expr_1 0.935438 -1.574780 -2.788594 -3.843825 -5.043416 -1.577300 -3.246911 0.474464 -3.064449 0.849305 -1.890097 -0.360477 1.966770 2.240736 0.967453 -0.152928 1.449029 -0.670685 -0.984724 1.516266
wb_dma_ch_sel/always_4/stmt_1 2.633155 1.164684 -1.528398 -2.212439 0.179949 -1.618950 -3.299715 0.758599 1.466675 -2.115332 -0.636921 -3.280740 3.993555 -1.776494 1.754142 1.498437 -0.761245 -1.486940 1.368958 0.759887
wb_dma_rf/wire_pointer2_s -2.187983 -0.022712 -0.410450 0.572647 -0.732692 -0.714889 0.433204 -1.823459 -1.392794 -0.110695 -0.732403 -0.820584 -0.121264 -1.003903 -0.198138 -0.414981 0.733985 -0.817648 -2.749682 0.570227
wb_dma_de/reg_chunk_dec 1.989812 -0.070404 -1.248415 -0.455638 2.329742 0.269058 -2.794917 3.106874 -0.488851 1.158432 -2.333662 0.202809 -0.811145 -1.901050 1.065930 -2.018521 -1.869916 -1.850561 0.099835 -0.869589
wb_dma_de/reg_chunk_cnt_is_0_r 3.657323 0.591811 -0.176464 -1.270594 1.137981 1.515656 -1.896400 3.188381 -1.298401 1.168849 -3.386977 -0.547645 -0.129346 -0.160304 -0.076327 -0.375078 0.321732 -2.476002 0.420635 -1.149513
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.517374 -0.749291 -1.114156 0.820885 1.216549 -1.241108 -0.923910 -0.019845 0.827067 -0.058654 1.130924 0.778131 -0.660623 -1.700598 1.184330 -1.700572 -2.163576 0.687845 -0.258408 0.278555
wb_dma/wire_wb0_cyc_o -1.625820 -0.775965 -1.250573 0.780673 1.189486 -1.361799 -0.973660 0.107388 0.763998 -0.006171 1.080147 0.794934 -0.589981 -1.659719 1.161707 -1.869432 -2.194065 0.672595 -0.298041 0.328431
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 3.458236 1.398685 0.218646 -1.192749 0.372049 1.212929 -0.492809 -1.376933 1.317214 -0.200048 -0.350461 1.660269 -0.194327 -0.805981 -0.521223 0.692421 1.259176 -0.245613 1.827119 -0.383162
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -2.425932 0.051205 -3.290501 -1.782806 -1.229372 -0.285417 0.883402 -1.523020 -2.158451 3.329262 -0.748778 1.234939 3.167924 -0.084198 -2.122335 -1.211790 0.936477 1.294937 -1.062591 -0.159143
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.726192 1.587417 -1.400641 -0.470092 0.237563 0.102866 3.844800 -0.020478 0.771626 2.018649 -1.827143 1.780950 0.751538 -1.711989 -3.634571 -2.272769 1.381122 1.521943 -1.442541 -0.288097
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.894294 -0.256049 0.034309 2.665642 0.205109 -1.831147 0.576493 -0.830914 0.686355 1.031204 2.212128 -1.537931 2.199516 -0.260819 -0.286214 -1.749478 2.658334 -0.850469 -0.240597 -1.347983
wb_dma_ch_rf/reg_ch_adr1_r -1.921542 -0.371523 0.019356 2.750389 0.209821 -1.824769 0.622411 -0.790205 0.744728 0.998139 2.383686 -1.635447 2.281374 -0.173333 -0.273487 -1.781933 2.781027 -0.823981 -0.200057 -1.458313
wb_dma/input_wb0_cyc_i -0.881188 0.278145 -1.138733 2.790555 3.044482 -0.574340 5.396372 3.250437 -4.469163 -3.650469 -0.007170 -1.174077 4.991610 2.120924 -0.714488 -1.657194 -0.890383 1.537237 -0.004744 5.167005
wb_dma_ch_sel/always_8/stmt_1 2.725480 1.973228 0.331717 -1.227422 0.115643 0.372928 0.522689 -2.430202 1.505999 0.849463 -1.953961 3.858829 -2.062598 -1.088176 -1.053463 0.742152 1.252871 0.408828 -0.121805 -0.348925
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.810461 2.280952 0.410182 0.066572 0.646473 2.200814 2.175613 -3.707241 -0.023941 0.017701 -2.492173 3.655977 -0.334085 -3.193884 -1.137911 1.826576 1.227538 0.906593 -0.261410 1.509496
wb_dma_wb_slv -5.643123 1.286250 -2.198188 0.924808 -1.269505 -3.932850 1.061928 -2.131368 -2.761737 1.485318 -2.028862 -0.688046 0.832759 -3.503457 -1.226498 -3.309989 0.144801 -1.053701 -3.804878 2.277308
wb_dma_de/inst_u0 -3.000128 -2.159233 -2.190583 -3.282626 -3.218350 -0.665936 -0.459270 0.486235 -0.616706 1.353448 -1.789230 -0.589508 1.017437 0.117494 0.851796 0.628727 0.309266 2.231010 -3.644567 -1.365909
wb_dma_de/inst_u1 -0.395025 -2.373546 -1.466948 -1.973082 -1.145519 0.395625 1.837061 1.471970 2.349181 0.711341 0.043198 -1.575478 2.963503 -1.487705 0.754741 -0.231528 2.433957 3.130459 0.144841 -2.983790
wb_dma_pri_enc_sub/input_pri_in 1.835988 0.659331 -0.940368 -0.345051 1.597818 -0.060189 -1.357758 -1.278465 2.100761 -0.191817 0.711138 2.359773 -0.816492 -2.532850 0.652861 -1.027138 -0.883825 0.398642 1.492832 -0.235000
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.698940 -0.055408 1.705953 2.113149 2.812101 4.381776 0.177095 3.703708 -2.383614 -1.126227 -1.566483 -2.201052 1.252002 0.113078 0.094598 1.481916 -1.302601 -1.828775 1.327198 0.516397
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 3.468248 1.380430 0.242832 -1.139819 0.412760 1.223808 -0.457039 -1.315736 1.289995 -0.200399 -0.337951 1.629047 -0.223006 -0.809992 -0.527837 0.726613 1.333447 -0.256782 1.816247 -0.523062
wb_dma_ch_sel/assign_146_req_p0/expr_1 2.957964 1.998501 0.169171 -0.668001 -0.546501 -1.088603 -2.237927 1.940709 -0.763530 -0.627198 -0.701753 -1.289385 0.788293 2.938329 -1.140192 0.306949 0.752812 -2.904415 0.927785 -0.045287
wb_dma_ch_sel/assign_101_valid/expr_1 -1.432769 -0.194282 -1.949888 -3.519573 -4.114737 -1.428048 -1.920727 0.168455 -3.049422 2.494387 -1.467536 -3.562434 3.350558 1.941712 -1.096202 -0.357944 4.033642 -2.611054 -0.716053 -1.295425
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.386990 0.616854 0.006217 0.011823 0.900599 1.930362 0.160244 0.393101 0.449129 -0.076044 -0.256461 0.394159 -0.449159 -0.878032 -0.353554 1.032863 1.294870 0.239675 0.923220 -2.499411
wb_dma_de/reg_de_adr1_we -0.575257 0.323490 -0.190660 2.078585 0.003572 -1.834096 -0.288231 0.118148 -0.310363 -0.771322 1.580143 -1.131236 1.951288 0.656061 -0.004453 -0.808201 0.670588 -0.761907 0.041810 0.652738
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.540549 2.123520 -2.698320 -2.931269 -0.379155 -2.571654 -1.408525 -0.506363 1.851848 -2.417754 -1.047325 0.132757 3.380413 -1.668330 0.715612 0.756714 1.274838 0.900445 1.078790 0.415148
wb_dma_ch_sel/always_46/case_1 0.126489 -1.814101 -0.217266 0.309945 -0.273660 2.148159 -0.439143 0.801826 -2.438233 0.727982 0.048884 2.374643 -0.505001 1.997600 -0.441504 -0.638118 -1.497180 1.020417 -0.398756 0.626034
wb_dma_ch_rf/assign_11_ch_csr_we -2.550825 -1.519200 -3.215350 -3.271749 -0.979800 -1.122323 2.400054 -0.857489 -2.940890 2.543447 -2.904360 -1.249297 3.818465 0.984505 -1.939243 -2.115277 0.475821 0.633099 -2.121372 1.130977
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.190332 0.336668 1.632211 2.429808 1.771031 3.681320 0.815353 -0.644745 -1.435686 0.485767 -1.869954 -1.658323 0.071479 -3.236615 0.142989 3.017772 -1.110427 -1.370339 -1.200333 -0.059520
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.579582 1.477567 0.196411 -1.212995 0.405675 1.256506 -0.448279 -1.432375 1.317154 -0.162138 -0.409009 1.674821 -0.223841 -0.878335 -0.522273 0.754483 1.358471 -0.283149 1.812315 -0.501737
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.632340 0.115020 -2.464781 -0.745074 -1.232588 -1.329088 1.297623 4.939208 -2.090672 -2.231617 0.614990 -1.224804 3.714669 3.878186 -1.673894 -2.262812 1.446416 1.459839 1.225990 0.548424
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.523342 0.857753 -1.434460 -2.855036 -1.404141 -0.466331 -0.636402 3.201932 -1.368950 -1.134708 -0.631569 -0.195083 0.285699 3.799602 -1.402875 -0.438396 1.264040 0.147711 1.181440 -0.981473
wb_dma/wire_de_adr0_we 0.217690 1.148101 0.461705 -1.644956 -1.855454 -0.855803 -0.185295 -1.239646 0.845136 -1.110900 1.207861 0.428115 -1.018254 2.844358 -1.197342 1.461272 -0.092189 0.317080 0.661602 0.540190
wb_dma_wb_slv/wire_rf_sel -1.488562 4.107797 -0.434115 3.130302 3.148972 -4.755926 0.198657 2.070988 -1.148706 -2.640800 1.369257 -1.574114 0.165734 3.327478 -1.108115 -0.509387 -1.469572 -2.541528 -1.040827 0.761938
assert_wb_dma_wb_if -3.361053 1.006753 -1.225240 1.186034 -2.898557 -1.623721 -0.356113 -0.382495 -1.730240 0.924651 -1.897151 -1.396870 -0.386822 -4.041657 -1.196746 -1.039252 -0.536385 -0.714345 -3.074599 0.947737
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.387958 0.637440 0.012495 0.048769 0.904290 1.979145 0.136364 0.388378 0.450083 -0.071652 -0.228059 0.401678 -0.459047 -0.920908 -0.357172 1.058987 1.286496 0.235341 0.877455 -2.539090
wb_dma_ch_sel/assign_120_valid 3.617638 1.704371 0.280347 -2.768246 -0.574500 0.716480 -2.017349 1.742677 -0.407579 0.166647 -2.268108 -0.075541 -1.150671 2.166728 -1.179104 1.123219 0.153253 -2.114203 0.865129 -0.622540
wb_dma/wire_wb1s_data_o 1.751387 -0.841544 0.860824 1.952736 1.249484 3.672101 2.687001 -1.576311 -2.252653 -1.554652 -0.733341 2.118294 2.416229 -2.185129 0.374547 -0.049556 0.076247 1.689879 0.548514 4.442657
wb_dma_de/wire_adr0_cnt_next1 -3.060352 -2.279306 -2.098011 -3.134480 -3.225436 -0.557958 -0.451804 0.525825 -0.743310 1.349042 -1.699772 -0.552060 0.865143 0.302217 0.804586 0.656797 0.223836 2.210735 -3.589680 -1.312829
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.391024 0.643119 -0.013035 0.041951 0.912274 1.910751 0.136223 0.385304 0.456583 -0.112806 -0.217299 0.389563 -0.422108 -0.890331 -0.330804 1.000601 1.231091 0.238511 0.910137 -2.446667
wb_dma/wire_pt0_sel_o 1.612563 -1.741904 0.000990 1.860330 1.153330 4.244071 4.689862 0.253619 -2.550173 -2.079968 -0.732846 1.924428 3.949023 -2.050979 -0.053587 -0.983205 -0.207265 3.603259 0.720913 5.192559
wb_dma/wire_pt0_sel_i -3.652024 0.537333 -2.589153 1.217757 -2.102985 -2.379971 -1.163558 0.168430 -1.428962 0.758713 -1.433831 -0.853700 -0.307792 -5.068444 -0.552558 -2.514986 -1.756878 -0.180072 -3.004325 1.018542
wb_dma_ch_rf/always_11 2.945340 -0.305803 -3.097762 -0.392689 2.487750 0.931851 -1.261586 4.734030 -1.014190 -0.092678 -0.928538 0.568978 0.208186 -1.561026 0.541131 -2.663269 0.444994 0.649520 1.065313 -3.619117
wb_dma_ch_rf/always_10 4.190817 1.458916 -2.411017 -3.116074 0.242266 -0.500738 -1.985638 1.815210 0.732292 -1.255910 0.111838 2.209607 -0.580791 1.069439 -0.691803 -1.473281 0.396914 0.584123 2.567680 -1.192582
wb_dma_ch_rf/always_17 0.974105 0.176497 -0.800429 0.576968 3.314678 0.915727 -1.112695 0.355792 0.235653 1.832987 -1.936211 -2.377830 2.669554 -4.892598 1.100139 -1.761093 0.166377 -2.734889 0.557327 -0.250392
wb_dma_ch_rf/always_19 -1.856349 -0.520012 1.484355 1.025629 0.432041 0.147461 -0.952803 0.353206 -0.382227 1.312178 -1.249753 -1.595523 -1.233551 -0.343850 0.688771 0.820691 -2.270571 -1.979021 -1.782894 0.533642
wb_dma_ch_rf/input_de_csr_we 5.885061 0.993476 -0.470136 -0.229617 1.679859 3.749790 2.591813 -0.010327 -2.608557 -0.709321 -4.127135 5.093660 1.207255 -2.225756 -0.743554 -1.007080 2.253636 1.697441 0.642618 2.690001
wb_dma_ch_sel/assign_147_req_p0 3.055445 1.923480 0.119319 -0.715724 -0.469561 -0.898511 -2.234258 1.926264 -0.718123 -0.524978 -0.737914 -1.123405 0.621071 2.738153 -1.128246 0.322425 0.781050 -2.778188 0.916069 -0.251842
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.299768 0.201736 -2.461796 -0.692096 -1.329350 -1.514138 1.303795 4.663816 -2.016688 -2.094543 0.571702 -1.297078 3.568831 3.713919 -1.705040 -2.131476 1.451160 1.367762 1.006966 0.531569
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.711024 -0.184295 0.145338 -0.065309 0.768457 0.249318 -0.276860 2.675207 -0.322475 -0.938102 0.161683 -0.472732 0.386856 1.875576 0.073648 -0.737002 -0.275368 -0.241035 1.246050 0.075441
wb_dma_wb_if/wire_slv_dout -1.834216 -0.111038 2.120322 0.113439 -2.826648 -3.510866 0.022342 -2.424356 -3.381280 0.575741 -0.047416 -1.276300 2.883326 3.314499 -1.006835 -4.642770 1.004445 -4.611607 2.084780 9.283663
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.202108 2.579130 0.254392 0.014232 1.330728 -0.942953 -3.035532 -0.031648 -0.287032 0.560028 -0.575688 -0.716833 1.136755 -2.827492 0.505884 0.974253 -3.681496 -3.007977 2.841000 3.274987
wb_dma/wire_pointer 1.343603 1.238267 0.569883 -0.413701 0.284481 0.287132 1.289961 -3.147177 2.478105 2.570055 -1.046903 3.183259 -1.649686 -1.717166 -1.207703 -0.331497 3.231313 0.289624 -0.270347 -2.326350
wb_dma_de/assign_75_mast1_dout/expr_1 1.845391 -0.848588 0.865445 1.872573 1.204268 3.645149 2.622225 -1.561174 -2.109951 -1.570703 -0.646038 2.161831 2.329862 -2.092040 0.379238 -0.070346 0.123807 1.710941 0.623655 4.350908
wb_dma/wire_ch3_csr -0.775746 -0.993953 -1.738381 -0.257896 -4.196291 -0.730142 -1.222924 -0.724738 -3.889922 0.081973 -2.665597 -0.284604 2.041876 -1.109596 1.432153 1.482165 -0.175862 -0.284963 -3.505402 4.297746
wb_dma_ch_rf/assign_27_ptr_inv 0.806772 -0.012606 0.244583 0.882199 1.102075 1.781655 1.019318 -0.567173 1.489809 1.731946 0.635804 -0.211565 -0.085240 -1.719779 -0.627002 0.016103 3.343226 0.060826 0.589038 -4.499070
wb_dma_de/reg_adr1_inc -0.592812 0.357281 -0.198135 2.014759 0.024341 -1.806799 -0.276218 0.102912 -0.373736 -0.759771 1.456322 -1.104160 1.972183 0.535361 -0.000212 -0.843449 0.643111 -0.784203 0.015276 0.696537
wb_dma_ch_sel/input_ch6_csr -2.850858 0.049373 -1.752907 0.123098 -3.158083 -1.304328 -0.220610 -1.374888 -3.396502 1.757920 -2.338258 -0.219581 1.611241 -1.547806 -0.369563 0.002951 0.804607 -0.842972 -3.970011 2.387520
wb_dma_de/input_mast0_err 4.021775 1.430207 -2.330676 -3.039644 0.160568 -0.596283 -1.953877 1.772753 0.691744 -1.181083 0.149951 2.147196 -0.601457 1.164574 -0.705719 -1.428296 0.422045 0.550085 2.470373 -1.206443
wb_dma_de/assign_68_de_txsz/expr_1 2.839902 0.851311 -0.164979 0.321150 2.680008 2.903525 -0.663312 3.060247 -2.465507 0.146805 -3.834778 -3.786619 2.657697 -2.784909 0.493051 1.141468 -0.095094 -2.868945 0.159724 -0.406217
wb_dma/wire_ch2_csr -1.046507 -1.101351 -1.593003 -0.272769 -4.106948 -0.795794 -1.145982 -0.632650 -3.841364 0.200184 -2.746694 -0.334679 1.895460 -0.888849 1.482948 1.380249 -0.255664 -0.326138 -3.645166 4.240788
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.717060 0.581420 -0.952625 -0.356698 1.498289 -0.162197 -1.360755 -1.287976 2.046801 -0.184672 0.703610 2.344565 -0.784025 -2.485517 0.644699 -1.113119 -0.872020 0.399712 1.415047 -0.099436
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.400081 0.635863 -0.024641 -0.002176 0.940045 1.983387 0.112394 0.371051 0.476664 -0.083403 -0.230056 0.415644 -0.443732 -0.913436 -0.372402 1.050270 1.262150 0.235872 0.917047 -2.517488
wb_dma_rf/input_ndnr 3.774675 0.798617 -1.315172 -0.288408 1.415556 2.817125 1.487455 0.615120 -1.208896 0.853968 -1.576638 0.136384 3.063211 -2.560684 -1.087071 -1.126425 4.531888 -0.171337 1.783943 -1.970708
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.418570 0.661752 -0.027309 0.040882 0.916189 1.957127 0.118421 0.379354 0.485356 -0.118238 -0.209722 0.429443 -0.477606 -0.908057 -0.352890 1.034874 1.288536 0.220024 0.921839 -2.529042
wb_dma_de/always_19/stmt_1 -2.342862 1.554412 -1.768340 -3.215667 -1.255490 -1.908117 1.727720 0.451192 2.119582 -0.943292 -0.225038 -0.919725 0.402353 -0.274822 -1.666773 1.475954 -0.415238 2.793417 -0.864458 -2.185854
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.968886 -0.011870 1.755802 -0.311714 0.221315 -0.124568 -1.992334 0.350844 -0.043371 0.532096 -1.188064 -0.511892 -0.255897 1.248000 0.378149 -0.213169 -2.279574 -2.762654 0.408941 3.055109
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.905507 -4.642367 1.438468 -3.642840 -1.652577 1.094472 -2.358494 0.888446 1.148923 2.520244 -1.196978 3.503446 1.254557 2.745715 1.773511 -4.386138 0.101481 -0.066920 2.041985 4.149457
wb_dma_ch_sel/assign_139_req_p0/expr_1 2.891624 1.918636 0.240206 -0.663465 -0.546075 -0.950471 -2.165218 1.883121 -0.710175 -0.533423 -0.708393 -1.220536 0.678442 2.844070 -1.138801 0.318289 0.734616 -2.842640 0.874019 -0.005899
wb_dma_de/assign_78_mast0_go/expr_1 -1.394740 -0.733391 -1.109393 0.757602 1.219303 -1.161691 -0.926234 0.087707 0.811270 -0.075926 1.089867 0.765701 -0.593942 -1.581637 1.107707 -1.670779 -2.082628 0.678023 -0.173835 0.209834
wb_dma/assign_6_pt1_sel_i 1.794087 -1.751591 0.044622 1.749929 1.138204 4.281455 4.547488 0.229514 -2.395392 -2.033453 -0.702161 2.144040 3.738912 -1.947433 -0.031307 -1.076331 -0.198914 3.587255 0.861766 5.099881
wb_dma/wire_mast1_adr -2.100952 1.409738 -1.820783 -3.331646 -1.235680 -1.772544 1.780193 0.623563 2.362898 -1.118091 -0.136521 -1.031217 0.594357 -0.305981 -1.541833 1.522811 -0.371542 3.000967 -0.679669 -2.360646
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.624416 -0.759970 -1.202170 0.837751 1.261195 -1.317639 -0.950883 0.064579 0.839018 -0.020332 1.146549 0.814204 -0.653779 -1.712762 1.213554 -1.793588 -2.227491 0.692077 -0.275475 0.297990
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 4.122387 1.447777 -2.257235 -3.109611 0.178031 -0.620658 -1.966547 1.812935 0.662368 -1.259454 0.109375 2.164936 -0.506108 1.312941 -0.681143 -1.541149 0.324025 0.479998 2.592696 -0.912777
wb_dma_rf/input_dma_busy -2.979306 1.703104 -0.468737 -0.681692 2.708214 -2.633927 0.040735 0.288124 1.543989 2.813279 -3.577407 -2.732226 -0.686173 -0.407045 -1.742328 -0.765485 -3.883203 -2.787511 -3.979494 -0.823346
wb_dma_de/reg_adr1_cnt -0.946525 -1.895971 -1.633712 -0.092146 -1.085822 -1.351600 1.434670 1.467830 1.923439 0.006008 1.301415 -2.494692 4.651647 -1.030639 0.760999 -0.977485 2.933383 2.195982 0.068563 -2.219467
wb_dma_ch_sel/always_42/case_1/stmt_4 2.584095 2.219926 0.428456 0.122531 0.607860 2.048040 2.122398 -3.669200 -0.007783 0.063379 -2.398058 3.461780 -0.338631 -3.121671 -1.116571 1.774434 1.154085 0.852139 -0.350257 1.498817
wb_dma_ch_sel/always_42/case_1/stmt_2 1.595407 0.924271 -0.805766 0.921242 2.003049 1.592082 0.342784 -2.686607 0.543727 -0.896656 0.234618 1.949477 0.917078 -4.532304 0.454706 0.072905 -0.832965 0.779458 1.153817 1.654277
wb_dma_ch_sel/always_42/case_1/stmt_3 3.181495 1.689672 0.307290 0.055737 0.819525 2.763171 1.108227 -2.717683 -0.136125 -0.880698 -0.832383 1.290205 1.478307 -2.891968 -0.615292 1.733129 1.253538 0.139426 1.464868 1.389219
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.011248 -0.687726 1.117808 -0.417762 -1.799176 1.465562 1.569781 2.718058 -3.262519 0.780614 -4.150585 0.631625 -0.541154 1.086851 -0.122257 0.511297 -1.469611 -0.380193 -2.442672 4.615638
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -4.292248 0.604200 0.383299 1.506262 -1.810251 -0.601111 0.578391 -3.552024 -2.507072 2.301242 -2.418877 -0.087307 -1.220138 -4.079548 -0.078036 -0.017487 1.421883 -2.234582 -4.259025 1.773786
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 2.163429 -1.079527 0.846778 -0.043137 -2.449986 -0.901189 0.704616 4.928192 -0.647910 -1.980141 1.309572 -2.608566 4.200467 7.119018 -1.688760 -1.748034 -0.169696 -0.509598 1.743676 4.153035
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.583982 -0.775193 -1.149044 0.816852 1.264354 -1.270480 -0.924227 0.020944 0.890391 -0.056372 1.161777 0.860676 -0.676759 -1.748365 1.202969 -1.782577 -2.245078 0.700374 -0.248439 0.249978
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.799781 -5.281718 0.852308 -3.497798 -1.457268 1.802546 -0.479817 2.410635 0.989494 1.896273 -1.166903 3.424508 2.242131 2.678415 1.340998 -5.032460 -0.478707 1.626439 2.291818 4.780354
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.772507 0.818989 -1.317931 -0.450833 1.341265 2.845345 1.551815 0.485059 -1.223125 0.965152 -1.700221 0.221766 2.968881 -2.614261 -1.149408 -1.111177 4.670312 -0.112466 1.689073 -2.018532
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.400795 1.411956 0.215260 -1.145205 0.374477 1.179643 -0.458500 -1.390109 1.335947 -0.194939 -0.336077 1.629245 -0.194701 -0.807605 -0.524433 0.709713 1.303112 -0.238200 1.775159 -0.438880
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.854972 -1.246743 -2.786540 -1.081833 0.311861 1.024998 1.683746 5.969892 -2.571082 -0.453173 -1.773987 -0.671265 2.854865 0.814024 -0.666462 -2.831142 1.097257 1.899289 0.589163 -0.658019
wb_dma/wire_txsz 0.854777 0.041473 -0.755610 0.637682 3.334855 0.981023 -1.112667 0.591747 0.134816 1.866470 -2.023933 -2.444018 2.616054 -4.810138 1.144814 -1.808250 0.029120 -2.680490 0.408195 -0.296621
wb_dma_de/always_14/stmt_1 4.052739 1.477121 -2.312759 -3.122139 0.142555 -0.635833 -1.972357 1.640895 0.739245 -1.222376 0.131725 2.217900 -0.546317 1.174738 -0.738897 -1.500401 0.366314 0.534475 2.496933 -0.943861
wb_dma_wb_slv/reg_rf_ack 2.787740 0.945091 0.454862 0.246652 -0.632654 -1.891220 -1.058296 3.177362 -0.451438 -3.322184 2.817639 -1.418396 2.063500 6.404300 -1.189806 -0.916336 0.220316 -1.028979 2.980692 1.758668
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.323164 1.061628 -1.572697 -2.214076 0.101257 -1.893017 -3.315592 0.879493 1.439151 -2.095893 -0.743665 -3.477657 4.070024 -1.687368 1.789923 1.446570 -0.878822 -1.543363 1.126364 0.828994
wb_dma/wire_de_csr_we 5.755491 0.896963 -0.431253 -0.305570 1.637974 3.587623 2.533358 0.145262 -2.481153 -0.623853 -4.044690 5.022737 1.153671 -1.934813 -0.740714 -1.143674 2.155780 1.665983 0.650649 2.706795
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.238055 0.216749 -2.426224 -0.668777 -1.349797 -1.661223 1.301785 4.573121 -2.033453 -2.080459 0.627772 -1.245595 3.677329 3.828914 -1.744123 -2.233729 1.419888 1.297550 0.992144 0.715489
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.551242 4.137160 -0.306109 3.179316 2.914926 -4.795123 0.195280 1.894721 -1.124374 -2.484746 1.452953 -1.591297 0.201786 3.425370 -1.231503 -0.462293 -1.249792 -2.693274 -0.998797 0.827003
wb_dma/wire_ch1_txsz -0.385948 0.354754 -0.820274 0.918865 1.266403 -0.018397 0.187643 -3.022984 0.205086 -0.951444 0.560462 1.699676 1.416465 -3.804584 0.841283 -0.833572 -2.063907 0.698938 0.497148 3.988730
wb_dma_rf/inst_u9 4.197180 1.418686 -2.331227 -3.113331 0.236856 -0.519387 -2.006936 1.843660 0.766806 -1.265445 0.131721 2.205997 -0.582489 1.182395 -0.675366 -1.495384 0.354995 0.593867 2.621619 -1.146159
wb_dma_rf/inst_u8 3.825792 1.415293 -2.314897 -3.061632 0.095859 -0.748797 -1.941760 1.697230 0.629135 -1.138023 0.094998 2.075064 -0.565590 1.247258 -0.710183 -1.512057 0.329670 0.496536 2.352044 -1.004109
wb_dma_rf/inst_u7 -2.876509 -0.017671 -1.736097 0.217613 -2.955579 -1.392502 -0.382605 -1.152717 -3.368053 1.862660 -2.466383 -0.274740 1.439695 -1.687691 -0.212952 -0.131988 0.702812 -1.002366 -3.983567 2.340659
wb_dma_rf/inst_u6 -3.080705 0.253754 -1.622267 0.267947 -3.032989 -1.609964 -0.233912 -1.434475 -3.249864 1.807174 -2.440320 -0.391338 1.482092 -1.800382 -0.275211 0.023494 0.784587 -1.085653 -4.074232 2.454666
wb_dma_rf/inst_u5 -2.600128 -0.017414 -1.634637 0.193150 -2.960666 -1.053564 -0.314933 -1.076993 -3.242801 1.727851 -2.377694 -0.433003 1.549926 -1.669521 -0.210989 0.140263 0.913858 -0.948768 -3.837956 1.975223
wb_dma_rf/inst_u4 -2.734882 0.135362 -1.815609 0.439668 -2.797211 -1.115762 -0.118639 -1.055937 -3.357465 1.705862 -2.302734 -0.306091 1.565101 -1.920153 -0.270617 0.115344 0.891349 -0.755022 -3.790199 1.862718
wb_dma_rf/inst_u3 -2.839703 0.128861 -1.807695 0.186283 -2.992042 -1.191400 -0.127338 -1.236841 -3.493112 1.795172 -2.432393 -0.386723 1.737245 -1.749946 -0.413585 0.014152 1.017601 -0.916064 -3.918518 2.095844
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.468815 0.889302 -1.480737 -2.858284 -1.419825 -0.486713 -0.658235 3.119644 -1.396538 -1.051192 -0.668025 -0.127196 0.222092 3.706312 -1.417950 -0.428162 1.283185 0.121324 1.166090 -1.025010
wb_dma_rf/inst_u1 -2.836852 0.198175 -1.810781 0.243452 -3.025590 -1.454510 -0.328222 -1.253919 -3.373282 1.805685 -2.548113 -0.471033 1.697812 -1.932790 -0.226915 0.076466 0.805065 -1.029821 -4.017213 2.327589
wb_dma_rf/inst_u0 -5.058143 0.940849 -1.040117 0.461781 -1.074808 -4.063181 0.749751 -1.439161 -2.093561 3.269476 -3.263993 -1.488919 1.361301 -2.059400 -0.633421 -1.522207 -0.804291 -2.268278 -3.765148 2.931476
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.136564 -3.326267 -0.944859 -1.601626 0.645648 0.929271 1.154264 4.104380 -1.657378 2.307369 -3.010890 1.181733 2.824240 -0.971292 1.245483 -4.228775 1.009131 1.448465 -0.181230 0.915400
wb_dma_inc30r/assign_2_out -1.233037 -3.686911 -1.672145 -2.870517 -0.993002 0.065396 0.996598 3.488440 1.414760 1.498598 -1.532718 -2.015074 1.762611 -1.738787 2.873875 -0.059143 1.544417 3.160114 -0.554707 -3.680730
wb_dma/wire_mast1_din 1.806723 -0.849403 0.875766 1.933899 1.235311 3.652704 2.689786 -1.513728 -2.250287 -1.549540 -0.666805 2.170337 2.391429 -2.054679 0.382998 -0.097523 0.083565 1.703060 0.601772 4.521047
wb_dma_ch_sel/assign_2_pri0 4.612391 0.461553 -1.937920 -1.252582 1.324052 2.211717 -0.354645 4.771873 -1.793089 -0.059305 -2.076376 -0.178207 0.854919 0.120313 -0.648211 -0.933062 2.622607 0.016512 1.401165 -3.896590
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.385217 0.213290 -2.412862 -0.654642 -1.357104 -1.591619 1.295461 4.710165 -2.112912 -2.197768 0.660517 -1.253370 3.671182 3.948123 -1.740986 -2.262251 1.411194 1.309392 1.092579 0.752295
wb_dma_rf/input_de_adr0_we 0.209236 1.061714 0.470496 -1.546153 -1.779251 -0.779952 -0.131820 -1.093361 0.826871 -1.126158 1.225675 0.357207 -0.951536 2.796862 -1.159525 1.416297 -0.083702 0.322378 0.691247 0.486367
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 3.507414 1.390986 0.241705 -1.185861 0.392683 1.281646 -0.440490 -1.340532 1.352336 -0.206377 -0.378494 1.656994 -0.216350 -0.847454 -0.502955 0.749027 1.332222 -0.232647 1.789587 -0.491923
wb_dma_wb_mast/always_1/if_1/stmt_1 -3.104335 2.526367 0.091596 1.170102 -0.730913 -2.574457 0.983260 -1.619856 -2.360620 0.499971 -3.313619 1.326546 0.011097 -1.713236 -0.286000 -0.418220 0.597562 -0.912142 -4.327328 3.831064
wb_dma_ch_sel/always_48/case_1/cond 2.073114 0.675401 -0.939085 -0.401373 1.638073 0.062231 -1.366023 -1.254242 2.150880 -0.229860 0.748768 2.440022 -0.804440 -2.513353 0.631370 -1.013997 -0.810068 0.456699 1.591177 -0.334001
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318031 0.134906 -2.386152 -0.667236 -1.239569 -1.459448 1.283560 4.654949 -1.997798 -2.073933 0.597203 -1.268885 3.597302 3.715020 -1.649742 -2.217317 1.355786 1.349163 1.040594 0.618225
wb_dma_rf/input_wb_rf_we -2.429636 -1.422952 -1.833497 -1.996583 0.357051 -3.245299 1.541177 -3.413291 -1.479010 -1.226987 -3.492654 -3.089254 1.729685 0.187384 0.049663 -3.520695 1.317100 -1.099098 -5.680801 1.624730
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.803534 0.635885 -0.912595 -0.314863 1.610429 -0.079931 -1.419370 -1.420181 2.188389 -0.206758 0.810498 2.464726 -0.870990 -2.569626 0.682068 -1.082624 -0.933689 0.403761 1.491428 -0.112269
wb_dma/assign_7_pt0_sel_i -3.950815 0.580390 -2.637358 1.362545 -2.080450 -2.433410 -1.027973 0.052946 -1.681096 0.893668 -1.491535 -0.775881 -0.318493 -5.188026 -0.567519 -2.567052 -1.714558 -0.208021 -3.269445 1.122318
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.061539 -0.006505 0.208383 0.795184 1.186197 1.952260 1.042478 -0.575744 1.571652 1.711690 0.672001 -0.140316 -0.104035 -1.764838 -0.644427 0.090418 3.485456 0.171751 0.701936 -4.675061
wb_dma_wb_mast/wire_mast_pt_out -2.124791 2.818445 -1.349084 1.769344 1.987182 -2.041540 0.340703 -1.029011 -1.548049 -0.274431 -0.770405 0.051287 0.473236 -1.731512 0.002586 0.432015 -0.298568 -1.246177 -2.524674 0.685034
assert_wb_dma_ch_arb/input_state 2.337690 -0.191822 -1.871735 -1.221762 0.434266 0.376732 -0.499274 4.314800 -2.202604 -0.035319 -1.766055 -0.531970 1.248788 1.030696 -0.256519 -1.871891 1.373691 -0.227984 0.585173 -1.444564
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.398125 0.648905 -0.025077 0.014963 0.935159 1.941545 0.121471 0.381798 0.420167 -0.084900 -0.262187 0.380848 -0.440617 -0.924190 -0.338360 1.015429 1.287831 0.208266 0.902268 -2.496156
wb_dma_de/always_8/stmt_1/expr_1 1.986524 -0.083718 -1.246963 -0.444069 2.349625 0.223553 -2.806662 3.050057 -0.377046 1.083716 -2.173962 0.305187 -0.842107 -1.850895 1.083345 -2.059908 -1.969673 -1.782899 0.195547 -0.756773
wb_dma/wire_ch0_csr -0.402019 0.222182 -0.820229 -1.506443 -1.850243 -2.105197 -1.146651 1.696236 0.143779 1.896345 -4.289625 1.089127 1.972510 -1.652910 0.967563 0.789065 -3.190267 0.162884 -2.459447 4.373905
wb_dma_de/assign_69_de_adr0/expr_1 -3.176185 0.056440 -0.122680 -4.178496 -3.199306 -2.047435 -0.059962 -0.253137 -1.448921 1.912167 -2.001734 0.717601 -1.858567 3.615459 -1.376625 -0.950784 0.191996 -0.460654 -2.221706 1.325159
wb_dma_wb_slv/wire_pt_sel -8.035007 1.222836 -3.826260 2.825395 0.917145 -3.295881 4.235704 0.981765 -5.052305 1.567768 -2.722773 -1.088963 2.330952 -5.153100 -1.846815 -3.699228 -3.027294 0.748817 -4.388547 3.857223
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.373886 2.313941 0.349859 -0.259465 0.027325 -2.256756 -2.861413 0.310217 0.268941 2.213638 -1.363678 3.660444 -3.747300 -0.651788 -0.319332 0.049228 -3.454858 -1.521664 0.612383 1.162096
wb_dma_ch_sel/wire_de_start 0.527790 1.839142 -0.483335 -0.565557 -0.020059 -2.551479 -4.130954 0.505750 1.214267 -0.590075 0.380352 -2.445704 3.537088 -2.758441 1.886383 2.120208 -2.286252 -2.154630 2.883590 1.731508
wb_dma_wb_mast/assign_3_mast_drdy 3.521987 3.257126 -3.566150 0.332048 -0.808427 1.572063 -1.372341 -2.685527 -4.551463 -1.943621 1.068601 1.364353 2.211754 -1.736447 -2.279778 0.923932 2.110374 -0.800185 2.363928 0.548408
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.511773 0.953651 0.007136 -0.036809 1.700527 3.185699 -0.311560 1.866827 -2.596945 0.392726 -3.771681 -0.807943 1.326200 -2.192440 -0.207659 0.818887 0.211477 -2.036973 0.221382 0.415476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.454268 0.895691 -1.462879 -2.827209 -1.381521 -0.464423 -0.663295 3.052715 -1.373445 -1.071051 -0.677628 -0.141292 0.267838 3.621334 -1.369997 -0.353318 1.283665 0.134378 1.123189 -1.024901
wb_dma_de/always_5/stmt_1 3.694507 0.698654 -0.166546 -1.408115 1.092392 1.446125 -1.897951 2.989689 -1.139530 1.081025 -3.276835 -0.414135 -0.126746 -0.158876 -0.091964 -0.381374 0.293124 -2.415177 0.559095 -1.029347
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.500863 -0.719713 -1.181138 0.802359 1.224527 -1.219309 -0.959097 0.053912 0.841074 -0.060724 1.142711 0.843860 -0.661225 -1.655226 1.194622 -1.755784 -2.203602 0.705558 -0.238164 0.259774
wb_dma_de/input_mast1_err 3.980261 1.474399 -2.305511 -3.100116 0.140648 -0.613102 -1.961327 1.722109 0.707622 -1.200987 0.083325 2.163913 -0.595980 1.215283 -0.721032 -1.428564 0.343087 0.514546 2.448631 -1.041927
wb_dma_de/reg_mast0_adr -0.379141 2.058182 -1.949172 3.589485 -1.543607 -1.244583 -1.518147 -2.484606 -4.463364 -0.665814 2.341643 -1.442203 3.240509 -0.128902 -1.606713 0.286945 2.516905 -2.659913 0.260181 0.501958
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 3.288772 2.672126 0.759982 -1.395035 -0.916818 2.037282 1.081404 -3.795874 0.578008 -1.969888 0.357701 1.614056 0.579872 -0.179050 -1.782653 3.192341 1.132483 0.508759 2.068267 1.869989
wb_dma_ch_rf/assign_15_ch_am0_we 0.125904 -1.858039 -0.183450 0.272325 -0.284100 2.206965 -0.406750 0.849575 -2.372910 0.726125 0.051779 2.390681 -0.529401 2.083968 -0.412688 -0.631379 -1.489570 1.048295 -0.361736 0.619635
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.488370 1.379727 0.228180 -1.206037 0.368370 1.202060 -0.504696 -1.384214 1.352099 -0.193223 -0.355387 1.648047 -0.182735 -0.796257 -0.496738 0.671510 1.292641 -0.267005 1.828002 -0.378292
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.310755 0.612940 0.008485 0.053363 0.885261 1.894907 0.184740 0.421261 0.411073 -0.073255 -0.240479 0.337903 -0.426001 -0.847349 -0.362526 1.009753 1.259955 0.237789 0.881256 -2.467222
wb_dma_rf/inst_u2 -3.606893 -0.457918 -1.824437 0.228837 -3.289880 -1.542772 -0.111029 -2.171318 -3.967098 1.297157 -2.729135 -0.730981 1.326813 -2.057815 -0.116645 -0.583700 1.317248 -1.317792 -5.336755 2.600104
wb_dma_ch_rf/wire_ch_adr1_dewe -0.695192 0.314884 -0.153666 2.038860 0.016024 -1.830109 -0.243842 0.055525 -0.350997 -0.763256 1.506298 -1.090961 1.920227 0.543069 -0.002726 -0.830949 0.567491 -0.793784 -0.039308 0.699478
wb_dma_ch_rf/always_17/if_1 1.022414 0.109213 -0.633235 0.813147 3.485698 1.152094 -1.130683 0.448989 0.197358 1.811473 -1.936655 -2.354374 2.503999 -4.999185 1.141163 -1.647439 0.000135 -2.710831 0.537902 -0.343816
wb_dma_de/assign_71_de_csr 2.428933 2.220598 0.393813 0.060161 0.569731 1.940241 2.134079 -3.695552 0.045210 0.214543 -2.449607 3.505333 -0.400269 -3.212676 -1.142581 1.720356 1.181312 0.867972 -0.465551 1.359337
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.505903 -0.726203 -1.156370 0.797279 1.247653 -1.226380 -0.943669 0.036247 0.821929 -0.051644 1.109026 0.811049 -0.628054 -1.658571 1.185130 -1.774621 -2.178348 0.698192 -0.212748 0.238630
wb_dma_ch_sel/always_42/case_1 -1.029355 -0.873361 -0.131048 -0.091439 -1.367047 -0.131064 1.250126 2.121472 -2.592082 1.403510 -4.506905 2.862375 -2.018279 -0.332438 0.329756 -0.903474 -2.943030 0.660538 -3.876574 4.765646
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.775604 3.622180 0.953730 -2.237281 -0.663439 0.128570 1.088481 -4.817212 1.589664 -1.124233 -1.537849 1.884509 0.174209 -0.797526 -1.655537 2.929833 0.675505 -0.208088 0.811953 2.937571
wb_dma_ch_sel/always_6/stmt_1 3.625551 3.191198 0.902197 -2.251773 -0.402768 1.004206 0.078591 -3.925988 1.535420 -2.252442 0.077366 -0.375536 2.088556 -0.462361 -1.156720 3.147751 0.759950 -0.902759 2.843829 2.884186
wb_dma_ch_rf/reg_ch_chk_sz_r 2.143598 -0.078350 -1.277728 -0.490312 2.379518 0.345169 -2.828819 3.148697 -0.389516 1.119274 -2.256652 0.292358 -0.862205 -1.926555 1.071899 -1.982539 -1.872497 -1.816995 0.184341 -0.966031
wb_dma_ch_sel/always_3/stmt_1 3.616446 0.822529 -1.207880 -0.275998 1.316503 2.823256 1.585460 0.370677 -1.185206 0.953410 -1.587852 0.176513 2.974869 -2.618639 -1.168733 -1.056792 4.565490 -0.168918 1.638351 -1.957624
wb_dma/wire_pointer2_s -2.140282 -0.063733 -0.480118 0.481782 -0.745397 -0.799943 0.463046 -1.967890 -1.379147 -0.244274 -0.827945 -0.896714 -0.068341 -1.091888 -0.181858 -0.451573 0.922533 -0.785014 -2.883254 0.578913
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.847820 0.639056 -0.902636 -0.379503 1.501847 -0.042621 -1.340292 -1.278125 2.029274 -0.216219 0.689968 2.317765 -0.786404 -2.370296 0.616220 -0.973304 -0.780988 0.362515 1.462801 -0.178698
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -4.996379 2.902452 -1.410231 3.058975 2.721152 -2.358062 1.166165 -0.372641 -1.964860 1.999671 0.140804 0.369633 0.250261 -1.690069 -0.785674 0.373155 -1.685249 -1.001133 -2.158713 0.015737
wb_dma_ch_rf/input_de_txsz 2.434362 0.239065 -0.345124 1.118078 2.148933 3.890768 0.358082 3.447052 -3.557938 0.473236 -3.622005 -1.990661 1.333008 -2.286326 -0.116192 1.080629 0.314858 -1.488147 -0.671177 -1.432265
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.456855 1.417545 0.227127 -1.187021 0.388172 1.200196 -0.474284 -1.381719 1.340641 -0.182053 -0.348233 1.662953 -0.228514 -0.845448 -0.507525 0.724819 1.305202 -0.270049 1.819777 -0.437511
wb_dma_wb_if/input_pt_sel_i -3.315628 0.342452 -1.968054 1.558379 -2.165532 -0.746972 1.067556 -0.379346 -2.284220 -0.078893 -2.546320 -0.449663 0.882797 -5.889800 -0.968954 -2.719995 -1.567561 0.793662 -3.464860 3.614105
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.411491 0.887155 -1.396307 -2.820455 -1.405624 -0.501652 -0.670677 3.157742 -1.414752 -1.098458 -0.639852 -0.154439 0.221247 3.772325 -1.429990 -0.439111 1.295181 0.127125 1.122028 -0.940723
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.534944 1.428168 0.242751 -1.195906 0.345699 1.188840 -0.476380 -1.465995 1.372125 -0.203564 -0.352592 1.682562 -0.209048 -0.869039 -0.511538 0.746363 1.312404 -0.250766 1.847445 -0.363681
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 3.145435 3.229705 -1.341723 1.897489 -0.811891 3.291111 -0.045827 -5.343296 -4.397754 -0.882652 0.281735 0.705064 2.933980 -3.484927 -2.217587 2.861913 3.241302 -1.733827 1.690904 1.272732
wb_dma/wire_mast0_go -1.604104 -0.771810 -1.153682 0.818524 1.205962 -1.279915 -0.885417 0.002718 0.792005 -0.022619 1.101174 0.794158 -0.620049 -1.684621 1.189749 -1.787197 -2.171651 0.688492 -0.324931 0.316970
wb_dma_ch_rf/always_1/stmt_1 -1.616198 0.545093 1.952998 -0.576187 -1.389113 -0.684350 -1.125828 -0.830931 0.478004 0.208115 -0.061482 -1.205452 -2.219318 2.525269 -0.539025 2.336077 -2.394129 -1.650580 -1.106856 1.028227
wb_dma_ch_rf/always_10/if_1 4.112323 1.535439 -2.320031 -3.133821 0.171954 -0.540526 -1.967237 1.734184 0.696161 -1.204169 0.032282 2.173981 -0.569617 1.096446 -0.739832 -1.368164 0.421711 0.513143 2.512481 -1.147114
wb_dma_ch_sel/assign_165_req_p1 -1.593053 -0.757628 -1.202969 0.812343 1.246173 -1.308561 -0.955743 0.079102 0.824972 -0.029628 1.165126 0.826951 -0.637455 -1.719378 1.191542 -1.814931 -2.261918 0.688622 -0.261128 0.257726
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.855798 -0.105075 -1.305178 -0.436587 2.330860 0.171091 -2.791841 3.002787 -0.408789 1.173275 -2.251665 0.285753 -0.841335 -2.006850 1.115363 -2.090924 -1.942723 -1.772289 0.049377 -0.844911
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.256633 0.917858 0.117238 1.384892 1.426755 3.716555 1.811467 -0.998702 -1.055507 -0.832383 -0.673972 0.068885 1.260159 -3.015910 -0.506567 2.203852 1.272065 0.671040 0.613265 -0.699329
wb_dma_de/always_23/block_1/case_1/block_8/if_3 3.521904 3.145345 0.751224 -2.354283 -0.358325 0.838031 -0.045790 -3.760016 1.577805 -2.109956 -0.004981 -0.380704 2.011684 -0.582664 -1.123545 3.007094 0.779393 -0.918562 2.716955 2.606580
wb_dma_de/always_23/block_1/case_1/block_8/if_1 3.193848 1.703518 0.308612 0.255325 0.891881 2.988396 1.339545 -2.862640 -0.275734 -0.933727 -0.846496 1.233812 1.629664 -3.130092 -0.650456 1.894786 1.311074 0.212635 1.447691 1.498857
wb_dma_ch_sel/always_2/stmt_1 4.493566 0.381992 -1.841398 -1.151216 1.271265 2.168319 -0.325252 4.663708 -1.786857 -0.096109 -1.996853 -0.216840 0.807922 0.197951 -0.610801 -0.873573 2.575822 -0.053133 1.369416 -3.761876
wb_dma_ch_sel/assign_115_valid 3.618121 1.679912 0.270494 -2.818426 -0.558430 0.665024 -2.013560 1.945363 -0.451043 0.142835 -2.228285 -0.148598 -1.129426 2.432094 -1.179012 1.035228 0.157943 -2.129219 0.962562 -0.612691
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.795254 -1.879291 -0.105139 -2.402689 2.464382 1.283963 -0.365734 2.040967 -1.554566 3.794592 -5.711390 3.899513 -3.099859 -3.053290 2.027398 -2.181985 -1.182607 0.604239 -2.195115 -1.299357
wb_dma/wire_de_txsz 3.006141 0.877560 -0.224933 0.311440 2.754125 2.968325 -0.640437 3.107373 -2.491877 0.108286 -3.871238 -3.713083 2.723626 -2.855604 0.472805 1.089366 -0.073583 -2.852334 0.229169 -0.354268
wb_dma_wb_slv/input_slv_pt_in -2.137780 2.868155 -1.328173 1.782607 2.103242 -2.162782 0.337521 -1.110755 -1.430293 -0.340283 -0.684123 0.117991 0.514090 -1.722106 0.022345 0.415348 -0.332552 -1.242907 -2.464179 0.855350
assert_wb_dma_ch_sel/input_ch0_csr 2.391356 0.646430 0.005360 0.060963 0.915133 1.942251 0.128477 0.416362 0.459940 -0.095434 -0.235682 0.407809 -0.453254 -0.914349 -0.343811 1.016939 1.276635 0.198014 0.882589 -2.498302
wb_dma_de/always_23/block_1/case_1/block_7/if_1 3.114417 3.600956 -1.194319 0.936218 -0.157306 2.025650 -0.888917 -5.302536 -3.124241 -0.915378 -0.179090 -1.126475 4.122974 -3.824029 -1.514851 2.578317 2.687045 -3.003173 2.148865 2.111823
wb_dma_ch_sel/assign_149_req_p0 2.900246 1.987687 0.091835 -0.715767 -0.616858 -1.095504 -2.154621 1.756087 -0.673545 -0.638421 -0.556121 -1.123813 0.753742 2.853474 -1.202204 0.322908 0.877994 -2.740432 0.921333 -0.115772
wb_dma_de/wire_adr0_cnt_next -2.967731 -2.190913 -2.203224 -3.239463 -3.236628 -0.686949 -0.438821 0.473775 -0.672151 1.359369 -1.736594 -0.583434 1.108994 0.196396 0.773850 0.514468 0.380823 2.190671 -3.621615 -1.319090
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.436663 0.067684 -0.943827 -0.911457 -1.845140 -0.806936 -1.227905 -0.015380 -3.322312 3.604677 -1.461744 2.399987 2.144625 -1.018300 -0.437716 -1.079649 0.777038 -0.614478 1.621300 1.660542
wb_dma_ch_rf/always_23/if_1/block_1 -1.918644 -0.304801 0.051172 2.815762 0.247630 -1.838914 0.650314 -0.862799 0.771623 1.058877 2.395718 -1.655631 2.356496 -0.292029 -0.266513 -1.789106 2.835288 -0.847887 -0.151397 -1.493545
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.604790 1.409849 0.213317 -1.188458 0.422633 1.302786 -0.522597 -1.356705 1.346742 -0.243426 -0.342654 1.663285 -0.208868 -0.854343 -0.501803 0.767804 1.343081 -0.274116 1.898561 -0.486507
wb_dma_rf/wire_ch0_txsz 2.458302 1.355419 1.263499 0.696113 2.408074 1.148852 -2.025323 -1.218554 0.210606 -0.994772 -2.537797 -4.414673 2.833301 -3.656062 1.538348 0.276341 0.433992 -4.282611 -0.308972 1.923118
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.341092 0.372323 -0.294867 0.071503 -0.358994 -0.270064 0.753839 2.455662 0.114566 0.725792 0.103369 -1.661739 2.320614 1.977076 -1.801077 -1.444817 2.386104 -0.900423 0.835106 -1.299106
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 3.141489 3.349695 0.913240 -3.511652 -1.068191 -1.398263 -0.655878 -3.542950 3.210560 -0.389431 -1.107981 2.239279 -1.544088 1.179640 -1.453256 1.925861 0.779269 -0.697873 1.203163 1.053137
wb_dma_de/always_6/if_1/if_1 0.973789 0.162059 -0.771769 0.574422 3.355700 0.850835 -1.192371 0.398595 0.293321 1.880358 -1.994840 -2.305960 2.649156 -4.851858 1.123123 -1.906956 0.150049 -2.783791 0.514434 -0.223890
wb_dma_ch_sel/assign_128_req_p0 1.478007 -0.815292 -1.273324 2.091350 1.758557 1.164160 0.588712 6.427699 -2.650384 0.044223 -1.704296 -2.831882 2.849250 0.111605 -0.242551 -1.721272 0.297396 -0.713750 -0.397816 -1.608688
wb_dma_de/assign_77_read_hold/expr_1 -1.478725 -0.734454 -1.165301 0.781162 1.223208 -1.242564 -0.916156 0.027254 0.840674 -0.060649 1.151786 0.832582 -0.659452 -1.702887 1.151571 -1.741342 -2.156318 0.719816 -0.250526 0.235595
wb_dma_de/wire_de_adr0 -3.253721 0.057112 -0.191058 -4.135125 -3.179202 -2.038202 -0.019925 -0.357263 -1.442903 1.944715 -1.929072 0.704112 -1.872358 3.663302 -1.514486 -1.002611 0.070288 -0.400631 -2.358881 1.371919
wb_dma_de/wire_de_adr1 -1.322619 -0.664349 0.232785 0.751917 0.210638 0.026012 0.950798 -0.944686 1.121283 1.837300 0.882382 -0.518888 0.361248 -0.867594 -0.274916 -0.969181 2.300765 -0.010372 -0.171511 -2.250010
wb_dma_wb_mast/always_4 -1.555543 -0.745977 -1.137291 0.804692 1.203708 -1.267558 -0.870387 0.046758 0.777817 -0.014665 1.072737 0.763486 -0.616947 -1.631424 1.160453 -1.692995 -2.138235 0.647862 -0.274796 0.264922
wb_dma_wb_mast/always_1 -3.137711 2.502203 -0.016169 1.220739 -0.708459 -2.618031 0.846632 -1.288843 -2.380768 0.465154 -3.093465 1.094378 0.037778 -1.596166 -0.269100 -0.377704 0.611745 -0.937788 -4.283512 3.477643
wb_dma_rf/wire_ch3_csr -0.927949 -0.904423 -1.694379 -0.334358 -4.221386 -0.874867 -1.140167 -0.854743 -3.790257 0.215950 -2.732688 -0.153060 1.947413 -0.957823 1.281827 1.281115 -0.167337 -0.382584 -3.640201 4.445748
wb_dma_ch_rf/reg_ptr_valid 1.176413 1.280656 0.509875 -0.387041 0.330919 0.161561 1.419385 -3.301337 2.550042 2.757084 -1.134438 3.263678 -1.654506 -1.959987 -1.288199 -0.434832 3.375178 0.280072 -0.434187 -2.478476
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.850717 0.663203 -0.981669 -0.406988 1.501063 -0.087169 -1.374095 -1.294029 2.044653 -0.205963 0.687228 2.388826 -0.737188 -2.469051 0.618234 -1.109407 -0.826744 0.373740 1.500187 -0.042874
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.491438 0.278060 -2.401632 -0.760313 -1.311809 -1.514904 1.204844 4.573933 -2.004047 -2.122774 0.590125 -1.243621 3.582747 3.812353 -1.727808 -2.110119 1.448718 1.256853 1.131105 0.547330
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.338317 0.267515 -2.352640 -0.623235 -1.249139 -1.590625 1.180130 4.588824 -1.957400 -2.179152 0.702218 -1.311929 3.613959 3.813328 -1.713379 -2.118550 1.379232 1.269720 1.151283 0.629298
wb_dma_ch_sel/always_9/stmt_1 3.434115 1.408300 0.218102 -1.167134 0.364708 1.244333 -0.465572 -1.316500 1.284554 -0.193643 -0.386789 1.591799 -0.197166 -0.815363 -0.540136 0.755221 1.363228 -0.275572 1.756341 -0.495572
wb_dma_rf/assign_6_csr_we/expr_1 1.987884 1.965093 -0.053624 -2.459372 1.272881 -3.497564 -1.787559 0.393649 1.836028 -0.865023 -3.332723 1.708664 -4.679615 1.482215 -0.183752 -1.743607 -2.086343 -1.859362 -2.100159 0.298103
wb_dma_ch_sel/assign_154_req_p0 2.725241 1.997133 0.070069 -0.671443 -0.652913 -1.179183 -2.111650 1.628747 -0.777214 -0.530960 -0.687160 -1.168609 0.784577 2.694466 -1.181544 0.242961 0.820746 -2.776251 0.759192 0.020762
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.616235 -0.072098 1.662486 2.113239 2.842725 4.336866 0.187591 3.737643 -2.365118 -1.078385 -1.644542 -2.183098 1.255637 0.008109 0.069689 1.399186 -1.287223 -1.843447 1.249954 0.490123
wb_dma/wire_ch5_csr -2.782286 0.137595 -1.729587 0.097479 -2.878333 -1.372396 -0.221383 -1.395529 -3.214449 1.813603 -2.435303 -0.288796 1.548792 -1.806294 -0.281668 0.031187 0.716746 -0.982989 -3.777216 2.348550
wb_dma_ch_pri_enc/wire_pri10_out 1.893083 0.644474 -0.890705 -0.405554 1.559538 -0.029530 -1.375342 -1.413457 2.138556 -0.243106 0.735947 2.419842 -0.810038 -2.489621 0.641057 -0.996138 -0.826963 0.413792 1.545477 -0.130505
wb_dma_ch_rf/assign_20_ch_done_we 2.083902 1.208251 -0.695484 -0.818901 0.962670 1.187100 -1.252322 0.671429 -1.082607 -0.712757 -1.477491 0.296124 -0.080195 -1.026224 -0.271344 0.509677 -1.915861 -0.992243 0.533456 1.329535
wb_dma_wb_mast/input_wb_ack_i -3.356383 4.537587 -2.709975 2.713051 1.536864 -3.739311 -0.285230 -2.668490 -5.030999 -0.422964 -2.240042 1.149712 0.874285 -2.577760 -0.213013 -0.693993 0.722426 -2.456367 -4.544278 3.289617
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.082103 0.088274 -0.828586 0.579440 3.507138 0.906076 -1.187417 0.621372 0.398871 1.713276 -1.780345 -2.176866 2.518376 -4.819726 1.172181 -1.977469 -0.054305 -2.556209 0.678778 -0.358943
wb_dma_rf/input_dma_rest -0.503818 0.687659 0.136461 -0.123524 -0.247495 -0.843111 0.926092 -1.152283 0.245498 0.981020 -1.661669 2.389307 -1.960340 -0.274360 -0.552446 0.037402 -0.076532 0.645945 -1.834365 0.165176
wb_dma_ch_sel/always_5/stmt_1 0.610031 1.501021 -0.301722 -2.246623 -0.150382 -1.087093 -3.715591 0.258473 1.250800 0.058570 -0.988575 -1.682088 1.888283 -3.266569 1.855540 2.735967 -2.902917 -1.580854 2.544352 1.514783
wb_dma_ch_sel/always_40/case_1 1.430102 1.322773 0.543256 -0.412640 0.312611 0.245383 1.291674 -3.159083 2.486731 2.532788 -1.095301 3.254855 -1.686820 -1.750679 -1.261859 -0.332645 3.247243 0.287322 -0.255245 -2.306983
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.353832 -0.663969 0.224378 0.816975 0.249459 -0.022799 0.904676 -0.890782 1.001373 1.822843 0.834365 -0.571460 0.378542 -0.848788 -0.301371 -1.008057 2.207448 -0.136746 -0.181530 -2.126395
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.429701 0.899135 -1.417643 -2.818903 -1.389100 -0.511603 -0.668311 3.093786 -1.396774 -1.062520 -0.647569 -0.148411 0.244715 3.764238 -1.405880 -0.404688 1.247476 0.112524 1.141968 -0.949144
wb_dma/wire_de_csr 2.325127 2.169976 0.410933 0.103860 0.509576 1.839111 2.182462 -3.682126 -0.127700 0.191071 -2.519355 3.551181 -0.441917 -3.086558 -1.144812 1.676498 1.065448 0.811413 -0.601751 1.563590
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.381429 0.013860 -0.843717 -0.753848 -1.814417 -0.688083 -1.019484 -0.305131 -3.401417 3.571052 -1.514930 2.573767 2.156533 -1.144488 -0.425703 -1.115826 0.776256 -0.595222 1.513399 1.935200
wb_dma_ch_sel/always_37/if_1/if_1 -2.762218 -0.007894 -1.569563 -5.015056 0.074755 -2.085878 1.318186 0.648156 2.267942 3.026292 -4.413212 -1.347568 0.080332 0.221583 -1.293531 -1.320068 -1.967575 0.308652 -3.607212 -0.393975
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.507051 -0.782639 -1.196674 0.792712 1.208846 -1.267443 -0.941939 0.097184 0.838529 -0.058509 1.144319 0.829513 -0.645531 -1.683491 1.183649 -1.777767 -2.194229 0.684838 -0.235917 0.257083
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.468027 1.388146 0.213759 -1.148201 0.378056 1.236607 -0.487859 -1.358564 1.367958 -0.203972 -0.338621 1.669163 -0.207217 -0.822595 -0.476111 0.734363 1.311895 -0.242649 1.826772 -0.465004
wb_dma_de/always_23/block_1/case_1/block_9/if_2 3.702686 3.246906 0.824222 -2.441398 -0.376696 0.932554 -0.008417 -3.913627 1.705352 -2.166846 0.003168 -0.278741 1.977560 -0.565514 -1.157251 3.062210 0.833207 -0.928427 2.846224 2.676718
wb_dma_ch_rf/always_10/if_1/if_1 3.940383 1.493725 -2.404006 -3.146808 0.178749 -0.715126 -1.985661 1.765960 0.698561 -1.183815 0.062144 2.204844 -0.548488 1.119961 -0.706995 -1.531019 0.313147 0.572428 2.429848 -1.057409
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.851456 0.625205 -0.904440 -0.394195 1.522334 -0.085028 -1.372887 -1.273243 2.105817 -0.218753 0.711287 2.345316 -0.758791 -2.469078 0.652086 -1.014934 -0.846973 0.402168 1.520047 -0.104749
wb_dma_ch_sel/input_ch3_adr0 -3.523484 2.222839 -0.606932 0.682828 1.503381 -1.789558 1.045825 -0.800157 0.249167 0.971935 -0.508116 -0.334461 -1.218987 -2.072786 -1.570471 -0.468270 -0.603456 -0.499670 -1.875914 -1.761505
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.785854 3.691672 0.921588 -2.292758 -0.703638 0.008040 0.971033 -4.908696 1.670009 -1.112758 -1.539035 1.951851 0.097242 -0.729487 -1.658327 2.934667 0.634330 -0.281107 0.846213 2.981268
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.580650 1.436334 0.189240 -1.210117 0.398059 1.286394 -0.507564 -1.309349 1.333442 -0.208022 -0.386428 1.642587 -0.198103 -0.833844 -0.509949 0.761475 1.342331 -0.260960 1.861940 -0.509227
wb_dma_de/wire_de_txsz 2.768742 0.762373 -0.137851 0.199264 2.671386 2.772057 -0.712724 3.260225 -2.424949 0.194082 -3.873999 -3.868385 2.669839 -2.575552 0.494621 1.055975 -0.195130 -2.932034 0.098544 -0.342896
wb_dma_rf/input_de_adr1 -1.397648 -0.701716 0.230439 0.776910 0.191644 -0.013534 0.961589 -0.961260 1.088627 1.808944 0.863997 -0.492205 0.347123 -0.836870 -0.277848 -0.962324 2.167377 -0.017034 -0.217489 -2.191109
wb_dma_rf/input_de_adr0 -4.523616 0.551706 0.091708 -3.375016 -1.322510 -2.045026 -0.698067 -0.316335 -1.831794 1.643638 -2.097752 0.475337 -3.986519 2.356647 -0.591874 -0.065404 -1.843560 -0.870355 -2.700594 0.202801
wb_dma_de/always_2/if_1 -2.241362 -0.495172 -0.782758 -6.097949 -3.919547 -2.294992 -1.037908 0.149838 0.064048 1.347763 -2.458249 -0.140632 -0.922301 2.606318 -0.022144 0.523862 0.666748 0.562137 -2.001610 -0.225836
wb_dma_ch_sel/assign_102_valid 3.697563 1.738596 0.303979 -2.836075 -0.648850 0.780806 -2.028021 1.808585 -0.384213 0.092642 -2.207510 -0.126752 -1.278512 2.365928 -1.217952 1.230805 0.206741 -2.113443 0.981473 -0.823305
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.095626 -1.367167 -3.918294 -3.553119 -1.134081 -1.434025 2.864667 -1.203282 -2.699231 1.705334 -1.799975 -0.271626 3.993918 1.072270 -1.879123 -2.661272 1.477582 1.852645 -1.140335 0.857508
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.447644 1.431760 0.258126 -1.213533 0.342705 1.182687 -0.442374 -1.420434 1.338049 -0.169431 -0.369589 1.680542 -0.192590 -0.829440 -0.541292 0.692849 1.342921 -0.255700 1.817135 -0.414041
wb_dma_wb_mast/assign_4_mast_err 3.895933 1.433556 -2.340101 -3.081564 0.074365 -0.665695 -1.939256 1.795583 0.604948 -1.209606 0.096709 2.102839 -0.557422 1.220582 -0.727418 -1.468300 0.323238 0.546053 2.419841 -1.075316
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 3.302946 2.606911 0.797674 -1.339502 -0.922494 2.086422 1.077689 -3.744302 0.578979 -1.990984 0.406773 1.534598 0.549435 -0.132537 -1.772944 3.234398 1.127414 0.543390 2.050026 1.773196
wb_dma_ch_rf/always_2/if_1 1.313446 1.332989 0.597257 -0.442066 0.269026 0.173804 1.302566 -3.342761 2.601155 2.559433 -1.023126 3.327165 -1.781233 -1.777238 -1.289824 -0.287416 3.190767 0.261989 -0.311205 -2.247655
wb_dma/input_wb1_err_i 3.940965 1.441396 -2.301853 -3.143178 0.036458 -0.701878 -1.952359 1.745452 0.614707 -1.207124 0.078193 2.086226 -0.526233 1.324191 -0.769386 -1.456634 0.379816 0.491313 2.383788 -0.994011
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.551976 0.389591 -0.382735 0.066833 -0.297056 -0.198955 0.811046 2.571872 0.077256 0.724586 0.033493 -1.669744 2.487798 1.807890 -1.838709 -1.502172 2.525022 -0.913484 0.927365 -1.387539
wb_dma_ch_sel/assign_136_req_p0/expr_1 2.756217 1.945943 0.146256 -0.584782 -0.503860 -1.074262 -2.230254 1.802460 -0.712589 -0.483250 -0.750322 -1.261204 0.666110 2.650409 -1.087347 0.342298 0.740272 -2.882355 0.785265 -0.134633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.367885 0.832591 -1.411399 -2.718497 -1.320165 -0.470016 -0.623902 3.162107 -1.382719 -1.016969 -0.636774 -0.220235 0.239031 3.633130 -1.323282 -0.449302 1.220214 0.087258 1.098726 -1.030917
wb_dma_ch_sel/assign_121_valid 3.731938 1.709125 0.258146 -2.828341 -0.617973 0.775339 -2.032620 1.969168 -0.480693 0.146170 -2.263213 -0.178531 -1.134092 2.400050 -1.190325 1.116315 0.237850 -2.095913 0.974991 -0.825214
wb_dma_ch_sel/assign_4_pri1 0.547035 -0.157377 -1.173609 0.897343 2.091897 0.527362 -0.735596 0.396724 1.158843 -0.025561 0.835720 1.097174 -1.014341 -2.572032 0.802471 -0.749813 -0.944403 0.868663 0.445796 -2.061738
wb_dma_de/always_2/if_1/cond 1.194399 0.311370 -0.404108 -4.326072 -3.174748 -1.075606 -1.183182 -0.638790 2.609030 -1.634558 0.610455 -0.687896 0.103662 2.090397 0.251379 3.279758 0.752769 1.690577 0.797655 -1.543673
wb_dma_ch_rf/reg_ch_csr_r -3.294081 0.935180 -2.717520 -1.050555 -1.381008 -1.020103 0.036453 -1.388352 -2.080875 4.407454 -0.247619 2.134037 3.088895 -1.030399 -2.103230 -0.596161 -0.135664 0.932352 0.430173 0.481836
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.805999 0.619846 -0.902284 -0.416650 1.474858 -0.141857 -1.327592 -1.309766 2.060253 -0.163908 0.659985 2.364715 -0.765335 -2.393203 0.637912 -1.056308 -0.816089 0.345016 1.458113 -0.050708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.337966 0.210718 -2.405646 -0.720087 -1.292723 -1.467254 1.265477 4.641625 -2.060475 -2.118404 0.525157 -1.242768 3.561184 3.733876 -1.721531 -2.160006 1.409102 1.318572 0.999804 0.589770
wb_dma_wb_if/wire_slv_we -2.321119 -1.357333 -2.414031 -2.284849 0.030009 -3.843752 1.897643 -3.791390 -1.571286 -1.738502 -3.181258 -2.149603 1.663947 0.141150 0.245317 -4.145627 2.102415 -0.262948 -5.405364 1.788765
wb_dma_de/assign_70_de_adr1 -1.471400 -0.679983 0.260830 0.821282 0.199812 -0.040932 0.960818 -0.967716 1.063590 1.880844 0.871022 -0.546630 0.377691 -0.835613 -0.267171 -0.996679 2.218492 -0.068597 -0.244836 -2.139577
wb_dma_ch_sel/always_38/case_1/stmt_4 3.148768 1.675767 0.293412 0.118094 0.858098 2.787208 1.190422 -2.642451 -0.216196 -0.864884 -0.869239 1.248409 1.538002 -2.938536 -0.616320 1.743587 1.272582 0.173221 1.441371 1.407432
wb_dma_ch_sel/reg_ch_sel_r -2.628527 0.030062 -1.626756 -5.029238 0.293425 -2.067142 1.323534 0.847358 2.353518 3.141863 -4.478122 -1.195226 -0.046198 0.230891 -1.362561 -1.450549 -2.021234 0.359833 -3.583831 -0.642429
wb_dma_ch_sel/always_38/case_1/stmt_1 1.354222 2.500144 0.594940 -1.039447 -0.928633 -1.767620 -3.313911 0.435313 0.531001 -0.341857 -0.763235 -3.296123 3.985769 -1.543595 0.982966 3.546618 -0.572509 -2.898247 2.699547 1.474010
wb_dma_ch_sel/always_38/case_1/stmt_3 3.280758 1.682145 0.272729 0.140306 0.854010 2.896404 1.186812 -2.671882 -0.206594 -0.899835 -0.830262 1.288275 1.515590 -2.940200 -0.622939 1.769513 1.333974 0.171723 1.494301 1.290404
wb_dma_ch_sel/always_38/case_1/stmt_2 1.854583 0.962973 -0.895813 0.860008 2.075990 1.674599 0.251383 -2.531361 0.568935 -0.961865 0.263593 2.041894 0.943648 -4.488092 0.455757 0.091140 -0.800348 0.880278 1.320294 1.530907
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.501922 -0.748582 -1.072277 0.795962 1.218416 -1.206433 -0.896873 0.014830 0.872268 -0.075680 1.135495 0.796921 -0.662072 -1.666741 1.158658 -1.702132 -2.157341 0.703859 -0.228740 0.238100
wb_dma_ch_pri_enc/wire_pri30_out 1.783228 0.641496 -0.946658 -0.361293 1.589508 -0.136290 -1.367208 -1.355777 2.051091 -0.181675 0.675642 2.360377 -0.800326 -2.565696 0.671167 -1.057677 -0.904422 0.401965 1.424836 -0.143704
wb_dma_ch_sel/reg_ch_sel_d 0.568400 1.520120 -3.517349 -1.878176 -1.240897 -2.313169 3.245117 0.077931 2.178230 -0.012383 -0.307089 1.381409 4.125014 -1.727660 -2.562487 -2.331120 4.055920 3.447837 -0.257242 -1.472258
wb_dma_ch_rf/assign_14_ch_adr0_we -3.031177 0.135400 -0.112408 -4.211564 -3.129788 -2.076153 -0.155662 -0.375077 -1.433495 1.871693 -2.039388 0.785863 -1.863169 3.551568 -1.325681 -0.973952 0.112768 -0.547545 -2.149953 1.461897
wb_dma_rf/wire_ch1_csr -1.089639 -0.832741 -1.751570 -0.110354 -4.296852 -0.900030 -1.061066 -0.881676 -4.172233 0.165828 -2.668381 -0.407674 2.169792 -0.842999 1.097889 1.333369 -0.156299 -0.511261 -3.753350 4.584784
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.539172 -2.193913 -0.806009 -2.636079 -4.469515 -0.726219 0.671074 -2.331766 3.124272 0.984185 0.957224 -2.555846 3.833027 -0.153026 0.413591 0.345341 5.294114 1.491487 -1.118096 -1.611320
wb_dma_rf/wire_pause_req -1.571184 3.519267 -1.332643 -1.132749 2.189449 -4.069701 -1.438464 0.301192 1.723027 3.085076 -2.980599 1.970913 -2.724335 -0.786146 -2.206361 -1.396350 -4.671537 -1.836676 -1.637891 -0.143966
wb_dma_ch_sel/assign_95_valid 0.979504 -1.894379 -2.759050 -3.493536 -4.861010 0.317583 -2.779643 0.345259 -4.598907 -0.557748 -1.023143 -2.688550 4.695636 1.496832 1.131022 0.853644 1.407136 -0.850079 0.301938 2.865844
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.926625 -0.040071 0.172754 0.803628 1.123049 1.856594 1.036196 -0.458591 1.418664 1.715015 0.586986 -0.252710 -0.017736 -1.653888 -0.650743 0.016716 3.437822 0.108635 0.632569 -4.583159
wb_dma_ch_rf/reg_ch_stop 4.232325 1.457370 -2.203604 -3.009405 0.290952 -0.411819 -1.943976 1.754139 0.850825 -1.277154 0.201567 2.230948 -0.706819 1.101754 -0.661305 -1.335253 0.341403 0.615402 2.613096 -1.227964
wb_dma_ch_sel/assign_146_req_p0 3.022634 2.012296 0.145726 -0.792090 -0.642308 -1.038352 -2.219220 1.863209 -0.787203 -0.620715 -0.666338 -1.189380 0.718136 3.021021 -1.250184 0.339832 0.850578 -2.868348 0.936383 -0.058673
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.510877 0.339645 -0.199518 2.074525 0.054241 -1.820366 -0.291752 0.120212 -0.322641 -0.770250 1.527546 -1.105264 2.018457 0.604479 -0.001161 -0.839550 0.683172 -0.796541 0.063952 0.667566
wb_dma_de/input_dma_abort 4.100803 1.456952 -2.256002 -3.014042 0.222133 -0.530781 -2.004469 1.704235 0.814120 -1.278376 0.154930 2.193840 -0.638062 1.168053 -0.684469 -1.379203 0.270323 0.537749 2.530202 -1.085641
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.853635 0.607773 -0.928846 -0.343026 1.596511 -0.072088 -1.385474 -1.284728 2.072224 -0.226162 0.731565 2.352511 -0.806572 -2.479508 0.633825 -1.060144 -0.869479 0.405563 1.489943 -0.193116
wb_dma_de/input_adr1 -0.467327 0.324131 -0.206354 1.978351 0.044932 -1.719169 -0.313326 0.181837 -0.351040 -0.798608 1.528241 -1.105612 1.957553 0.645470 0.001239 -0.786231 0.660141 -0.792619 0.085872 0.612391
wb_dma_de/input_adr0 -2.310489 2.446488 0.674255 -4.094736 -3.478920 -3.434982 1.091786 -2.607902 1.579894 0.619655 -0.340429 -0.732308 -0.735489 3.123916 -3.057914 -0.745564 2.496402 -1.272910 -0.780757 1.396059
wb_dma_ch_arb/reg_next_state 0.488872 1.626222 -3.513653 -1.638491 -1.061815 -2.266228 3.404919 0.009632 2.031131 0.027004 -0.287597 1.354801 4.154207 -1.813357 -2.671178 -2.394000 4.152584 3.409083 -0.241905 -1.480383
wb_dma_wb_mast/input_wb_err_i 3.702935 1.371316 -2.280135 -2.978842 0.142688 -0.701573 -1.900606 1.689484 0.697740 -1.149674 0.133629 2.065188 -0.610087 1.154000 -0.703461 -1.483730 0.294570 0.543231 2.291587 -1.036983
wb_dma_wb_if/wire_wbs_data_o 1.859680 -0.827170 0.861680 1.824191 1.230468 3.697946 2.686610 -1.572829 -2.166711 -1.518278 -0.726941 2.232996 2.334086 -2.100505 0.399835 -0.096569 0.151095 1.739210 0.581956 4.395664
wb_dma_de/assign_73_dma_busy -1.150050 1.800592 -0.041729 -0.034180 3.582765 -0.686168 0.284914 0.727156 1.932717 2.565454 -3.092682 -2.581959 -1.047805 -0.903761 -1.833148 0.185771 -2.966288 -2.499532 -2.856946 -2.811214
wb_dma_de/always_22/if_1 -2.592984 0.974196 -1.306747 -0.903158 0.222654 -2.025615 -0.313327 -0.242342 -1.801394 4.370233 -2.237640 1.511426 1.470999 -0.057632 -1.908914 -1.599956 -1.338923 -1.104486 -0.301798 0.694271
wb_dma_rf/wire_ch2_csr -0.864423 -0.910067 -1.693045 -0.040273 -4.122811 -0.813144 -1.179297 -0.720844 -3.877232 0.045615 -2.629972 -0.287372 2.016650 -0.992088 1.315402 1.448195 -0.280487 -0.375405 -3.684298 4.377382
wb_dma_de/input_de_start 0.237849 1.861434 -0.602646 -0.427396 0.051382 -2.754776 -4.038925 0.479645 1.115384 -0.449906 0.391890 -2.428598 3.623521 -2.893160 1.788665 1.904666 -2.338064 -2.240113 2.699214 1.815999
wb_dma_pri_enc_sub/always_3/if_1 1.868590 0.685504 -0.916880 -0.338706 1.600986 -0.019165 -1.349640 -1.336939 2.089094 -0.183483 0.658943 2.380616 -0.810898 -2.529168 0.644290 -0.994633 -0.833723 0.374967 1.457638 -0.180260
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.304616 -0.754669 1.713613 1.038718 1.205696 0.329462 -1.300947 2.967070 -0.715546 0.453476 -1.175106 -2.151504 -0.935684 1.454910 0.762986 0.133656 -2.744457 -2.333725 -0.670072 0.728853
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.330214 0.118018 -2.398207 -0.695264 -1.328078 -1.507457 1.294281 4.667888 -2.065815 -2.064569 0.596451 -1.244271 3.600843 3.792793 -1.698892 -2.179081 1.412537 1.326679 1.082173 0.607058
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.974701 0.245212 -0.419121 0.212511 -0.352882 -0.362607 0.960024 2.347764 0.069973 0.909796 -0.006562 -1.711829 2.399790 1.576810 -1.761626 -1.614328 2.452872 -0.847529 0.532925 -1.287372
wb_dma_ch_rf/always_25/if_1/if_1 -0.734523 -0.111612 -1.161060 -1.597531 -1.032373 -2.268364 -0.809856 -0.025734 1.316157 -1.388987 -1.397992 -1.101413 0.585303 -2.070779 2.286055 1.549265 0.512369 1.257143 -2.130472 -1.153841
wb_dma_ch_sel/assign_98_valid/expr_1 -1.383158 -0.228562 -1.840878 -3.444128 -3.970028 -1.448968 -1.909901 0.204605 -3.029196 2.422050 -1.432414 -3.439490 3.282963 1.941367 -1.046021 -0.498065 3.817728 -2.689005 -0.560289 -1.000136
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -3.617115 0.586932 -2.151234 -0.944803 -1.521664 -0.717427 -0.450316 -0.980083 -2.378870 5.207147 -1.220504 1.430206 3.041039 -0.948262 -2.034242 -0.336504 -1.058074 -0.069348 -0.355693 0.978559
wb_dma_ch_sel/reg_pointer 1.366663 1.319037 0.533822 -0.442522 0.313136 0.196435 1.319731 -3.180026 2.480623 2.557864 -1.068140 3.245568 -1.591191 -1.808463 -1.270879 -0.389445 3.284819 0.257012 -0.272444 -2.306802
wb_dma_wb_if/input_wb_err_i 4.194659 1.523539 -2.269516 -3.102952 0.266298 -0.554850 -2.004918 1.730603 0.788765 -1.303295 0.132663 2.233891 -0.575880 1.130550 -0.727593 -1.463286 0.305247 0.517734 2.614470 -1.072830
wb_dma_rf/input_de_csr 2.409554 2.222186 0.394099 0.165945 0.632768 1.972424 2.195391 -3.666936 -0.066782 0.173324 -2.449075 3.448817 -0.362384 -3.218899 -1.164441 1.735907 1.153337 0.798189 -0.494730 1.442230
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.543329 -0.724509 -1.137379 0.800714 1.187585 -1.241642 -0.903055 0.036797 0.793926 -0.049815 1.102484 0.798100 -0.634329 -1.644126 1.134929 -1.730908 -2.146933 0.661667 -0.310510 0.313936
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.262069 -0.002260 -0.425049 0.611296 -0.706837 -0.788469 0.480499 -1.984120 -1.442674 -0.163227 -0.824458 -0.882687 -0.085248 -1.157841 -0.190526 -0.430947 0.771377 -0.811292 -2.858098 0.622570
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.911776 0.626137 -0.998669 -0.368195 1.617553 -0.008439 -1.429699 -1.240577 2.067971 -0.228790 0.720702 2.414147 -0.797816 -2.507216 0.688024 -1.059131 -0.855276 0.419288 1.536289 -0.183194
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.657239 -0.754529 -1.178571 0.770115 1.145557 -1.309597 -0.843754 0.026419 0.730002 0.020163 1.054079 0.753162 -0.574657 -1.620860 1.152556 -1.779397 -2.119384 0.659944 -0.355534 0.339198
wb_dma_ch_rf/input_de_adr0_we 0.077297 1.070805 0.467549 -1.595083 -1.809118 -0.872299 -0.165614 -1.212670 0.818107 -1.065151 1.203777 0.346502 -0.998192 2.816571 -1.180686 1.447214 -0.122804 0.354147 0.584822 0.535349
wb_dma_ch_sel/assign_161_req_p1 -1.545828 -0.768767 -1.158676 0.813258 1.234214 -1.288348 -0.910708 0.042801 0.813386 -0.040993 1.089713 0.782310 -0.628012 -1.676597 1.181067 -1.778340 -2.200621 0.694796 -0.266898 0.273300
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -3.027683 0.890878 -2.866366 -1.006993 -1.186545 -0.962101 -0.086292 -1.211890 -1.934796 4.302180 -0.085575 2.166385 3.186463 -0.915753 -2.125119 -0.871429 -0.335501 0.935631 0.568231 0.460900
wb_dma_ch_sel/assign_129_req_p0 1.324334 -0.808106 -1.274273 2.056853 1.579200 1.090578 0.548920 6.289550 -2.668608 0.177022 -1.743591 -2.906886 2.849285 0.058407 -0.244934 -1.653733 0.382802 -0.808937 -0.551278 -1.660394
wb_dma_de/wire_de_ack 3.033386 3.627298 0.879714 -2.284413 -0.525002 0.294104 0.971677 -4.734745 1.641555 -1.150656 -1.594050 1.844396 0.286216 -0.934411 -1.560656 2.979464 0.725602 -0.279012 0.990601 2.794533
wb_dma_ch_arb -0.612033 0.944346 -2.185817 -1.055940 -0.895915 -1.774355 2.500886 0.576293 1.968030 1.055715 -1.344638 0.014317 3.144272 -1.971558 -2.023151 -1.381248 2.227061 1.911680 -1.510632 -1.217258
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 3.538757 1.432101 0.190354 -1.219490 0.404854 1.227832 -0.517035 -1.383730 1.340157 -0.206582 -0.426709 1.694174 -0.177166 -0.905246 -0.518141 0.746209 1.327980 -0.268131 1.855705 -0.414797
wb_dma_pri_enc_sub/always_3/if_1/cond -1.440781 -0.699110 -1.097614 0.813443 1.284665 -1.188741 -0.941554 0.051878 0.879569 -0.094715 1.153020 0.834638 -0.673777 -1.668842 1.138979 -1.697230 -2.122492 0.699809 -0.194277 0.192333
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.734200 -0.063260 0.223028 0.893484 1.077785 1.753412 1.079637 -0.581728 1.453918 1.796311 0.641706 -0.203069 -0.088311 -1.709207 -0.645252 0.011290 3.384130 0.152058 0.574105 -4.568451
wb_dma/wire_de_txsz_we 3.512666 -0.115174 1.736751 2.187733 2.894948 4.303249 0.155179 3.716374 -2.332507 -1.068594 -1.613290 -2.214061 1.085423 0.078821 0.116532 1.382200 -1.441808 -1.869059 1.225070 0.507747
wb_dma_ch_pri_enc/wire_pri16_out 2.023527 0.680886 -0.890724 -0.382504 1.603519 0.035404 -1.415126 -1.352918 2.201167 -0.291554 0.817882 2.461121 -0.861318 -2.522092 0.647754 -0.982740 -0.833699 0.432015 1.619950 -0.239257
wb_dma_ch_pri_enc 1.928996 0.624174 -0.944804 -0.418079 1.558641 -0.056576 -1.388395 -1.296210 2.156466 -0.254847 0.793454 2.407395 -0.827683 -2.449790 0.642620 -1.067328 -0.868571 0.433983 1.544715 -0.156344
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.394058 0.613444 0.002768 0.029943 0.954820 1.942176 0.142963 0.402095 0.449676 -0.092283 -0.221382 0.399509 -0.431248 -0.865513 -0.344973 1.037069 1.257165 0.229883 0.906593 -2.474353
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.979735 -0.374346 -2.952087 -0.329470 2.518183 0.971210 -1.259238 4.673499 -0.929510 -0.152103 -0.810732 0.592852 0.132879 -1.491917 0.599177 -2.584919 0.402538 0.707479 1.150881 -3.576317
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.091448 0.250985 -2.473567 -0.596132 -1.247250 -1.666115 1.309018 4.493654 -2.053890 -2.037792 0.513995 -1.323994 3.623524 3.528916 -1.686747 -2.202995 1.399317 1.265778 0.880869 0.621100
wb_dma_ch_pri_enc/wire_pri7_out 1.868811 0.641383 -0.939037 -0.353909 1.580912 -0.058801 -1.374252 -1.350534 2.106585 -0.232144 0.735090 2.443746 -0.781732 -2.512003 0.662638 -1.087623 -0.894882 0.416796 1.512193 -0.100234
wb_dma_ch_sel/always_6/stmt_1/expr_1 3.566735 3.161624 0.819181 -2.234354 -0.272171 0.981084 0.042376 -3.952675 1.601084 -2.119791 0.007726 -0.291521 2.005409 -0.769855 -1.104440 3.009716 0.776874 -0.899444 2.771434 2.731451
wb_dma_wb_if/wire_mast_err 4.108932 1.501260 -2.221295 -3.000829 0.272224 -0.554425 -2.021267 1.651377 0.836898 -1.326046 0.229312 2.234646 -0.612833 1.164435 -0.663282 -1.394845 0.252798 0.500145 2.612380 -1.019088
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.379449 0.846630 0.296654 -0.226919 2.176379 2.085726 -0.246903 0.334673 -0.511802 1.976793 -3.073476 -3.084891 3.272619 -3.383177 0.067074 -0.220804 2.251549 -3.373297 0.782808 -0.533835
wb_dma_wb_if/input_wb_cyc_i -3.218058 1.289335 -1.476095 2.798318 -0.697590 -2.311460 3.187071 2.330121 -4.377836 -2.240114 -1.515714 -2.626710 2.399058 -1.102510 -1.959016 -2.378190 -1.094282 -0.165965 -2.477765 4.195296
wb_dma_ch_sel/assign_97_valid 1.813113 -1.493060 -1.786304 -4.437347 -5.766089 -0.336974 -3.318010 1.220799 -4.194123 0.381969 -1.950746 -3.386777 4.056515 3.732898 0.583967 1.039422 2.992574 -2.246194 0.280082 1.682172
wb_dma/wire_mast0_drdy 0.528114 2.902811 -2.432410 0.932292 -1.309992 1.548709 -2.109845 -4.358100 -4.697700 0.108994 -0.382691 0.283026 0.859466 -3.221789 -1.848949 2.386414 0.258688 -2.418604 -0.267357 0.969708
wb_dma_ch_pri_enc/wire_pri8_out 1.779989 0.681301 -0.909167 -0.350975 1.565156 -0.133508 -1.383173 -1.388959 2.058059 -0.177993 0.682334 2.412094 -0.829211 -2.541197 0.631581 -1.053123 -0.872437 0.361975 1.427314 -0.042029
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.869038 0.612297 -0.976131 -0.432113 1.555408 -0.142843 -1.441753 -1.378564 2.158355 -0.270156 0.814326 2.518759 -0.819794 -2.491347 0.682814 -1.157396 -0.949709 0.404452 1.555479 -0.001745
wb_dma_wb_if/wire_pt_sel_o -3.091819 -0.248708 -2.036789 1.627434 -1.820541 -0.226014 1.602060 0.245320 -2.663292 -0.196638 -2.461958 -0.189440 1.338629 -5.565941 -0.845597 -3.012000 -1.698309 1.359460 -3.153310 3.982585
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.561623 -0.762394 -1.190419 0.762806 1.244240 -1.304816 -0.918783 0.066113 0.804205 -0.046685 1.079348 0.796942 -0.634102 -1.643377 1.156770 -1.801745 -2.207870 0.657096 -0.263660 0.268081
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.522830 1.438217 0.225717 -1.187482 0.367303 1.224229 -0.474421 -1.380713 1.330660 -0.158238 -0.408623 1.624248 -0.196561 -0.871558 -0.524139 0.724526 1.345511 -0.271738 1.777098 -0.469775
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.765584 0.623386 -1.022738 -0.352963 1.616136 -0.161095 -1.402768 -1.287572 2.147349 -0.215835 0.756012 2.452467 -0.826138 -2.582303 0.680117 -1.148080 -0.939878 0.437967 1.499455 -0.120640
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.778950 -0.293523 0.014240 2.689296 0.244109 -1.776351 0.634355 -0.749107 0.771259 1.005600 2.370342 -1.618739 2.304358 -0.205353 -0.320626 -1.763035 2.847969 -0.825925 -0.091023 -1.553503
wb_dma_ch_pri_enc/wire_pri22_out 1.840658 0.632479 -0.910263 -0.343390 1.553812 -0.074881 -1.376150 -1.410384 2.158903 -0.203711 0.728230 2.408862 -0.836358 -2.541524 0.683103 -1.025685 -0.859481 0.395034 1.480997 -0.078027
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.531221 1.430413 0.217209 -1.200386 0.394487 1.261518 -0.503766 -1.326361 1.324037 -0.186829 -0.381655 1.607014 -0.212469 -0.841742 -0.534951 0.745216 1.334449 -0.257968 1.808367 -0.533041
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.528021 0.856106 -1.398783 -2.871943 -1.403719 -0.412890 -0.694309 3.278555 -1.347586 -1.165346 -0.587769 -0.199376 0.218219 3.891517 -1.433633 -0.403215 1.249334 0.126795 1.244418 -1.012522
wb_dma_ch_sel/assign_143_req_p0/expr_1 2.831486 1.849162 0.223149 -0.634221 -0.571379 -1.069048 -2.181726 1.972710 -0.744629 -0.552723 -0.644929 -1.291891 0.757852 2.963801 -1.114179 0.265383 0.674268 -2.856813 0.885746 -0.035286
wb_dma_ch_sel/assign_135_req_p0 3.040106 1.938749 0.094318 -0.780890 -0.577717 -0.942742 -2.172563 1.924430 -0.749018 -0.589494 -0.736060 -1.213186 0.741140 2.900803 -1.177177 0.322079 0.863660 -2.803971 0.951376 -0.134461
wb_dma_ch_sel/wire_gnt_p0_d 1.544450 2.378469 -2.517251 -2.496027 -2.190930 -1.367670 4.220628 -0.261338 1.418142 0.306086 -1.492388 0.694996 4.774735 -0.644751 -3.670645 -0.863399 6.046281 2.760306 -0.190239 -1.619111
wb_dma_de/assign_20_adr0_cnt_next 0.059990 -1.874320 -0.176497 0.297542 -0.282497 2.189758 -0.430516 0.759909 -2.400061 0.741066 0.092088 2.415098 -0.596104 2.099559 -0.418983 -0.609724 -1.531187 1.080016 -0.384374 0.650447
wb_dma_wb_if/inst_check_wb_dma_wb_if -3.136651 0.944426 -1.230234 1.312153 -2.600282 -1.414975 -0.076932 -0.168769 -1.799679 0.808226 -1.795118 -1.273394 -0.223800 -3.930913 -1.242573 -1.165338 -0.525555 -0.509644 -2.864281 0.999538
wb_dma_ch_sel/assign_153_req_p0 2.980971 1.913886 0.210654 -0.740687 -0.615097 -1.024156 -2.206506 1.949320 -0.713857 -0.626616 -0.645526 -1.243176 0.654535 3.006838 -1.158388 0.393508 0.787307 -2.860234 0.950944 -0.140008
wb_dma_de/assign_82_rd_ack/expr_1 2.260293 0.295311 -1.186523 0.663548 2.808124 2.180595 -1.149310 1.763162 -1.840378 0.280204 -2.680691 0.002624 0.912081 -3.900008 0.813072 -0.747278 -1.680611 -1.278822 0.065455 0.704993
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.922684 1.240317 -0.685450 -0.736365 1.008790 1.157800 -1.202652 0.496180 -1.026883 -0.737812 -1.394369 0.373379 -0.110528 -1.209181 -0.231924 0.549893 -1.978499 -0.872922 0.522901 1.384086
wb_dma_de/reg_de_csr_we 5.887878 0.852840 -0.467997 -0.231120 1.542424 3.738456 2.585636 0.252200 -2.734930 -0.747045 -4.007738 4.948730 1.426269 -1.809070 -0.786781 -1.192641 2.291719 1.689898 0.722854 2.781381
wb_dma/wire_wb0_ack_o -2.078641 2.808575 -1.371175 1.676482 1.958623 -2.151733 0.291137 -0.943591 -1.487326 -0.264123 -0.783802 0.008010 0.513169 -1.599408 -0.001693 0.408153 -0.277745 -1.286097 -2.475168 0.735449
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.542311 1.412110 0.243345 -1.195735 0.401771 1.277874 -0.493043 -1.352457 1.348002 -0.199061 -0.338894 1.693166 -0.222443 -0.847912 -0.497740 0.722693 1.303183 -0.240936 1.861299 -0.469251
wb_dma_ch_pri_enc/wire_pri23_out 1.973387 0.637512 -0.955296 -0.373683 1.589893 -0.037572 -1.362449 -1.250196 2.104217 -0.214680 0.751425 2.399692 -0.790965 -2.458290 0.660199 -1.040674 -0.819852 0.435742 1.540015 -0.217705
wb_dma_ch_sel/assign_103_valid 3.676489 1.732051 0.274967 -2.859784 -0.665231 0.726302 -2.017667 1.961257 -0.454941 0.153098 -2.303575 -0.208814 -1.206500 2.423781 -1.228802 1.177219 0.223043 -2.081660 0.907328 -0.880635
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.653197 0.503667 1.898798 -0.500549 -1.300526 -0.685355 -1.092856 -0.759457 0.433736 0.216105 -0.003457 -1.174537 -2.146326 2.416317 -0.473232 2.211253 -2.374634 -1.589989 -1.124622 1.034409
wb_dma_rf/wire_ch1_txsz -0.501204 0.284519 -0.911533 0.817704 1.220698 -0.306216 0.061395 -2.952777 0.291708 -0.918955 0.605334 1.777461 1.280533 -3.691245 0.888347 -1.052123 -2.142764 0.694285 0.470508 3.984805
wb_dma_de/always_23/block_1/stmt_13 0.778325 1.161572 1.551912 -3.860023 -2.161594 -0.576429 -2.021301 -3.469642 2.497508 -1.375415 -1.431118 -3.030409 2.190576 -0.738217 1.236246 4.770992 -1.817047 -1.610788 0.530594 3.613092
wb_dma_de/always_23/block_1/stmt_14 -2.372780 -1.142508 0.313208 -1.390377 2.753336 0.999086 -1.211879 5.906797 -3.197460 5.679205 -4.956544 -0.913706 -4.185506 0.370972 -0.000805 -2.535185 0.087027 -3.105482 -2.140348 -6.015459
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.431754 -0.522726 -0.751248 1.661281 2.957090 2.004138 -0.133833 0.692666 -0.738108 2.101301 -1.618626 -0.608587 1.136837 -4.503834 0.630314 -1.771875 0.266064 -1.326153 -0.239281 -1.169730
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.151514 1.089170 0.508881 -1.603936 -1.833670 -0.832131 -0.124630 -1.167073 0.855521 -1.150466 1.245359 0.380601 -1.015019 2.886890 -1.207378 1.475880 -0.114222 0.359233 0.664579 0.501133
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.912529 0.654316 -0.919815 -0.406203 1.545738 -0.055653 -1.392848 -1.294817 2.073401 -0.212307 0.748245 2.374114 -0.767633 -2.423248 0.646151 -1.048426 -0.863765 0.388352 1.525507 -0.119556
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 3.690556 0.683681 -0.153862 -1.309558 1.245828 1.569076 -1.957929 3.173424 -1.251865 1.195696 -3.441562 -0.484478 -0.271732 -0.292964 -0.032965 -0.297853 0.234192 -2.490713 0.442377 -1.260424
wb_dma_ch_rf/input_ch_sel -0.411242 4.012466 0.970109 -1.111872 2.049986 -0.617620 2.205844 -3.561756 2.238098 1.486962 -3.709454 0.786244 -2.207123 -0.349538 -3.467375 2.541779 -3.166536 -1.182289 -3.051611 0.680752
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.310032 -0.664926 0.225133 0.744909 0.263028 0.025807 0.956764 -0.992090 1.162560 1.818913 0.903048 -0.503469 0.382618 -0.907288 -0.286328 -0.935991 2.282298 -0.012962 -0.193515 -2.251079
wb_dma_ch_pri_enc/wire_pri4_out 1.911591 0.678059 -0.898811 -0.356388 1.598127 -0.051547 -1.404522 -1.306235 2.150381 -0.237177 0.741750 2.434858 -0.850521 -2.451967 0.673667 -1.055201 -0.875377 0.389326 1.546136 -0.154538
wb_dma_ch_rf/wire_ch_txsz_we 2.361090 0.784021 0.397129 -0.102798 2.308988 2.080315 -0.316363 0.414914 -0.439313 1.975534 -3.041546 -3.047493 3.130764 -3.391210 0.105508 -0.212020 2.040662 -3.422567 0.789372 -0.557461
wb_dma_de/assign_70_de_adr1/expr_1 -1.300305 -0.634739 0.207581 0.754916 0.241455 -0.045426 0.837872 -0.897495 1.038094 1.786971 0.833551 -0.541882 0.407063 -0.827541 -0.284887 -0.983682 2.168862 -0.139662 -0.206059 -2.093237
wb_dma_ch_sel/assign_116_valid 3.589454 1.732487 0.272308 -2.773365 -0.646442 0.739342 -1.989100 1.862830 -0.486355 0.119869 -2.228880 -0.152181 -1.161051 2.354447 -1.230308 1.162450 0.203270 -2.090956 0.913843 -0.818870
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 3.853282 2.868399 0.710583 -3.546120 -0.901479 -0.645796 -1.663499 -2.608330 3.030024 -1.427273 0.474887 -0.039302 0.376175 1.466522 -1.005339 2.024831 0.893774 -1.391941 3.061056 0.900179
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.121279 -1.727843 -0.214666 0.359256 -0.215929 2.047588 -0.439803 0.773435 -2.297500 0.649482 0.025093 2.262776 -0.491373 1.878823 -0.399551 -0.637445 -1.445276 0.909939 -0.355708 0.678092
wb_dma_wb_mast/wire_wb_addr_o -0.758402 -0.604163 -1.019354 2.006808 0.001755 -1.065547 1.775364 1.785952 -0.698815 -1.196918 1.364950 -1.118859 3.444026 0.434013 -0.392314 -1.843950 0.232952 1.153734 0.151078 1.570021
wb_dma_ch_rf/reg_ch_csr_r2 2.931543 -0.343523 -3.015373 -0.365578 2.505821 0.931589 -1.279399 4.617217 -0.945829 -0.074262 -0.929036 0.619992 0.173723 -1.599639 0.600652 -2.584913 0.370444 0.662874 1.066984 -3.557491
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.775287 -0.225503 -1.113568 -1.732539 -1.142462 -2.316097 -0.871503 -0.110818 1.530985 -1.411165 -1.408806 -1.287658 0.598883 -2.098678 2.433192 1.611466 0.552593 1.326128 -2.128944 -1.194482
wb_dma_ch_sel/assign_11_pri3 2.475574 0.668806 -0.000823 0.059431 0.960539 2.024101 0.130081 0.431788 0.472038 -0.113288 -0.218106 0.414521 -0.459395 -0.922819 -0.354071 1.087646 1.321892 0.219342 0.935177 -2.558020
wb_dma_de -2.770539 0.879313 -1.539308 -1.097049 -0.634878 -2.027061 -0.197038 -1.084889 -1.625805 3.412522 -1.915628 0.368430 1.988489 -0.082245 -1.761297 -1.125191 -0.795874 -0.992353 -1.214508 1.036709
wb_dma_wb_slv/wire_wb_data_o -5.625791 -1.800502 -1.017602 0.633497 1.522157 -1.966060 3.309921 2.602226 -1.574817 2.806558 0.333412 -1.668082 0.981414 1.171345 -0.787535 -1.975156 -2.582783 0.974534 0.111180 -0.286562
wb_dma_inc30r/always_1/stmt_1 -1.417977 -4.177565 -1.827814 -3.423640 -4.196463 -0.499324 1.651086 1.294931 1.844163 0.979978 -0.683165 -3.104555 3.940534 -0.502650 2.283042 -0.097424 3.643155 3.298095 -1.635467 -1.292343
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.452518 -0.701559 -1.096480 0.757851 1.177028 -1.206681 -0.888355 0.002948 0.843106 -0.046709 1.115269 0.820156 -0.636949 -1.647890 1.152444 -1.715153 -2.100758 0.681524 -0.206156 0.289142
wb_dma_ch_sel/assign_127_req_p0 4.550256 0.437532 -1.973852 -1.194023 1.319513 2.202095 -0.363857 4.746123 -1.824345 -0.051409 -2.096502 -0.181429 0.832224 0.054478 -0.630314 -0.883091 2.653767 0.015617 1.367728 -3.974646
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.810851 0.660848 -0.871748 -0.321587 1.546548 -0.057977 -1.334729 -1.376891 2.075908 -0.188439 0.700517 2.354493 -0.819908 -2.512370 0.638094 -0.990904 -0.837204 0.351446 1.416754 -0.144241
wb_dma_ch_sel/assign_94_valid 0.199528 1.859473 -0.521985 -0.274765 0.113954 -2.709582 -3.976200 0.648037 1.023570 -0.491920 0.291207 -2.553741 3.537524 -2.760318 1.803355 1.901512 -2.404641 -2.294844 2.621559 1.804350
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.989404 0.056356 -0.713679 0.742398 3.526326 1.096199 -1.110126 0.586418 0.254422 1.816569 -1.887201 -2.355674 2.611994 -4.957410 1.167592 -1.812545 0.110066 -2.706424 0.595062 -0.466146
wb_dma_ch_pri_enc/wire_pri12_out 1.655581 0.626250 -0.915275 -0.285528 1.543694 -0.122844 -1.351330 -1.352343 2.008116 -0.168044 0.689900 2.303122 -0.792734 -2.516976 0.664630 -1.088045 -0.925546 0.347242 1.335484 -0.089075
wb_dma_ch_rf/always_20/if_1/block_1 -3.062754 -0.031764 -0.125621 -4.181427 -3.162360 -1.933392 -0.130659 -0.156990 -1.575803 1.905036 -2.039299 0.794659 -1.920822 3.682434 -1.328630 -0.982948 0.065729 -0.445515 -2.154027 1.361753
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.577242 1.459654 0.233594 -1.223299 0.377630 1.271276 -0.519500 -1.368529 1.374636 -0.232973 -0.392198 1.682040 -0.198250 -0.823091 -0.521208 0.734748 1.313396 -0.256044 1.871611 -0.472315
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.981952 0.481036 -2.823256 -1.586249 1.979599 0.187690 -1.855240 2.917806 -0.103649 -0.160240 -1.112160 1.850870 0.399695 -1.630727 0.373039 -2.886779 0.463344 0.184889 1.913104 -1.628991
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.909075 -0.544996 1.544707 1.117407 0.467590 0.116796 -1.014311 0.320990 -0.350139 1.358288 -1.246194 -1.660244 -1.270133 -0.362055 0.680392 0.865237 -2.398747 -2.062099 -1.791174 0.562563
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.741879 1.974947 0.369883 -1.183707 0.098471 0.308892 0.512717 -2.515823 1.534551 0.787568 -1.880265 3.893444 -2.072001 -1.107543 -1.011874 0.679589 1.191044 0.384472 -0.091949 -0.205139
wb_dma_wb_if/input_slv_din -5.840127 -1.755611 -0.860469 0.810499 1.502531 -1.997367 3.199977 2.521772 -1.627313 2.852714 0.440251 -1.711555 0.874537 1.207958 -0.746979 -1.902153 -2.742584 0.776549 0.114708 -0.162289
wb_dma_ch_sel/assign_94_valid/expr_1 0.090940 1.886111 -0.470427 -0.390057 0.142028 -2.783094 -4.046329 0.418367 1.240230 -0.458953 0.312168 -2.504412 3.461391 -2.970768 1.932989 1.994208 -2.507128 -2.215124 2.621522 1.797954
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.705849 -0.188774 1.902361 -0.413599 0.923957 0.194355 -2.240332 2.920058 -0.394794 -0.383364 -1.130655 -0.972682 0.103761 2.969279 0.469241 -0.902642 -2.470315 -3.035200 1.595336 3.066546
wb_dma_de/always_21 3.279173 2.627418 0.814547 -1.394431 -0.968253 2.055492 1.100507 -3.812527 0.628308 -2.030038 0.399042 1.610782 0.565575 -0.089586 -1.793496 3.241723 1.111927 0.529097 2.099108 1.890837
wb_dma_de/always_22 -2.068676 1.131519 -1.192698 -1.022365 0.540982 -2.062372 -0.269305 -0.143657 -1.509824 3.899653 -2.323868 1.441661 1.345385 -0.047023 -1.906376 -1.717978 -1.243590 -1.213203 -0.148645 0.631472
wb_dma_de/always_23 -2.268070 0.944758 -1.415513 -0.967894 0.261546 -2.088913 -0.248741 -0.205703 -1.336071 4.048477 -2.129423 1.348385 1.652284 -0.377150 -1.705895 -1.705100 -1.038023 -0.920990 -0.159311 0.425804
wb_dma_ch_pri_enc/wire_pri1_out 1.958058 0.604700 -0.974235 -0.368107 1.632557 -0.030749 -1.439753 -1.165389 2.121040 -0.250814 0.783115 2.410301 -0.816048 -2.445303 0.660346 -1.059533 -0.880070 0.430745 1.576858 -0.224738
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.638580 -0.773868 -1.126143 0.791062 1.201884 -1.298078 -0.896670 0.039905 0.753285 -0.004596 1.072899 0.730849 -0.580746 -1.672445 1.155662 -1.770288 -2.165396 0.643356 -0.343097 0.340069
wb_dma_de/assign_78_mast0_go -1.465477 -0.716334 -1.132559 0.790861 1.193735 -1.185067 -0.911233 0.028811 0.845949 -0.075083 1.113316 0.820916 -0.613690 -1.634946 1.158613 -1.704602 -2.104012 0.680292 -0.229403 0.229541
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.532235 0.327406 -0.207912 2.089251 0.012083 -1.865334 -0.230894 0.182669 -0.332266 -0.859153 1.698381 -1.192540 2.064503 0.723063 -0.034100 -0.855916 0.751284 -0.749986 0.131362 0.650435
wb_dma_de/wire_dma_done 2.710945 1.279927 -1.238403 -4.131693 -0.201132 -0.626278 -2.104966 -0.042958 1.776232 -0.542197 -3.623930 -0.314212 0.562574 -2.340899 1.262305 2.315412 -1.307991 -0.095455 -0.382216 0.199004
wb_dma_ch_sel/assign_150_req_p0/expr_1 2.974595 1.958520 0.115528 -0.715725 -0.500664 -0.884069 -2.179263 1.778280 -0.723460 -0.431646 -0.830553 -1.201092 0.674086 2.586223 -1.181433 0.410411 0.831835 -2.811625 0.820262 -0.204265
wb_dma_rf/input_wb_rf_adr -4.534349 -0.817606 0.811849 -1.187259 -0.138732 -5.418741 0.008796 0.407129 0.165448 2.080113 -2.931732 -1.717891 1.791103 0.594806 1.574099 -4.855209 -2.966943 -2.775393 -2.162402 7.683655
wb_dma_wb_if -5.753826 2.281658 -1.612633 1.702673 -1.429446 -3.963722 1.100116 -1.660625 -3.407734 1.452034 -2.921366 0.234464 0.449651 -3.469603 -1.040943 -2.901760 0.797725 -1.028990 -4.916049 3.137427
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.923668 0.986082 -0.491377 -0.392172 1.535621 3.671844 2.520460 0.033592 -2.566516 -0.672153 -4.076415 5.062462 1.198066 -1.992500 -0.795777 -1.036190 2.290279 1.691267 0.682492 2.616682
wb_dma_ch_pri_enc/wire_pri25_out 1.897577 0.669361 -0.924432 -0.347909 1.603366 -0.052733 -1.380762 -1.332168 2.152799 -0.220627 0.768467 2.435756 -0.836950 -2.505090 0.661315 -1.068680 -0.856723 0.425379 1.547614 -0.112650
wb_dma_wb_mast/reg_mast_cyc -1.490518 -0.731406 -1.126085 0.784505 1.202467 -1.226406 -0.930968 0.066576 0.811673 -0.054201 1.104847 0.790840 -0.625689 -1.640891 1.138670 -1.746729 -2.118212 0.653377 -0.208979 0.270348
wb_dma_ch_rf/input_wb_rf_we -3.175817 -1.665074 -2.436489 -1.736076 -0.596269 -2.271418 1.089409 -3.454409 -2.591428 0.012466 -2.977002 -2.664041 2.916290 -0.495417 -0.033521 -3.012484 1.298895 -0.702743 -5.322540 1.930779
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.291813 -0.157989 -0.117916 -4.161149 -3.202131 -1.969116 -0.118094 -0.250468 -1.509079 1.992631 -1.995256 0.743424 -1.966864 3.611185 -1.271340 -0.999218 0.042599 -0.399112 -2.329242 1.338324
wb_dma_de/always_6/if_1 1.144791 0.183909 -0.747727 0.592638 3.411705 1.032936 -1.106022 0.416961 0.317713 1.767831 -1.888536 -2.331969 2.627818 -4.861581 1.063770 -1.740893 0.165512 -2.667006 0.672871 -0.415616
wb_dma_wb_slv/always_4/stmt_1 -1.827039 -0.058453 1.701653 -0.069487 -2.727862 -3.671164 0.028209 -2.317392 -3.467249 0.412032 -0.133841 -1.209425 2.986110 3.259435 -1.095181 -4.627771 0.754841 -4.353193 1.940228 9.180481
wb_dma_de/assign_3_ptr_valid 1.361449 1.357220 0.559444 -0.400386 0.258747 0.237047 1.371775 -3.192379 2.445537 2.532432 -1.094075 3.249502 -1.645970 -1.788093 -1.309319 -0.334839 3.295886 0.265691 -0.322576 -2.311491
wb_dma_wb_mast/input_pt_sel 0.364329 -2.548997 -1.272591 2.403072 2.371678 3.062951 3.772629 0.574511 -1.490497 -2.153620 0.465119 2.794217 3.285306 -3.475439 1.041436 -2.859457 -2.267154 4.469167 0.705503 5.136548
wb_dma_ch_pri_enc/wire_pri15_out 1.762489 0.573569 -1.036425 -0.342433 1.653018 -0.118161 -1.381864 -1.213138 2.071559 -0.213775 0.742694 2.367282 -0.828004 -2.558228 0.695766 -1.151230 -0.942856 0.422606 1.432514 -0.221668
wb_dma_wb_slv/input_wb_we_i 3.046485 -2.455457 -0.072408 1.958988 1.214937 0.801480 -1.373217 3.474284 -2.252113 -3.343187 3.726001 3.897202 1.382179 6.359737 0.061929 -4.063561 -3.320694 1.710938 2.983886 4.779656
wb_dma_de/reg_tsz_cnt_is_0_r 2.385822 0.271833 -0.234483 1.147842 2.127513 3.854427 0.369485 3.420225 -3.524809 0.466207 -3.604556 -2.090134 1.286690 -2.249647 -0.103501 1.130233 0.249808 -1.558203 -0.710393 -1.395745
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.374955 -4.523286 0.258554 -3.247865 1.595737 3.615399 -1.937746 3.723404 -2.178457 2.763739 -4.720130 2.410724 -0.849458 -1.639158 4.007984 -1.948319 -0.617623 0.369508 0.550490 -0.116433
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.850100 0.653366 -0.936429 -0.416958 1.543186 -0.117521 -1.403534 -1.370270 2.132484 -0.222766 0.735852 2.426547 -0.755341 -2.489456 0.622311 -1.054608 -0.873066 0.387762 1.496946 -0.059251
wb_dma/wire_mast1_drdy 0.090826 0.119756 -2.798677 -1.443764 0.794579 -2.114686 -1.603880 0.721242 0.095628 0.484975 -0.965577 1.686586 0.146471 -2.188649 0.884955 -3.137924 -0.787103 0.282701 -0.063566 0.446922
wb_dma_ch_rf/wire_ch_csr_we -2.498855 -1.391294 -3.330016 -3.169150 -0.851048 -1.239254 2.205723 -0.873647 -2.854285 2.509703 -2.776045 -1.412477 3.925601 1.001459 -1.932070 -2.213874 0.414808 0.474353 -2.087102 1.044044
wb_dma_ch_pri_enc/inst_u9 1.863640 0.658466 -0.902306 -0.353118 1.561591 -0.022400 -1.342811 -1.334440 2.068708 -0.211053 0.723127 2.371562 -0.832209 -2.530046 0.606612 -0.964615 -0.800963 0.381219 1.451460 -0.209704
wb_dma_ch_rf/assign_8_ch_csr -4.659861 0.573301 -2.523634 -0.772193 -0.502609 -3.622453 1.748806 -0.052999 -2.773554 3.415391 -2.943853 -1.310121 2.092534 0.016917 -2.227430 -1.162784 -2.324438 -1.010256 -2.581042 1.931170
wb_dma_ch_rf/wire_this_ptr_set 2.762876 1.989582 0.324468 -1.263667 0.053683 0.290957 0.524972 -2.442828 1.472460 0.843546 -2.020645 3.962988 -2.041851 -1.115022 -1.025519 0.582729 1.240790 0.386271 -0.130831 -0.182619
wb_dma_ch_pri_enc/inst_u5 1.730873 0.659371 -0.966790 -0.389995 1.519196 -0.124728 -1.375092 -1.310535 2.055845 -0.163696 0.695371 2.367503 -0.802660 -2.503108 0.658175 -1.078298 -0.904835 0.411008 1.411711 -0.080966
wb_dma_ch_pri_enc/inst_u4 1.938110 0.648959 -0.934940 -0.351053 1.566293 -0.015701 -1.356845 -1.302452 2.092546 -0.212042 0.744982 2.429117 -0.790895 -2.489421 0.628508 -1.026621 -0.861283 0.397987 1.539060 -0.135657
wb_dma_ch_pri_enc/inst_u7 1.787393 0.605896 -0.959377 -0.349923 1.564126 -0.039943 -1.356262 -1.286433 2.083632 -0.215959 0.717550 2.378136 -0.782785 -2.506397 0.674107 -1.028461 -0.890584 0.420661 1.454056 -0.145061
wb_dma_ch_pri_enc/inst_u6 1.991343 0.655924 -0.925239 -0.391880 1.614009 -0.013360 -1.395316 -1.269168 2.159009 -0.245220 0.774114 2.448605 -0.838226 -2.498549 0.656468 -1.070660 -0.825765 0.421311 1.620162 -0.177376
wb_dma_ch_pri_enc/inst_u1 1.876670 0.591459 -0.958107 -0.391143 1.540729 -0.089880 -1.376741 -1.266309 2.068375 -0.262199 0.788939 2.379042 -0.789741 -2.375003 0.635033 -1.110944 -0.865970 0.403194 1.518920 -0.112897
wb_dma_ch_pri_enc/inst_u0 2.060081 0.695489 -0.908101 -0.364256 1.669852 0.050666 -1.442165 -1.365692 2.184199 -0.240694 0.750974 2.527382 -0.825902 -2.613580 0.678205 -0.997311 -0.881577 0.423950 1.623548 -0.217276
wb_dma_ch_pri_enc/inst_u3 1.865996 0.652292 -0.958147 -0.428482 1.527879 -0.114357 -1.412972 -1.345257 2.149296 -0.218395 0.730502 2.461798 -0.766034 -2.478757 0.657212 -1.124972 -0.869752 0.405526 1.519236 -0.046874
wb_dma_ch_pri_enc/inst_u2 1.921429 0.635716 -0.962983 -0.410327 1.574124 -0.092636 -1.437952 -1.290123 2.095179 -0.230160 0.769661 2.442181 -0.770326 -2.488211 0.683389 -1.087307 -0.884776 0.428508 1.539566 -0.098293
wb_dma/wire_de_start 0.143479 1.823794 -0.587216 -0.478140 0.004767 -2.776732 -3.934495 0.358437 1.172403 -0.468687 0.351328 -2.475958 3.612664 -2.884690 1.811123 1.912867 -2.210828 -2.109750 2.603957 1.760895
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.371448 -0.814768 -1.306642 2.034299 1.593675 1.074586 0.576544 6.313924 -2.761695 0.150639 -1.734193 -2.883659 2.864504 0.116174 -0.277630 -1.760515 0.464045 -0.767793 -0.494082 -1.624742
wb_dma_rf/wire_ch_stop 3.961562 1.509953 -2.323817 -3.068180 0.124391 -0.579432 -1.917486 1.576460 0.737077 -1.191376 0.138098 2.227913 -0.639138 1.113689 -0.728915 -1.362774 0.335264 0.560805 2.454079 -1.124124
wb_dma/wire_mast0_dout -3.006495 2.550797 -0.037059 1.355631 -0.642308 -2.635380 0.914218 -1.398703 -2.299033 0.302958 -3.042367 1.311146 -0.010665 -1.670160 -0.275581 -0.449551 0.694466 -0.865815 -4.263109 3.568197
wb_dma_ch_rf/input_de_adr0 -4.612263 0.581240 -0.069789 -3.341490 -1.364032 -2.088703 -0.755617 -0.351412 -1.922878 1.510145 -2.054126 0.406180 -3.909784 2.336407 -0.585929 0.042443 -1.939188 -0.798104 -2.899265 0.107836
wb_dma_ch_rf/input_de_adr1 -1.519987 -0.677423 0.241951 0.815861 0.150558 -0.049257 0.961566 -0.976439 1.050128 1.792226 0.875069 -0.499486 0.311311 -0.822017 -0.283239 -0.959855 2.116144 -0.035402 -0.286641 -2.102376
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.394642 -0.737933 -1.197089 0.769880 1.249290 -1.240556 -0.972802 0.055362 0.864170 -0.088209 1.155811 0.855268 -0.657676 -1.695112 1.180365 -1.746516 -2.173537 0.731254 -0.182549 0.218156
wb_dma_wb_if/input_wbs_data_i -3.244646 2.672162 0.042775 1.248508 -0.762769 -2.723353 1.041842 -1.784967 -2.530197 0.489230 -3.505278 1.407857 -0.052132 -1.904699 -0.336384 -0.355023 0.532952 -1.000265 -4.600927 4.047863
wb_dma_de/reg_tsz_dec 0.398134 -0.299893 -0.321872 1.025140 1.331264 2.108720 0.165210 2.990336 -3.816334 0.494700 -3.356738 -2.211006 1.687648 -1.533626 0.239787 0.129525 -0.895628 -1.655170 -1.380498 0.942317
wb_dma_ch_sel/input_ch0_am0 0.048818 -1.877606 -0.188077 0.324118 -0.317250 2.133094 -0.415311 0.785091 -2.403154 0.735211 0.087282 2.412956 -0.555749 2.091486 -0.444549 -0.614587 -1.499400 1.053468 -0.422960 0.614238
wb_dma_ch_sel/input_ch0_am1 0.979490 -0.820044 -0.839190 -2.715956 -1.387629 -0.286386 -1.028127 0.579507 1.816360 -0.531214 -0.558959 -1.070341 1.062131 -0.630463 1.387167 1.822761 0.837170 1.346270 0.103067 -2.058888
wb_dma_ch_sel/assign_162_req_p1 -1.492410 -0.766928 -1.154312 0.832251 1.268843 -1.216908 -0.944504 0.038658 0.861751 -0.086260 1.170899 0.843828 -0.641778 -1.696056 1.195797 -1.725295 -2.191273 0.666128 -0.237204 0.271659
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.182299 0.910660 0.119811 1.388607 1.415158 3.709069 1.871141 -0.916578 -1.126108 -0.860123 -0.689832 0.004002 1.306728 -2.986078 -0.490368 2.215233 1.255766 0.654611 0.635914 -0.698932
wb_dma_rf/wire_ch5_csr -2.765773 -0.058559 -1.699714 0.215631 -2.991283 -1.089408 -0.037025 -1.169329 -3.309037 1.745621 -2.386817 -0.252529 1.670134 -1.797857 -0.241975 0.055356 1.017776 -0.648962 -3.877254 2.146081
wb_dma_ch_rf/wire_ch_am1_we -0.650517 -0.136160 -1.212257 -1.838045 -1.173035 -2.281544 -0.932348 -0.031870 1.477466 -1.413744 -1.441017 -1.229617 0.655063 -2.098499 2.387295 1.740224 0.523445 1.331176 -2.102108 -1.318273
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.474580 -0.690990 -1.152074 0.726527 1.119672 -1.186987 -0.891030 0.032047 0.752224 -0.043729 1.047979 0.795563 -0.560062 -1.572165 1.119148 -1.671498 -2.054606 0.666675 -0.247870 0.275928
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.258414 1.295305 0.588072 -0.416136 0.240371 0.249140 1.460675 -3.324386 2.583243 2.574719 -1.029505 3.355002 -1.816037 -1.788416 -1.274546 -0.226465 3.290590 0.393772 -0.383449 -2.381403
wb_dma_inc30r/wire_out -3.848806 -3.152606 -2.833093 -2.550459 -2.771225 -0.211105 1.767581 1.338024 -0.386489 2.265994 -1.258131 -1.032643 2.656923 -0.487619 0.101534 -1.268720 1.533107 3.371815 -3.409459 -1.957636
wb_dma_ch_pri_enc/reg_pri_out 1.942166 0.678952 -0.892385 -0.352383 1.623533 -0.026601 -1.363318 -1.312262 2.116113 -0.233025 0.752892 2.410032 -0.823206 -2.533508 0.647264 -1.026019 -0.852966 0.413572 1.541490 -0.203004
wb_dma/input_wb0_we_i 3.208989 -2.525188 -0.183779 2.066932 1.354760 0.930989 -1.299814 3.533587 -2.398296 -3.309582 3.635189 4.127316 1.521600 6.163848 0.119827 -4.278909 -3.211679 1.817918 3.055946 4.879787
wb_dma_de/always_2/if_1/if_1/stmt_1 -3.125053 -2.166177 -2.228219 -3.123438 -3.105885 -0.645913 -0.436396 0.471323 -0.773731 1.373895 -1.738012 -0.533529 0.964610 0.196112 0.723986 0.567501 0.167748 2.178353 -3.698810 -1.278600
wb_dma_ch_rf/wire_ch_txsz_dewe 3.465678 -0.128697 1.811164 2.228220 2.933384 4.352427 0.164482 3.693944 -2.317739 -1.051532 -1.648533 -2.257455 1.093219 -0.041830 0.148903 1.439427 -1.491426 -1.893486 1.188822 0.487327
wb_dma_de/always_22/if_1/stmt_2 -2.152951 0.994913 -1.333731 -0.926667 0.344675 -1.963764 -0.202695 -0.003497 -1.506121 3.829535 -2.136596 1.429982 1.456004 0.055339 -1.919666 -1.560218 -1.216423 -0.901463 -0.262941 0.399951
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.534258 -0.481896 0.183611 -0.260020 1.113176 0.772414 -0.743934 4.611126 -0.918097 -1.692465 0.314141 -0.689700 1.118953 3.540909 -0.074193 -1.599181 -0.296631 -0.547542 2.620535 0.502626
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.780829 0.615117 -1.005270 -0.361845 1.578011 -0.117433 -1.389439 -1.295707 2.099940 -0.175051 0.688356 2.417196 -0.808594 -2.540372 0.675353 -1.130884 -0.899013 0.413982 1.468060 -0.120877
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.713443 -0.172707 -1.153575 -1.643477 -1.029878 -2.256636 -0.828608 -0.124462 1.447487 -1.428906 -1.370384 -1.147900 0.570635 -2.116672 2.417217 1.505226 0.554911 1.287751 -2.103497 -1.155776
wb_dma_ch_sel/assign_149_req_p0/expr_1 2.989862 1.960392 0.110253 -0.636098 -0.448802 -1.002721 -2.212254 1.976019 -0.748523 -0.608748 -0.679574 -1.258089 0.758680 2.772463 -1.122128 0.321650 0.769854 -2.805547 0.944656 -0.184449
wb_dma/wire_de_ack 2.895971 3.577257 0.848521 -2.359548 -0.625320 0.125538 1.006928 -4.604156 1.644829 -0.952425 -1.713543 2.016090 0.045967 -0.757010 -1.627564 2.865044 0.737821 -0.196946 0.775450 2.653026
wb_dma_wb_mast/always_1/if_1 -2.868532 2.687823 0.163288 1.206351 -0.614039 -2.486348 1.003909 -1.611569 -2.271615 0.365144 -3.318294 1.532386 -0.223952 -1.706881 -0.358800 -0.337641 0.532565 -0.890481 -4.342278 3.724909
wb_dma_wb_if/wire_wb_cyc_o -1.435262 -0.719357 -1.175098 0.784460 1.250953 -1.204947 -0.942334 0.063732 0.883321 -0.096128 1.152056 0.822480 -0.667305 -1.680853 1.146752 -1.759905 -2.150205 0.725921 -0.177047 0.225539
wb_dma_ch_sel/assign_143_req_p0 3.045112 1.956685 0.202891 -0.590248 -0.478586 -0.911260 -2.198241 1.898826 -0.665891 -0.549782 -0.687740 -1.259571 0.689730 2.825922 -1.145452 0.425289 0.847184 -2.859807 0.890518 -0.257442
wb_dma_wb_mast/wire_mast_err 4.138998 1.428170 -2.361430 -3.120176 0.169950 -0.583105 -1.995739 1.776791 0.735359 -1.235089 0.136128 2.210129 -0.566818 1.218115 -0.708138 -1.461475 0.371666 0.595404 2.566744 -1.155857
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.362068 0.611902 -0.032586 0.036780 0.935569 1.972112 0.137864 0.397983 0.436198 -0.066907 -0.257597 0.369275 -0.418082 -0.904595 -0.359646 1.018178 1.301163 0.206990 0.872867 -2.525931
wb_dma/wire_slv0_dout -2.126164 -0.297467 2.287468 0.033913 -2.689370 -3.495494 -0.109512 -2.045784 -3.711997 0.963981 -1.226132 -2.365861 3.189881 3.271234 -1.113881 -4.453904 0.400751 -5.500741 0.930061 9.502670
wb_dma_ch_sel/reg_am1 0.899636 -0.807321 -0.792592 -2.590877 -1.346877 -0.230770 -1.015034 0.512029 1.739273 -0.534704 -0.558678 -1.051682 1.014888 -0.700463 1.371568 1.796342 0.811972 1.285437 0.093145 -1.980210
wb_dma_ch_sel/input_next_ch 2.385518 1.258380 -1.114124 -3.811947 0.041617 -0.697165 -1.979621 -0.029758 1.699847 -0.477457 -3.697790 -0.339514 0.437648 -2.463209 1.346691 2.199424 -1.613937 -0.241607 -0.615869 0.426727
wb_dma_de/always_9 0.160656 -0.409029 -0.157806 1.162291 1.375410 2.099970 0.172910 3.189077 -3.978487 0.580322 -3.480995 -2.457206 1.564303 -1.405386 0.318278 0.186908 -1.181153 -1.815753 -1.579546 1.017873
wb_dma_de/always_8 2.366920 -0.013399 -1.336962 -0.556014 2.363948 0.444935 -2.821004 3.140824 -0.386584 1.076798 -2.284953 0.348562 -0.825346 -1.938528 1.053555 -1.941120 -1.693642 -1.722577 0.269760 -1.102287
wb_dma_wb_mast/always_1/if_1/cond -3.292141 2.483943 0.090028 1.196582 -0.741119 -2.607298 1.150622 -1.589845 -2.507601 0.571499 -3.460035 1.415066 -0.117531 -1.636755 -0.382402 -0.466516 0.520917 -0.896433 -4.563843 3.915123
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.274853 0.259971 -2.351628 -0.622595 -1.312124 -1.621973 1.233755 4.558908 -2.052896 -2.120036 0.584910 -1.316023 3.696971 3.739933 -1.713145 -2.188516 1.455202 1.225065 1.011613 0.739574
wb_dma_rf/always_1/case_1/stmt_12 -2.893693 0.665927 1.041731 1.582223 -1.215733 0.385150 0.203565 -2.141011 -1.181379 2.797428 -1.573779 0.802284 -1.692339 -3.774415 0.233065 0.736035 0.652288 -1.489708 -1.996246 0.911714
wb_dma_rf/always_1/case_1/stmt_13 -1.617764 0.600327 -0.482695 0.614334 0.178405 -2.218374 0.131167 -0.579330 -0.022968 -0.949761 -1.093968 -0.330903 -0.322467 -1.638016 1.204430 0.031946 -0.194408 0.157455 -2.469901 0.538204
wb_dma_de/always_3 -0.878601 -1.981269 -1.579920 -0.110331 -1.085918 -1.229056 1.475126 1.466363 2.004821 0.003730 1.427776 -2.472256 4.586281 -0.936824 0.721767 -0.929889 3.043730 2.318839 0.125910 -2.407904
wb_dma_de/always_2 -2.330683 -0.642688 -0.731434 -6.276213 -4.074459 -2.272433 -1.183099 0.115440 0.140452 1.390799 -2.593602 -0.264134 -1.034468 2.672200 0.113963 0.662330 0.572694 0.497061 -2.179347 -0.332314
wb_dma_de/always_5 3.796403 0.618159 -0.118868 -1.307008 1.182807 1.675331 -1.946442 3.151429 -1.176427 1.120042 -3.351326 -0.459479 -0.241722 -0.187922 -0.091796 -0.294924 0.316263 -2.417842 0.532820 -1.329038
wb_dma_de/always_4 1.938084 -0.076302 -1.284573 -0.416145 2.425939 0.239235 -2.842004 3.024642 -0.438037 1.189380 -2.320448 0.291483 -0.904887 -2.070263 1.114080 -2.088785 -2.011804 -1.824133 0.055340 -0.805160
wb_dma_de/always_7 2.490219 0.139733 -0.169288 1.224302 2.205367 3.998490 0.357245 3.492507 -3.508492 0.398896 -3.481662 -2.070701 1.217142 -2.201837 -0.032142 1.125864 0.216367 -1.486445 -0.598639 -1.365394
wb_dma_de/always_6 1.055022 0.189263 -0.736307 0.530412 3.306194 0.994584 -1.163826 0.395921 0.266845 1.800216 -1.944302 -2.402403 2.664003 -4.825581 1.047075 -1.714224 0.175193 -2.745944 0.608346 -0.351608
wb_dma_ch_sel/input_ch3_txsz 3.477396 1.414679 0.229116 -1.151179 0.373273 1.245960 -0.465962 -1.355533 1.290614 -0.229276 -0.379016 1.623568 -0.199168 -0.840818 -0.498433 0.689810 1.316774 -0.263847 1.811720 -0.437002
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.867173 -0.532420 1.528602 1.087598 0.457496 0.116226 -1.019212 0.316533 -0.343988 1.349068 -1.298715 -1.596974 -1.243249 -0.375272 0.678467 0.868656 -2.368937 -2.043968 -1.790772 0.554046
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.569147 -0.771985 -1.163001 0.827580 1.222237 -1.278774 -0.919665 0.066858 0.810865 -0.033232 1.103335 0.792499 -0.647550 -1.687679 1.177245 -1.770744 -2.187121 0.696209 -0.261165 0.253759
wb_dma_ch_rf/always_11/if_1 2.903665 -0.358124 -3.024881 -0.357664 2.558090 0.912825 -1.304841 4.711118 -0.932866 -0.109518 -0.856793 0.605667 0.140752 -1.553983 0.611518 -2.634085 0.355691 0.700454 1.098174 -3.616805
wb_dma_ch_sel/assign_147_req_p0/expr_1 2.990938 2.032832 0.200808 -0.685492 -0.534582 -1.046010 -2.219961 1.878425 -0.741970 -0.628382 -0.673691 -1.263484 0.721568 2.882994 -1.171913 0.413533 0.824045 -2.891370 0.955554 -0.131188
wb_dma_ch_sel/always_45/case_1/cond -1.814166 -0.254725 0.005437 2.760032 0.263935 -1.830019 0.556355 -0.800178 0.680338 1.020403 2.274406 -1.595935 2.314927 -0.307155 -0.237870 -1.803371 2.735606 -0.903722 -0.137830 -1.354192
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.544379 0.319415 -0.193618 2.033779 0.032341 -1.801696 -0.300915 0.087392 -0.339728 -0.745312 1.514778 -1.134848 1.977823 0.599923 0.015448 -0.846875 0.618749 -0.776968 0.039831 0.659314
wb_dma_de/assign_68_de_txsz 2.546839 0.747865 -0.231257 0.361217 2.595324 2.778620 -0.585684 3.114211 -2.603764 0.288813 -3.967828 -3.883561 2.750756 -2.813075 0.477679 1.015808 -0.033705 -2.937105 -0.089382 -0.311351
wb_dma_de/always_23/block_1/case_1/block_10/if_2 3.874636 3.258564 0.830757 -2.363095 -0.325860 1.051231 -0.054906 -3.898885 1.680574 -2.198040 0.070291 -0.282398 1.988875 -0.576097 -1.162428 3.148364 0.858732 -0.919835 2.928205 2.587389
wb_dma_ch_rf/always_20/if_1 -3.276978 0.106890 -0.341634 -4.213954 -3.249200 -2.059116 0.102777 -0.241427 -1.453776 1.852841 -1.975628 0.655795 -1.800737 3.560713 -1.468397 -0.876341 0.203335 -0.206170 -2.385053 1.136515
wb_dma/input_wb0s_data_i -2.961176 2.778956 -0.008279 1.301014 -0.609621 -2.601261 0.949463 -1.529191 -2.418624 0.408324 -3.327619 1.406370 -0.109158 -1.681669 -0.412657 -0.307104 0.550351 -0.992549 -4.370988 3.730718
wb_dma_de/reg_dma_done_d 1.617078 2.126926 -0.435348 -1.589426 1.173830 -0.532221 -1.217922 -0.582920 0.047716 0.039858 -3.158093 0.608392 -0.464691 -1.740952 -0.120988 0.466604 -2.277422 -1.591827 -0.593421 2.274359
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.291806 1.094304 0.471929 -1.620561 -1.817833 -0.807350 -0.170431 -1.172929 0.859266 -1.185228 1.224247 0.396978 -1.026614 2.869677 -1.161133 1.479716 -0.104991 0.343941 0.739682 0.482005
wb_dma_wb_slv/assign_1_rf_sel -1.374966 4.162755 -0.459862 3.092802 3.061758 -4.684968 0.118927 1.944100 -1.143645 -2.578350 1.229414 -1.520300 0.125612 3.164117 -1.096145 -0.379511 -1.160496 -2.588710 -1.188309 0.557923
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.855428 0.858836 -0.502133 -0.204919 1.626476 3.774841 2.681912 0.181751 -2.651089 -0.662885 -4.048222 5.100702 1.231822 -2.013816 -0.820623 -1.120602 2.337153 1.814967 0.638417 2.526171
wb_dma_de/always_4/if_1/if_1/cond 2.229428 -0.039317 -1.356421 -0.533509 2.357983 0.339902 -2.799163 3.114972 -0.411081 1.137611 -2.300317 0.334618 -0.778553 -1.959963 1.021949 -2.083449 -1.813360 -1.744815 0.214727 -0.960810
wb_dma_ch_sel/assign_376_gnt_p1 -1.564282 -0.761109 -1.188395 0.857055 1.299773 -1.272480 -0.972214 0.056019 0.864846 -0.065075 1.142686 0.819811 -0.676524 -1.740328 1.227599 -1.775144 -2.223768 0.700732 -0.240423 0.275179
wb_dma_de/wire_wr_ack 1.969184 0.215749 -1.220773 0.769945 2.812279 1.985398 -1.087543 1.694481 -1.834263 0.331287 -2.575067 0.049799 0.859888 -3.947644 0.910878 -0.937256 -1.814126 -1.230677 -0.040435 0.817561
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.100801 0.918707 0.069139 1.303987 1.352538 3.550996 1.817178 -0.964597 -1.077662 -0.795961 -0.732457 0.001671 1.312129 -2.994802 -0.523576 2.149185 1.298174 0.630326 0.520885 -0.680248
wb_dma_ch_arb/always_1 0.444445 1.580836 -3.671314 -2.015702 -1.404319 -2.428767 3.351284 0.114087 2.058563 0.050510 -0.386954 1.322425 4.268002 -1.747657 -2.668133 -2.299816 4.363869 3.523740 -0.342631 -1.663202
wb_dma_ch_arb/always_2 0.407774 1.651715 -3.526824 -1.841844 -1.200133 -2.520285 3.168155 -0.051133 2.129095 0.090004 -0.354196 1.420733 4.152018 -1.889095 -2.574851 -2.450732 4.004396 3.304981 -0.271782 -1.263551
wb_dma/wire_ch0_txsz 3.918653 1.505829 0.010172 -0.915166 2.114752 2.178697 -1.215889 1.501160 -1.683518 0.115795 -4.016829 -2.540454 3.007449 -2.687056 0.344222 0.671592 0.030722 -3.279346 1.007841 1.606596
wb_dma_de/always_19 -1.963886 1.526454 -1.798853 -3.300122 -1.230114 -1.743073 1.794625 0.641337 2.323914 -1.125095 -0.051906 -0.927231 0.576539 -0.160394 -1.662659 1.486655 -0.286341 2.941347 -0.556395 -2.312149
wb_dma_de/always_18 -0.354356 2.132090 -1.917362 3.662170 -1.613267 -1.251539 -1.493199 -2.731733 -4.509698 -0.732149 2.418144 -1.354547 3.328177 -0.153746 -1.672675 0.361521 2.576466 -2.689223 0.306425 0.695186
wb_dma_de/always_15 3.336200 0.933896 -0.055023 -0.031526 1.569311 3.089014 -0.212281 1.740400 -2.687810 0.453260 -3.805052 -0.820390 1.439163 -2.282531 -0.207586 0.794061 0.258990 -1.982291 0.130429 0.577579
wb_dma_de/always_14 3.879466 1.476257 -2.355601 -3.094120 0.171795 -0.693448 -1.950479 1.681368 0.759982 -1.202855 0.101983 2.201988 -0.590927 1.053205 -0.683823 -1.513910 0.252105 0.548819 2.405275 -1.047588
wb_dma_de/always_11 -0.623013 0.327772 -0.215460 2.100143 0.010427 -1.864065 -0.250954 0.071375 -0.348850 -0.784313 1.547231 -1.110675 1.989410 0.586985 0.011566 -0.846789 0.677366 -0.763956 0.011833 0.674191
wb_dma_de/always_13 2.485766 1.238458 -1.133954 -3.987735 -0.060680 -0.593515 -2.095552 -0.172737 1.809542 -0.432636 -3.687964 -0.392278 0.544104 -2.539621 1.324862 2.276539 -1.399455 -0.249111 -0.530122 0.285735
wb_dma_de/always_12 2.396441 -0.034847 -1.274417 -0.579655 2.365958 0.439040 -2.767135 3.192189 -0.335624 1.064220 -2.213803 0.362790 -0.791505 -1.805161 0.982172 -1.986412 -1.688280 -1.736709 0.345949 -1.047666
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 1.573440 0.726676 1.610937 -1.817074 1.598840 -4.176428 -3.261400 1.667264 2.461753 -3.000453 -0.124031 -0.973681 -2.699140 4.580067 0.894277 -2.451752 -5.025822 -3.240138 0.675637 4.133254
wb_dma_ch_sel/assign_155_req_p0/expr_1 2.967214 1.939159 0.108016 -0.795513 -0.607988 -1.044475 -2.226982 1.845508 -0.749296 -0.512951 -0.749482 -1.150417 0.653446 2.877830 -1.182033 0.314019 0.830041 -2.804341 0.895743 -0.087479
wb_dma_ch_pri_enc/wire_pri13_out 2.080603 0.731777 -0.910646 -0.468960 1.558731 -0.027557 -1.398519 -1.396320 2.184217 -0.239235 0.727021 2.490692 -0.776595 -2.437168 0.636777 -1.007180 -0.789929 0.385160 1.601963 -0.078571
wb_dma_de/reg_read_r 3.353741 0.940567 0.042764 0.063084 1.644796 3.225241 -0.203791 1.656518 -2.748445 0.395292 -3.812178 -0.871469 1.530934 -2.329376 -0.221016 0.815589 0.170245 -2.046005 0.136349 0.790042
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.555168 0.695925 -2.765200 -0.186922 2.425382 1.744017 -0.164000 1.560855 -1.631149 -0.880074 -1.478666 1.438941 2.147289 -3.639670 0.314374 -1.867180 0.395791 0.637098 1.566502 0.283744
wb_dma/assign_9_slv0_pt_in -2.035257 2.645808 -1.285556 1.749322 1.987423 -2.010805 0.336588 -0.928104 -1.487368 -0.357746 -0.622071 0.093007 0.570197 -1.582692 0.006131 0.311574 -0.340698 -1.159889 -2.349205 0.871048
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 3.688676 3.205494 0.854173 -2.361619 -0.420455 1.027376 0.065480 -3.972549 1.585505 -2.188792 0.043655 -0.269072 2.053565 -0.548139 -1.170494 3.118962 0.835082 -0.908949 2.874457 2.816937
wb_dma_ch_rf/always_17/if_1/block_1 1.173612 0.136652 -0.839212 0.590369 3.565658 1.034389 -1.172969 0.507349 0.394752 1.761627 -1.835487 -2.150040 2.621497 -4.985585 1.138691 -1.924391 0.091353 -2.591790 0.732916 -0.336818
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -4.103176 1.766276 -3.613209 -1.653992 -1.965705 -2.020991 -0.653309 -0.907324 -2.018037 5.167736 -0.203793 0.918432 2.957276 -1.160937 -2.697307 -0.132920 -0.127493 0.156789 0.388522 -1.156369
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 3.730447 0.672640 -0.189151 -1.279576 1.246872 1.665687 -1.913103 3.209410 -1.213460 1.167600 -3.366445 -0.507387 -0.265675 -0.324226 -0.049668 -0.280265 0.322284 -2.442860 0.470054 -1.414803
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.120854 -1.870042 -0.215001 0.288103 -0.303507 2.194767 -0.402379 0.778675 -2.372889 0.697446 0.096429 2.396928 -0.557910 2.070990 -0.440337 -0.614179 -1.465134 1.096009 -0.376717 0.601860
wb_dma_ch_pri_enc/wire_pri2_out 1.777225 0.616310 -0.993995 -0.335451 1.626670 -0.107347 -1.383770 -1.265700 2.094570 -0.183173 0.694158 2.408531 -0.833387 -2.558974 0.668412 -1.115031 -0.933218 0.422282 1.466141 -0.152091
wb_dma_de/always_11/stmt_1 -0.611862 0.309758 -0.184159 2.072661 0.008065 -1.807068 -0.229049 0.097727 -0.336636 -0.774517 1.509334 -1.134266 1.973207 0.566246 -0.020445 -0.834842 0.607086 -0.790809 0.022130 0.713945
wb_dma_ch_rf/wire_ch_adr1_we -1.645609 -0.277733 0.038300 2.625184 0.271407 -1.655245 0.509208 -0.770025 0.712489 1.047760 2.207603 -1.483536 2.164770 -0.243593 -0.242200 -1.738204 2.740659 -0.895455 -0.102299 -1.468268
wb_dma_ch_sel_checker/input_ch_sel 1.180372 0.814959 0.222325 -1.232073 -0.527364 -0.695003 -0.607841 -1.796815 0.925568 -0.154132 -0.127018 1.252524 0.215745 0.033922 -0.151471 -0.302112 0.034171 -0.460809 0.975253 2.010643
wb_dma_ch_sel/input_ch1_adr1 -1.337682 -0.630107 0.191346 0.721414 0.222604 -0.026489 0.904868 -0.921651 1.006911 1.829936 0.786688 -0.495457 0.373364 -0.862611 -0.303636 -0.975864 2.168297 -0.069466 -0.252776 -2.103080
wb_dma/wire_slv0_pt_in -2.044198 2.856537 -1.386068 1.788942 2.093102 -2.067659 0.302334 -0.979179 -1.542603 -0.298068 -0.749548 0.116531 0.476761 -1.759366 -0.034583 0.496864 -0.241650 -1.229555 -2.523881 0.604636
wb_dma_rf/always_2/if_1/if_1/cond 1.806012 2.036815 0.069552 -2.614643 1.109262 -3.604268 -1.601654 0.277484 1.830406 -0.711664 -3.542828 1.705667 -4.780370 1.653044 -0.329096 -1.694863 -1.966867 -1.909047 -2.321032 0.347427
wb_dma_pri_enc_sub/reg_pri_out_d 1.848811 0.692925 -0.906423 -0.381762 1.556768 -0.047846 -1.357072 -1.325030 2.031916 -0.181065 0.660806 2.355870 -0.777119 -2.483831 0.617140 -0.997884 -0.847413 0.327140 1.441684 -0.085748
wb_dma_ch_pri_enc/always_4/case_1 2.098373 0.706061 -0.858234 -0.425679 1.546309 0.047656 -1.386526 -1.325046 2.121840 -0.236553 0.725163 2.439563 -0.809716 -2.423525 0.598759 -0.928861 -0.750767 0.396135 1.633589 -0.222896
wb_dma_ch_pri_enc/wire_pri29_out 1.949528 0.655994 -0.981785 -0.426459 1.577848 -0.038163 -1.374983 -1.283884 2.092229 -0.215672 0.721259 2.425913 -0.742872 -2.474455 0.659228 -1.088650 -0.834644 0.413592 1.574658 -0.150190
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 3.159449 1.676872 0.249607 0.014811 0.765573 2.733043 1.197681 -2.707958 -0.155818 -0.892718 -0.865823 1.305908 1.493224 -2.849830 -0.656379 1.722456 1.246133 0.168166 1.441182 1.406849
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.828103 0.111910 -0.827683 0.552638 3.217166 0.831371 -1.187569 0.493138 0.122203 1.905914 -2.013971 -2.431345 2.671065 -4.865164 1.111431 -1.857878 0.086342 -2.771520 0.393362 -0.189964
wb_dma_de/wire_read_hold -1.527169 -0.747902 -1.132169 0.825852 1.271447 -1.222328 -0.939862 0.039712 0.893302 -0.058883 1.131328 0.808672 -0.676735 -1.713450 1.191658 -1.768797 -2.240669 0.685809 -0.225923 0.270811
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.875130 -0.324779 0.025874 2.782161 0.258014 -1.841005 0.582612 -0.795594 0.773378 1.003277 2.400087 -1.632329 2.344378 -0.189920 -0.244403 -1.789085 2.852577 -0.886558 -0.117181 -1.469998
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.374391 0.646527 -0.017940 0.041920 0.918625 1.964075 0.128703 0.421275 0.400616 -0.066514 -0.247967 0.365226 -0.446455 -0.868773 -0.388429 1.061620 1.262297 0.198971 0.873731 -2.478311
wb_dma_ch_rf/wire_sw_pointer 0.292804 1.707973 -1.418365 -1.033589 -0.085429 -4.007328 -1.875796 -0.782104 1.545670 -2.152156 -2.347679 -1.140704 1.551660 -2.763740 2.281408 1.479410 -0.823566 -0.297674 -2.529111 1.208464
wb_dma/wire_slv0_din -7.436152 -0.193460 1.403350 -1.804561 0.761679 -5.995712 1.467699 1.864899 -1.936391 5.293407 -4.094137 -1.270749 -2.696414 -0.967770 1.549128 -3.240373 -2.311978 -3.507151 0.106630 2.981504
wb_dma_ch_rf/input_dma_err 4.055398 1.429436 -2.260014 -3.024273 0.173855 -0.542818 -1.937055 1.797060 0.621735 -1.200165 0.019549 2.049404 -0.497787 1.198509 -0.730894 -1.414185 0.430816 0.450965 2.474220 -1.104927
wb_dma_ch_sel/assign_158_req_p1 -1.454280 -0.716158 -1.102076 0.794413 1.226000 -1.201378 -0.886186 0.006862 0.862638 -0.072332 1.153791 0.818127 -0.665826 -1.674480 1.154822 -1.714874 -2.120294 0.697910 -0.232824 0.221085
wb_dma_ch_rf/assign_17_ch_am1_we -0.760646 -0.157254 -1.178042 -1.785809 -1.131088 -2.445598 -0.919932 -0.157083 1.514452 -1.453398 -1.467610 -1.301809 0.689840 -2.090810 2.434810 1.570952 0.539905 1.279393 -2.170397 -1.137168
wb_dma_ch_rf/assign_7_pointer_s -2.149091 -0.054477 -0.427652 0.557965 -0.667183 -0.716032 0.453757 -1.830982 -1.398750 -0.147268 -0.756826 -0.805627 -0.127952 -1.103609 -0.172791 -0.406417 0.753912 -0.751976 -2.744254 0.575550
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.820643 0.638629 -0.887717 -0.355861 1.560290 -0.088352 -1.389079 -1.351172 2.097549 -0.236775 0.751691 2.376652 -0.811675 -2.460505 0.650800 -1.044886 -0.908265 0.368095 1.462978 -0.053535
wb_dma_wb_slv/always_5/stmt_1 3.096115 0.881451 0.412887 0.098226 -0.680495 -1.824643 -1.125987 3.502530 -0.525716 -3.413864 2.874300 -1.447754 2.133790 6.772128 -1.204558 -0.946597 0.265246 -1.093226 3.182379 1.661329
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.542703 -0.764910 -1.194026 0.832014 1.314836 -1.294496 -0.954709 0.050512 0.873605 -0.054329 1.173273 0.826936 -0.658571 -1.714089 1.197835 -1.827440 -2.256299 0.717660 -0.229947 0.286649
wb_dma_wb_mast/assign_1 -0.182034 -2.132555 -1.328254 4.219573 2.316670 1.307289 3.320805 0.595742 -1.914508 -2.763551 1.718848 1.719865 4.990121 -2.834279 1.019874 -3.500018 -1.655978 3.427576 0.662828 5.804817
wb_dma_ch_sel/input_de_ack 2.735943 3.589179 0.861379 -2.276646 -0.632031 0.059412 1.026736 -4.701516 1.547270 -0.985848 -1.683749 1.911292 0.130457 -0.804974 -1.656303 2.824358 0.711223 -0.244780 0.707955 2.815410
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.175634 0.234043 -2.400391 -0.724353 -1.327347 -1.551949 1.314619 4.426298 -1.972510 -2.009806 0.497603 -1.256795 3.558783 3.629544 -1.717978 -2.117050 1.410577 1.305299 0.924971 0.628314
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 4.539132 0.442284 -1.941952 -1.228436 1.284006 2.156394 -0.398183 4.678589 -1.782232 -0.044014 -2.122693 -0.180637 0.821954 0.070998 -0.641486 -0.908674 2.637932 -0.026264 1.340000 -3.861613
wb_dma_ch_sel/reg_valid_sel 0.114885 1.807141 -0.585412 -0.469194 -0.047114 -2.797364 -4.026482 0.471131 1.050789 -0.408754 0.256597 -2.483809 3.665464 -2.960688 1.878203 1.932055 -2.319935 -2.199213 2.623827 1.875914
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.074239 -0.074444 -1.255980 -0.460608 2.397970 0.309530 -2.844869 3.137483 -0.407504 1.098033 -2.228384 0.269726 -0.858459 -1.869202 1.093251 -2.056485 -1.926465 -1.815967 0.158305 -0.851692
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.502901 -0.486185 -0.857267 1.526612 2.929580 1.871977 -0.227044 0.783270 -0.585076 2.125378 -1.535381 -0.599703 1.111893 -4.476813 0.582437 -1.856958 0.411185 -1.319731 -0.197466 -1.503177
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.335556 -0.054505 -0.473173 0.553434 -0.817996 -0.824007 0.515436 -1.973683 -1.496067 -0.161274 -0.830759 -0.950860 -0.035805 -1.114317 -0.233280 -0.410460 0.911504 -0.817978 -2.990614 0.573236
wb_dma_wb_mast/always_4/stmt_1 -1.517563 -0.743764 -1.143043 0.841766 1.245274 -1.257589 -0.910403 -0.004244 0.844093 -0.056852 1.177474 0.819680 -0.672585 -1.705998 1.205141 -1.730168 -2.216333 0.714643 -0.245060 0.274425
wb_dma_ch_sel/assign_375_gnt_p0 1.452752 2.126365 -2.410022 -2.389923 -2.323511 -1.380854 4.208310 -0.143499 1.393255 0.136765 -1.340944 0.562347 4.806200 -0.436557 -3.533602 -0.798191 5.937763 2.863025 -0.282689 -1.555118
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.497051 -0.739488 -1.067824 0.799650 1.195722 -1.191283 -0.886802 0.011459 0.805846 -0.037239 1.092151 0.760601 -0.644701 -1.597276 1.128337 -1.680883 -2.118083 0.639227 -0.262383 0.275734
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.382409 0.069657 -2.409841 -0.749507 -1.410817 -1.449869 1.297648 4.772076 -2.105708 -2.140805 0.673955 -1.262474 3.641471 4.000175 -1.759135 -2.182962 1.518311 1.436569 1.107434 0.513266
wb_dma/inst_u2 -2.757254 0.905319 -1.371643 -1.428086 -0.666494 -2.115376 -0.359243 -1.154685 -1.369975 3.481158 -2.092762 0.325389 1.741359 -0.017121 -1.701338 -1.101552 -0.883625 -1.157799 -1.245857 1.094727
wb_dma/inst_u1 -3.641223 1.575179 -1.669194 0.194239 -1.331218 -2.752046 -0.342278 -0.681660 -1.709394 3.317675 -2.505002 -0.161893 1.239274 -1.182755 -1.726915 -0.070040 -1.836166 -1.477836 -3.178220 1.682435
wb_dma/inst_u0 -5.180682 0.598529 -1.299616 0.314632 -1.289384 -4.045817 0.890775 -2.342312 -2.566573 2.722947 -3.282745 -1.643932 1.399325 -1.974061 -0.913309 -2.192624 -0.391774 -2.553629 -4.523532 3.283267
wb_dma/inst_u4 -2.325105 2.680944 -2.694771 2.884680 -0.952218 -2.334810 0.889284 0.732231 -2.842766 -1.759973 -0.967148 -0.063896 1.274704 -3.951373 -1.497706 -2.479769 -0.155015 0.199479 -3.172968 2.642406
wb_dma_ch_rf/assign_2_ch_adr1 -1.429638 0.461745 0.259839 3.165459 0.890043 -2.509498 -0.766627 -2.480168 1.600593 -0.037909 1.589657 -3.359842 3.040590 -2.062236 0.681016 -2.365260 3.281403 -2.462904 -1.573884 -0.639754
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.528594 1.448507 0.227170 -1.239381 0.359259 1.236032 -0.513189 -1.453058 1.395125 -0.212763 -0.384498 1.713063 -0.187373 -0.862694 -0.528039 0.753305 1.320052 -0.254953 1.827839 -0.429799
wb_dma_ch_rf/wire_pointer_s -2.164092 -0.061532 -0.478241 0.460936 -0.764794 -0.738512 0.546104 -2.024310 -1.354775 -0.231192 -0.735911 -0.914808 -0.035677 -1.046871 -0.194110 -0.451076 0.960070 -0.744112 -2.868833 0.524505
wb_dma_ch_sel/always_40/case_1/stmt_1 1.903235 0.681309 0.474993 -0.367097 0.559261 1.079041 0.448640 -2.299723 2.323709 1.642572 0.506455 1.048086 0.125103 -1.575909 -0.757770 -0.283699 3.360768 -0.340803 1.488800 -2.452937
wb_dma_ch_sel/always_40/case_1/stmt_2 3.519709 1.421942 0.237507 -1.217836 0.330119 1.209040 -0.486988 -1.390137 1.314684 -0.226020 -0.376683 1.636095 -0.189945 -0.798023 -0.523221 0.694884 1.343380 -0.267714 1.822946 -0.398073
wb_dma_ch_sel/always_40/case_1/stmt_3 1.119790 0.794121 0.206067 -1.202894 -0.543990 -0.699832 -0.601969 -1.791458 0.870088 -0.094705 -0.129932 1.300668 0.231049 0.033484 -0.153991 -0.303597 0.040719 -0.453170 0.945391 2.030186
wb_dma_ch_sel/always_40/case_1/stmt_4 2.806096 1.985573 0.370027 -1.156224 0.138983 0.361006 0.501283 -2.481918 1.512453 0.820965 -1.949191 3.906818 -2.094702 -1.145596 -1.003626 0.746348 1.179442 0.376112 -0.084200 -0.278935
wb_dma_pri_enc_sub 1.826303 0.642324 -0.984414 -0.394168 1.575284 -0.156656 -1.446302 -1.303219 2.168201 -0.223017 0.767786 2.468636 -0.805227 -2.501792 0.664170 -1.165407 -0.941974 0.416797 1.510863 -0.106192
wb_dma_ch_rf/reg_ch_am1_r -0.775053 -0.129495 -1.156887 -1.639650 -1.133573 -2.257566 -0.824339 -0.087780 1.432114 -1.315870 -1.398638 -1.162601 0.533461 -2.088068 2.302111 1.611584 0.560051 1.296991 -2.105044 -1.283168
wb_dma_de/assign_72_dma_err 4.088025 1.507255 -2.344600 -3.088042 0.215902 -0.572252 -1.976485 1.792982 0.648101 -1.235560 0.016703 2.162432 -0.482568 1.106894 -0.714044 -1.433022 0.384086 0.477941 2.487329 -1.064488
wb_dma_de/reg_ptr_adr_low 0.103015 1.768602 -1.731092 1.671109 -1.695482 0.453152 -1.207425 -2.781058 -4.177363 0.030594 0.989756 -0.465778 1.478376 -0.599693 -1.690045 1.162413 2.011270 -1.903949 0.242396 -0.022333
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.663415 1.429527 0.246951 -1.168140 0.436549 1.330024 -0.491307 -1.351224 1.371284 -0.240206 -0.370645 1.673939 -0.235113 -0.849877 -0.507246 0.760378 1.343534 -0.257649 1.905075 -0.539767
wb_dma_de/reg_state -2.324653 0.975311 -1.115295 -1.023141 0.440659 -2.111295 -0.395250 0.035479 -1.403332 4.199333 -2.220129 1.134794 1.526978 -0.013871 -1.818031 -1.645674 -1.364708 -1.328413 -0.060044 0.604193
wb_dma_ch_rf/always_26/if_1 0.534343 1.775483 -1.260537 -0.875073 0.065765 -3.651434 -1.803158 -0.658493 1.387821 -2.065075 -2.499148 -1.131703 1.402384 -2.773671 2.227095 1.652330 -0.735991 -0.409475 -2.446991 0.993691
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.508800 -1.931236 0.059912 -2.669053 2.406887 1.515393 -0.299390 2.134592 -1.587910 3.809007 -5.890325 4.079356 -3.225827 -2.806608 1.961341 -2.126963 -1.013471 0.626712 -1.995547 -1.294487
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 3.573743 3.101395 0.816074 -2.209387 -0.342954 1.020317 0.094903 -3.808912 1.483181 -2.143870 -0.018675 -0.298932 2.015332 -0.672263 -1.120745 3.018360 0.770192 -0.859006 2.704124 2.719494
wb_dma_ch_sel/assign_113_valid 3.722744 1.742094 0.280146 -2.849995 -0.650691 0.714850 -2.018887 1.760149 -0.359854 0.084344 -2.238832 -0.068197 -1.193190 2.337420 -1.213566 1.145404 0.214929 -2.125257 0.999064 -0.680403
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.188965 1.100468 0.513427 -1.601670 -1.779924 -0.818415 -0.174878 -1.189067 0.846315 -1.120476 1.210302 0.404681 -0.986366 2.811434 -1.149920 1.477194 -0.096231 0.320492 0.671300 0.523905
wb_dma_inc30r/always_1 -1.441702 -4.119724 -1.831403 -3.497262 -4.283870 -0.480771 1.708251 1.136359 1.826744 1.074859 -0.724959 -2.959676 3.957136 -0.421558 2.073086 -0.188671 3.689411 3.291693 -1.711290 -1.217892
wb_dma_de/always_23/block_1/case_1/cond -2.171412 0.989112 -1.149370 -0.966968 0.379014 -1.983631 -0.274066 -0.130314 -1.414137 4.066262 -2.247391 1.493408 1.220888 0.026012 -1.837957 -1.619967 -1.225510 -1.110862 -0.237788 0.484470
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.721375 -0.795782 -1.387315 2.057956 1.691392 1.257766 0.657012 6.530591 -2.725588 0.029385 -1.718677 -2.829218 3.053563 0.126322 -0.342289 -1.740082 0.547517 -0.646523 -0.269403 -1.715660
wb_dma_de/always_8/stmt_1/expr_1/expr_1 3.695975 0.617417 -0.083132 -1.289836 1.221866 1.615259 -1.944210 3.166183 -1.217711 1.137114 -3.368443 -0.547588 -0.248688 -0.191605 -0.042215 -0.271465 0.274638 -2.500585 0.495124 -1.251402
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.572055 1.426444 0.238062 -1.206505 0.380607 1.267011 -0.506802 -1.404596 1.347651 -0.184231 -0.366156 1.689367 -0.188627 -0.884639 -0.500685 0.758923 1.319342 -0.277032 1.861158 -0.457544
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -2.958255 0.105832 -0.470319 1.348238 0.301988 1.486304 0.864532 -1.338317 -2.984196 2.093403 -3.661345 -1.647780 0.575451 -4.944610 0.317614 1.652746 -0.647095 -1.129038 -3.890153 0.335056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 3.172647 0.923335 -1.839140 -1.070502 -0.715730 -0.502664 1.660835 2.289191 0.354181 -0.565013 1.076597 -0.086992 3.539387 2.191666 -2.400291 -2.393691 4.535439 1.013167 2.537948 -1.646153
wb_dma_ch_sel/assign_148_req_p0 2.868490 1.941167 0.157223 -0.681624 -0.613812 -1.067277 -2.204347 1.819409 -0.734665 -0.619068 -0.625938 -1.277750 0.738045 2.909072 -1.138799 0.359319 0.835779 -2.821064 0.877202 -0.078264
wb_dma/wire_ndr 4.601624 0.456431 -1.876210 -1.209748 1.282727 2.285756 -0.368063 4.627872 -1.738970 -0.059454 -2.023584 -0.132806 0.787169 0.054801 -0.664742 -0.803342 2.697724 0.004316 1.394302 -3.957720
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.533268 1.432059 0.238007 -1.233230 0.370737 1.232359 -0.521531 -1.385080 1.378301 -0.191547 -0.340823 1.702056 -0.216880 -0.842968 -0.524992 0.704119 1.335931 -0.228572 1.865232 -0.466009
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.875093 0.654285 -0.973907 -0.327887 1.616201 -0.050894 -1.384181 -1.222650 2.091603 -0.221114 0.694842 2.429909 -0.817781 -2.552632 0.641684 -1.093242 -0.859330 0.415709 1.517448 -0.240827
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.839925 2.017252 0.341411 -1.201913 0.102932 0.340461 0.477771 -2.456083 1.532900 0.755871 -1.955661 3.875724 -2.073846 -1.067466 -1.023524 0.723795 1.201190 0.367016 -0.033960 -0.271305
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.770785 0.682651 0.459441 -0.379949 0.533384 1.032656 0.527588 -2.382344 2.404449 1.710472 0.569146 1.006108 0.232958 -1.654051 -0.787877 -0.363221 3.501413 -0.302919 1.474098 -2.546026
wb_dma_rf/input_dma_done_all 3.431764 0.922684 0.021056 0.055432 1.620131 3.162412 -0.263252 1.678170 -2.655733 0.359474 -3.660946 -0.810484 1.472472 -2.223131 -0.202692 0.768760 0.216407 -1.983967 0.231891 0.673935
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.067884 -0.018956 -0.548995 0.378237 -0.814431 -0.811336 0.482635 -1.830991 -1.455183 -0.223284 -0.889365 -0.944669 0.078834 -1.016264 -0.246985 -0.475139 0.965807 -0.780827 -2.843357 0.549326
wb_dma_de/assign_66_dma_done 2.287084 1.319884 -1.266395 -3.944866 -0.139163 -0.759898 -1.989440 -0.280288 1.725452 -0.416632 -3.766617 -0.266607 0.466186 -2.666633 1.275000 2.279252 -1.441094 -0.141501 -0.819968 0.313169
wb_dma/wire_ch4_csr -2.790009 0.097929 -1.670953 0.349770 -2.762631 -1.258980 -0.140479 -1.162568 -3.232613 1.831131 -2.247127 -0.259547 1.499534 -1.681770 -0.374584 -0.205977 0.854216 -0.959289 -3.767350 2.098586
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.691391 -0.781086 -1.151589 0.816838 1.203696 -1.343059 -0.901250 0.020667 0.746207 0.008168 1.105990 0.736500 -0.619774 -1.670884 1.168629 -1.788576 -2.189468 0.628396 -0.377175 0.364872
wb_dma_ch_sel/input_ch3_csr -0.944663 -0.901076 -1.709940 0.023193 -4.027032 -0.762773 -1.103342 -0.845449 -3.908104 0.106178 -2.725415 -0.254909 2.051617 -1.222220 1.349838 1.332105 -0.429394 -0.380085 -3.672997 4.555374
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.397308 1.387714 0.249165 -1.144129 0.375282 1.168520 -0.470886 -1.355168 1.285111 -0.197562 -0.333605 1.589276 -0.180325 -0.824781 -0.484063 0.700124 1.297383 -0.274182 1.782377 -0.358988
wb_dma_de/wire_adr1_cnt_next -0.445103 -2.407730 -1.501170 -1.960310 -1.126254 0.456711 1.916313 1.604222 2.359187 0.760014 0.112977 -1.575486 2.960481 -1.497508 0.703099 -0.267214 2.536068 3.247056 0.195462 -3.206203
wb_dma/wire_de_adr0 -3.065909 0.049175 -0.180098 -4.167035 -3.145565 -2.010588 0.023999 -0.245197 -1.372263 1.837207 -1.975893 0.728615 -1.791045 3.594091 -1.439094 -1.002627 0.155846 -0.375553 -2.165307 1.404322
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.915853 0.641316 -0.970148 -0.397038 1.605589 -0.049617 -1.409136 -1.267044 2.159729 -0.238261 0.784505 2.421659 -0.825740 -2.499061 0.645928 -1.089704 -0.863619 0.458296 1.557625 -0.196980
wb_dma_de/reg_adr0_cnt -2.208578 -0.430130 -0.831513 -6.301455 -4.084881 -2.388314 -1.187618 -0.008278 0.178849 1.293679 -2.552174 -0.249124 -0.832162 2.648757 -0.092843 0.659287 0.634462 0.464870 -2.125197 -0.246292
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.926422 0.632909 -0.958161 -0.431377 1.509552 -0.085875 -1.366199 -1.319495 2.053322 -0.212098 0.704688 2.367653 -0.740175 -2.405726 0.627222 -1.036869 -0.814738 0.405616 1.504237 -0.111334
wb_dma/wire_am0 0.069498 -1.881195 -0.180167 0.289219 -0.315062 2.160883 -0.449500 0.786964 -2.446990 0.710949 0.090356 2.413721 -0.515008 2.149748 -0.475575 -0.636273 -1.536209 1.029977 -0.416337 0.671564
wb_dma/wire_am1 0.812467 -0.802829 -0.762769 -2.570982 -1.361437 -0.242450 -0.962645 0.489747 1.693034 -0.477367 -0.548077 -1.035719 0.954064 -0.647954 1.347845 1.776079 0.768731 1.300962 0.047885 -1.906101
wb_dma_ch_sel/assign_137_req_p0/expr_1 2.994498 1.915441 0.135986 -0.652595 -0.509886 -0.974216 -2.193893 2.037555 -0.800349 -0.620362 -0.659028 -1.249953 0.756440 2.911546 -1.148714 0.303239 0.788944 -2.806722 0.956515 -0.082614
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.121891 2.010838 0.123771 -0.759080 -0.552463 -0.977053 -2.182725 1.871848 -0.701663 -0.602144 -0.670194 -1.160440 0.767130 2.829623 -1.210449 0.362264 0.934840 -2.767949 0.991622 -0.160333
wb_dma_ch_rf/always_22/if_1/if_1 0.112413 -1.789639 -0.267626 0.315893 -0.239676 2.140757 -0.441142 0.734248 -2.358351 0.711652 0.055995 2.385978 -0.505602 1.994637 -0.437272 -0.623511 -1.508338 1.022685 -0.467335 0.618251
wb_dma_de/assign_69_de_adr0 -3.214751 -0.001965 -0.198712 -4.250005 -3.200829 -2.040631 -0.092702 -0.272721 -1.367991 1.967218 -2.058109 0.632381 -1.887245 3.475405 -1.251992 -0.908544 0.193451 -0.399356 -2.330609 1.205563
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.441310 0.854555 -1.429036 -2.831488 -1.361902 -0.470002 -0.614959 3.178615 -1.380010 -1.138367 -0.585310 -0.202330 0.216212 3.836620 -1.402076 -0.431871 1.242266 0.134511 1.175418 -0.966873
wb_dma_de/wire_mast0_go -1.553653 -0.730483 -1.163212 0.829657 1.237799 -1.259257 -0.907914 0.004831 0.817995 -0.042624 1.152766 0.826460 -0.654455 -1.695971 1.178651 -1.723993 -2.144835 0.669794 -0.243737 0.267045
wb_dma_wb_slv/input_slv_din -5.651200 -1.820631 -0.784344 0.789290 1.576959 -1.880615 3.237392 2.619454 -1.542782 2.845481 0.529024 -1.641353 0.793036 1.327139 -0.755071 -1.869514 -2.787610 0.849393 0.299920 -0.208415
wb_dma_de/always_3/if_1/if_1 -0.936666 -1.997252 -1.669132 -0.022535 -1.079356 -1.342064 1.436852 1.528674 1.987804 -0.001272 1.435756 -2.543252 4.682920 -0.960183 0.752976 -1.060964 3.045230 2.278275 0.125710 -2.431323
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.548863 1.417898 0.224312 -1.205554 0.405655 1.271318 -0.489160 -1.336907 1.327869 -0.229137 -0.360153 1.670716 -0.186416 -0.813405 -0.526142 0.728487 1.335690 -0.247138 1.845193 -0.455675
wb_dma_ch_sel/always_47/case_1 0.917691 -0.788153 -0.826954 -2.627886 -1.341836 -0.220731 -1.005711 0.539710 1.696187 -0.477586 -0.650454 -0.986061 1.054038 -0.697929 1.386500 1.752674 0.796834 1.288345 0.111243 -1.984075
wb_dma_ch_sel/assign_152_req_p0 2.949529 1.950989 0.222911 -0.764594 -0.591800 -1.001949 -2.186542 1.890091 -0.702231 -0.552036 -0.701429 -1.265108 0.608144 2.934029 -1.170649 0.442826 0.742878 -2.847521 0.872080 -0.143331
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 3.476701 3.109607 0.802429 -2.240829 -0.326931 0.964067 0.094492 -3.913505 1.490318 -2.095097 -0.052892 -0.388067 2.074634 -0.715797 -1.104569 3.002081 0.803010 -0.920028 2.682916 2.741425
wb_dma_de/reg_de_adr0_we 0.182448 1.096359 0.516045 -1.668515 -1.886463 -0.867418 -0.197243 -1.208218 0.896020 -1.136775 1.269289 0.367938 -1.019043 2.976372 -1.188087 1.478462 -0.112514 0.342703 0.667741 0.489202
wb_dma_ch_sel/assign_114_valid 3.897092 1.677076 0.303285 -2.806425 -0.481403 0.833195 -2.045814 2.054187 -0.341066 0.000761 -2.137342 -0.092659 -1.192984 2.456855 -1.182424 1.138156 0.199123 -2.031489 1.156156 -0.874547
wb_dma_ch_rf/assign_4_ch_am1 -0.686679 -0.174263 -1.140650 -1.673094 -1.016547 -2.285646 -0.858874 -0.032029 1.537341 -1.411601 -1.361574 -1.145329 0.494756 -2.030541 2.381841 1.582813 0.510558 1.331882 -2.101398 -1.307336
wb_dma_de/wire_dma_done_all 3.315318 0.953421 0.005237 0.052448 1.638358 3.172466 -0.238221 1.721831 -2.644502 0.339191 -3.668423 -0.871085 1.413905 -2.233307 -0.208323 0.877355 0.193757 -1.988806 0.226255 0.624799
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.337701 0.157313 -2.484955 -0.668064 -1.221385 -1.488286 1.358145 4.734699 -2.056018 -2.122279 0.574861 -1.278316 3.667499 3.663380 -1.688058 -2.205313 1.437704 1.399392 1.027875 0.568280
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.364793 1.826419 -0.597576 -0.451507 -0.017614 -2.592902 -3.919822 0.579607 1.037728 -0.593045 0.325674 -2.617706 3.674042 -2.807583 1.815860 2.022059 -2.079392 -2.141506 2.678562 1.660451
wb_dma_wb_slv/input_wb_data_i -1.746929 -0.049146 1.919111 -0.029110 -2.703142 -3.533313 0.108310 -2.372131 -3.354998 0.437189 -0.049967 -1.176687 2.900471 3.246431 -1.077106 -4.564883 0.867205 -4.355738 2.112898 9.188116
wb_dma_de/input_nd 4.635291 0.440524 -1.972628 -1.292894 1.282218 2.225840 -0.370641 4.721976 -1.845206 -0.076673 -2.115999 -0.156882 0.847197 0.124141 -0.636979 -0.922155 2.688217 -0.020688 1.435986 -3.934108
wb_dma_ch_sel/assign_126_ch_sel -3.223787 0.150767 -1.733088 -3.631546 0.315468 -3.414221 1.107147 1.210558 1.853468 3.174881 -3.873442 -1.812649 1.209111 0.527645 -1.266290 -2.248033 -1.324577 -0.344451 -3.804699 -0.416242
wb_dma/wire_mast1_err 3.927464 1.464036 -2.402079 -3.120628 0.199212 -0.743471 -2.036786 1.697664 0.722202 -1.183253 0.111057 2.209267 -0.615832 1.083577 -0.693594 -1.517712 0.222750 0.525051 2.452881 -0.984592
wb_dma_de/wire_ptr_valid 1.321136 1.290748 0.575943 -0.320851 0.373385 0.295259 1.398030 -3.240880 2.429786 2.638048 -1.110838 3.235998 -1.647559 -1.887113 -1.289444 -0.308964 3.332286 0.256714 -0.345642 -2.436238
wb_dma/wire_ch_sel -0.737972 3.898519 0.781501 -1.245814 2.000201 -0.886750 2.394931 -3.482755 2.129606 1.536615 -3.828265 0.668684 -1.922321 -0.307836 -3.494663 2.230791 -3.334591 -1.108444 -3.241209 0.957693
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.993761 0.703121 0.509731 -0.343373 0.623561 1.180577 0.438010 -2.232431 2.336530 1.612497 0.566291 1.054698 0.094602 -1.597160 -0.717648 -0.262081 3.351548 -0.363315 1.581981 -2.554350
wb_dma_de/always_12/stmt_1/expr_1 1.835503 -0.180957 -1.237674 -0.387430 2.336923 0.294497 -2.758322 3.191412 -0.571340 1.179740 -2.314242 0.157172 -0.907793 -1.908346 1.116771 -2.014462 -1.919735 -1.815615 -0.014687 -0.960476
wb_dma/wire_dma_req 2.862997 3.565047 0.946729 -2.198846 -0.642731 0.254773 1.075577 -4.697589 1.539130 -1.106614 -1.617018 1.904459 0.130201 -0.760336 -1.621521 2.939353 0.759796 -0.209256 0.805584 2.825406
wb_dma_ch_sel/assign_136_req_p0 3.116941 1.921878 0.147169 -0.628708 -0.489801 -0.994475 -2.230215 2.098917 -0.756361 -0.613271 -0.654157 -1.325818 0.840233 2.977119 -1.157313 0.287809 0.826921 -2.880947 1.013104 -0.158255
wb_dma_ch_rf/assign_5_sw_pointer 0.410040 1.669453 -1.522373 -1.097029 -0.030061 -3.829570 -1.817149 -0.525420 1.327855 -2.160541 -2.460827 -1.216734 1.539412 -2.782694 2.258714 1.533816 -0.711609 -0.255831 -2.527211 0.968531
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 3.413926 1.743962 0.296308 0.102499 0.847551 2.944135 1.158123 -2.788568 -0.161123 -0.949667 -0.850706 1.353058 1.594014 -2.965996 -0.635347 1.859711 1.298834 0.171077 1.585072 1.417083
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.859369 -0.248975 -1.062234 -1.538203 -1.067900 -2.237587 -0.783476 -0.153206 1.422939 -1.399623 -1.288480 -1.181903 0.576478 -2.036517 2.356427 1.571682 0.511303 1.310758 -2.128170 -1.141006
wb_dma_ch_sel/assign_97_valid/expr_1 1.586384 -1.547095 -1.691287 -4.387517 -5.727657 -0.385318 -3.296845 1.309213 -4.187290 0.399339 -1.922427 -3.561971 4.055101 3.710653 0.682501 1.174599 2.914017 -2.294800 0.151751 1.543214
wb_dma_de/always_9/stmt_1 0.291973 -0.410189 -0.215170 1.081151 1.357758 2.202981 0.168941 3.101287 -3.907249 0.485914 -3.382746 -2.366655 1.601580 -1.423702 0.312878 0.212666 -1.006643 -1.701608 -1.421153 0.866576
wb_dma_de/input_pause_req -1.612739 3.565268 -1.353664 -1.308015 2.142429 -4.370734 -1.419705 0.127777 1.894944 2.978466 -2.927982 2.030074 -2.765585 -0.695541 -2.193130 -1.516986 -4.636016 -1.823627 -1.654031 0.020554
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 3.712642 3.112146 0.773279 -2.198477 -0.185469 1.099143 0.015422 -3.752778 1.534012 -2.171805 -0.046048 -0.382971 2.097240 -0.821917 -1.026311 3.041068 0.778696 -0.925820 2.804008 2.700765
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.413577 2.229722 0.458138 0.259063 0.556140 2.039932 2.276819 -3.764546 -0.197131 0.029970 -2.404412 3.410001 -0.261546 -3.222141 -1.143450 1.793092 1.141347 0.835845 -0.462726 1.666719
wb_dma_de/wire_dma_busy -1.045851 1.831363 0.004593 -0.049336 3.566364 -0.735119 0.251035 0.643084 2.041637 2.435539 -3.075174 -2.575787 -1.145017 -0.844662 -1.841641 0.134080 -2.992883 -2.542943 -2.842010 -2.668969
wb_dma_ch_sel/always_37/if_1/if_1/cond 3.105329 1.646389 0.248515 0.169702 0.798752 2.817381 1.238981 -2.727029 -0.328871 -0.900414 -0.905706 1.229598 1.587131 -2.965677 -0.679334 1.766847 1.278578 0.179418 1.396719 1.481060
wb_dma_ch_pri_enc/always_2/if_1 1.759127 0.618270 -0.965822 -0.333879 1.611727 -0.097793 -1.350003 -1.223545 2.051762 -0.215429 0.770041 2.323392 -0.809416 -2.439435 0.645061 -1.127021 -0.890016 0.414517 1.445691 -0.182735
wb_dma_de/always_6/if_1/stmt_1 1.329264 0.116025 0.154804 1.077866 2.924482 2.827566 0.235765 2.197247 -1.311007 1.937225 -2.891982 -4.315578 2.900897 -3.419612 0.251210 0.169664 1.874739 -2.954051 -0.072107 -2.442431
wb_dma_ch_rf/input_de_txsz_we 3.571392 -0.133588 1.855133 2.199052 2.914943 4.414444 0.094339 3.803467 -2.316123 -1.073192 -1.614213 -2.268718 1.011651 0.066653 0.163637 1.527833 -1.491593 -1.918843 1.254905 0.386800
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.492185 -0.741628 -1.184164 0.778811 1.234618 -1.247700 -0.958793 0.064945 0.866872 -0.087039 1.136473 0.833597 -0.615839 -1.661003 1.170064 -1.783046 -2.177935 0.732052 -0.205006 0.244810
wb_dma_wb_if/input_wb_addr_i -4.695801 0.511097 -0.556288 -0.029890 1.100873 -5.352291 0.884376 -0.151674 -0.583425 1.099702 -2.106101 -0.431497 1.941644 -0.129529 1.728291 -4.008528 -1.293531 -1.663351 -3.186058 6.197387
wb_dma_ch_sel/always_7/stmt_1 3.224417 1.687073 0.331388 0.166985 0.807680 2.905413 1.235121 -2.763274 -0.241984 -0.924103 -0.809410 1.306153 1.595247 -2.919050 -0.677646 1.804679 1.308517 0.201756 1.479062 1.458785
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -4.357378 1.413733 -3.610292 -1.550182 -2.115019 -2.085335 -0.683027 -0.938553 -2.167157 5.155160 -0.196319 0.662576 3.382456 -1.054326 -2.557618 -0.351632 -0.269423 0.116532 0.207823 -0.606705
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.443002 0.252496 -1.648596 0.302726 2.628966 2.308386 1.576026 0.320885 -1.870793 -0.760180 -3.038107 5.700734 0.649966 -3.292097 0.214553 -2.831945 0.173784 2.260382 0.441769 2.954742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.378641 0.242330 -2.445178 -0.636059 -1.344292 -1.585702 1.293535 4.633095 -2.076758 -2.216683 0.730343 -1.296601 3.758547 3.882878 -1.754530 -2.203332 1.451309 1.338275 1.167892 0.702026
wb_dma_ch_rf/always_4/if_1/block_1 -4.237440 0.631338 0.369649 1.390966 -1.768552 -0.652335 0.564399 -3.514396 -2.328626 2.366580 -2.428834 -0.046546 -1.267742 -4.171430 -0.048393 -0.107511 1.527341 -2.156934 -4.223392 1.524830
wb_dma_de/reg_dma_abort_r 4.014423 1.470443 -2.369031 -3.133303 0.153552 -0.704620 -1.996308 1.773578 0.680399 -1.246477 0.129850 2.170144 -0.572014 1.218338 -0.726339 -1.478106 0.305019 0.509956 2.490471 -1.067494
wb_dma_ch_sel/input_ch2_txsz 3.244110 1.687144 0.279245 0.142020 0.877053 2.934800 1.264464 -2.714594 -0.217757 -0.938961 -0.823229 1.254986 1.545719 -2.957698 -0.664113 1.844158 1.323701 0.213562 1.524445 1.323549
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.577711 -0.739184 -1.151168 0.805468 1.194867 -1.273346 -0.888914 0.002397 0.800761 -0.014532 1.096668 0.738707 -0.616407 -1.636848 1.139535 -1.755001 -2.158012 0.636729 -0.321025 0.292748
wb_dma_ch_sel/input_ch5_csr -2.616172 0.165777 -1.472608 0.316078 -2.721377 -1.194410 -0.185098 -1.211446 -3.142623 1.723066 -2.243686 -0.292858 1.451993 -1.617572 -0.329487 -0.065167 0.936925 -1.042397 -3.626170 2.111371
wb_dma_ch_sel/assign_150_req_p0 2.981101 1.962827 0.295377 -0.681183 -0.567095 -0.907446 -2.201648 1.899434 -0.775396 -0.579982 -0.709636 -1.234049 0.629198 2.989168 -1.153831 0.408076 0.695155 -2.901404 0.896131 -0.023479
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.674711 -0.769747 -1.204197 0.871511 1.257771 -1.299865 -0.902670 -0.024708 0.853495 -0.034511 1.142632 0.810646 -0.615845 -1.759046 1.223655 -1.836109 -2.260616 0.682206 -0.334895 0.318635
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.231198 1.106087 0.474729 -1.612590 -1.808158 -0.835884 -0.149829 -1.193967 0.852987 -1.179841 1.252508 0.428436 -0.977494 2.814373 -1.172637 1.475209 -0.113061 0.347770 0.719013 0.494844
wb_dma_ch_sel/assign_155_req_p0 3.200593 1.996650 0.126510 -0.761485 -0.479080 -0.903462 -2.214568 2.053844 -0.778149 -0.575380 -0.802735 -1.219070 0.708383 2.803524 -1.154004 0.366024 0.849698 -2.878144 0.973048 -0.250031
wb_dma_ch_sel/always_43/case_1/stmt_4 3.571431 1.412744 0.220679 -1.190644 0.442501 1.290618 -0.505165 -1.342878 1.355992 -0.193518 -0.346201 1.659974 -0.214754 -0.864349 -0.512220 0.755074 1.304869 -0.263947 1.840239 -0.502811
wb_dma_ch_sel/always_43/case_1/stmt_3 3.169004 1.627498 0.311430 0.147047 0.803456 2.813095 1.191373 -2.722735 -0.208737 -0.893629 -0.796442 1.306925 1.560821 -2.938197 -0.653176 1.732956 1.276813 0.206220 1.455194 1.448843
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.309676 0.397193 -0.811240 0.881811 1.226542 -0.081750 0.197783 -3.077770 0.192762 -0.975666 0.499632 1.761434 1.404282 -3.767835 0.804849 -0.874187 -2.034516 0.706387 0.557946 4.051127
wb_dma_ch_sel/always_43/case_1/stmt_1 3.953409 1.501329 0.136606 -0.877496 2.235892 2.240896 -1.388823 1.607278 -1.519662 0.098976 -4.032248 -2.636576 2.760183 -2.632025 0.421180 0.798219 -0.198257 -3.438896 1.038842 1.481269
wb_dma_de/always_19/stmt_1/expr_1 -1.937043 1.360813 -1.833912 -3.355350 -1.301061 -1.708511 1.805600 0.805492 2.157001 -1.127984 -0.150219 -0.870260 0.512917 0.021318 -1.662574 1.357374 -0.281166 2.988568 -0.561807 -2.266855
wb_dma_ch_rf/wire_ch_err_we 4.111281 1.542373 -2.311953 -3.145813 0.197442 -0.573016 -1.939944 1.687692 0.702135 -1.217679 0.025781 2.178995 -0.628478 1.128251 -0.772951 -1.392406 0.395000 0.486492 2.500317 -1.139779
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.739530 1.993440 -1.265504 -1.087617 2.504277 -2.687114 0.728847 0.064188 2.035739 1.632241 -2.260609 -1.433863 -0.244543 -0.047911 -2.024046 -1.330709 -2.371397 -1.167964 -2.527251 -1.272740
wb_dma_rf/wire_ch1_adr1 -1.200194 -0.619294 0.177494 0.727802 0.216383 0.019296 0.833519 -0.857990 1.018246 1.723113 0.763757 -0.458659 0.360750 -0.833557 -0.271180 -0.933661 2.132571 -0.085202 -0.160135 -2.040950
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.630886 -1.383616 -0.435691 -0.120768 -2.482011 -0.104234 -2.388180 -0.386539 -5.037145 3.720416 -1.856165 4.397357 -0.703316 2.872565 -0.308581 -3.371495 2.921599 -2.368715 -0.262704 1.886814
assert_wb_dma_wb_if/input_pt_sel_i -3.386126 1.047888 -1.348351 1.314593 -2.807988 -1.635414 -0.175396 -0.341826 -1.881763 0.843945 -1.928018 -1.403288 -0.179916 -4.198427 -1.260815 -1.164926 -0.581760 -0.604306 -3.098095 1.092985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.157499 -0.174359 -2.284774 -2.654447 -1.274293 0.302152 1.551341 4.903034 -1.704632 -1.520443 -0.725618 -0.242262 1.869662 3.461763 -1.724031 -1.490270 0.872684 2.212115 1.241460 -0.152122
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.516937 -0.758446 -1.153717 0.758394 1.228881 -1.262303 -0.918213 0.085639 0.821518 -0.042726 1.112893 0.796738 -0.625112 -1.657816 1.155716 -1.743042 -2.139713 0.659647 -0.261035 0.299752
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.495596 1.410455 0.232537 -1.193683 0.364270 1.197905 -0.531743 -1.340484 1.343844 -0.213331 -0.353808 1.652815 -0.210408 -0.800349 -0.474784 0.676495 1.258671 -0.252779 1.856847 -0.369360
wb_dma_rf/input_paused -1.916606 1.122831 0.807552 1.238532 -0.137442 -1.405180 -1.364731 -0.391857 -0.152137 1.494207 0.737363 0.813765 -0.296762 -1.367787 0.240454 0.517934 -1.839270 -1.118329 1.604726 1.422976
wb_dma/wire_mast0_adr -0.300117 2.120760 -1.901395 3.579334 -1.623893 -1.233578 -1.464121 -2.647930 -4.504224 -0.735369 2.406721 -1.405739 3.363926 -0.094145 -1.687991 0.342878 2.599046 -2.655465 0.316628 0.649336
wb_dma_ch_pri_enc/inst_u8 1.801357 0.592154 -0.966348 -0.387890 1.556086 -0.070440 -1.348415 -1.173864 2.026613 -0.183581 0.734798 2.357492 -0.749268 -2.397636 0.635780 -1.094521 -0.850536 0.407306 1.478113 -0.188111
wb_dma_ch_sel/assign_148_req_p0/expr_1 2.929545 1.951620 0.127538 -0.690513 -0.594152 -1.083490 -2.208214 1.949336 -0.821706 -0.596892 -0.722907 -1.261021 0.791890 2.872998 -1.189938 0.254878 0.872481 -2.845538 0.877563 -0.059885
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.264058 -0.735479 1.649267 1.028676 1.211573 0.327188 -1.269147 2.966849 -0.698877 0.407919 -1.094233 -2.111522 -0.902717 1.510589 0.733732 0.108908 -2.667608 -2.271142 -0.616201 0.624920
wb_dma_ch_arb/always_2/block_1 0.295613 1.545332 -3.589809 -1.841330 -1.222492 -2.442263 3.331380 0.026091 2.117607 0.128455 -0.360151 1.299232 4.198968 -1.869219 -2.589967 -2.385497 4.166163 3.409931 -0.348660 -1.566257
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.456442 0.962264 0.007457 -0.078184 1.617038 3.186560 -0.291533 1.728561 -2.647271 0.437297 -3.812719 -0.795411 1.399805 -2.227910 -0.201803 0.819760 0.233642 -2.034068 0.193311 0.565942
wb_dma_ch_sel/always_40/case_1/cond 1.136838 1.274388 0.533353 -0.443187 0.228471 0.104521 1.375969 -3.236600 2.475765 2.603177 -1.042709 3.217272 -1.658759 -1.741455 -1.265346 -0.375482 3.262675 0.304151 -0.372221 -2.252038
wb_dma_ch_rf/assign_22_ch_err_we 4.057940 1.398834 -2.345623 -3.047929 0.241253 -0.606327 -1.977626 1.894923 0.610146 -1.191150 0.011195 2.130346 -0.494482 1.134347 -0.693977 -1.578272 0.320754 0.510462 2.480516 -1.079733
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.367133 0.309216 -2.314700 -0.646332 -1.247513 -1.571141 1.126858 4.479576 -2.016266 -2.088896 0.606547 -1.181542 3.463953 3.725489 -1.671219 -2.117360 1.420159 1.149936 1.032218 0.602130
wb_dma_ch_rf/wire_pointer -1.585732 1.839144 1.376706 1.358276 -0.841706 0.614885 1.451728 -4.599017 0.750841 5.004629 -2.459562 3.711852 -3.043453 -5.041655 -1.018494 0.618404 3.209950 -1.115987 -2.215070 -1.201581
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.899586 0.628507 -0.988715 -0.460962 1.566495 -0.112045 -1.449190 -1.306984 2.158999 -0.233481 0.755786 2.461050 -0.797484 -2.501383 0.681465 -1.154502 -0.908642 0.435602 1.548127 -0.059525
wb_dma_ch_pri_enc/wire_pri19_out 1.765012 0.628270 -1.029539 -0.351420 1.602868 -0.179593 -1.425974 -1.331013 2.081790 -0.180801 0.742264 2.439140 -0.762688 -2.536076 0.659889 -1.194892 -0.958543 0.384290 1.431828 -0.023251
wb_dma_ch_sel/assign_5_pri1 0.763827 -0.154677 -1.154312 0.830446 2.088393 0.639705 -0.754912 0.500029 1.188962 -0.107456 0.892011 1.150855 -1.045416 -2.462940 0.819025 -0.783180 -0.916735 0.873083 0.589688 -2.165182
wb_dma_rf/inst_u26 4.029283 1.547799 -2.391451 -3.148817 0.101985 -0.693780 -1.967261 1.619145 0.669304 -1.183679 -0.002029 2.199081 -0.497260 1.070313 -0.776702 -1.491116 0.364029 0.460504 2.453110 -0.977449
wb_dma_rf/inst_u27 3.963520 1.505829 -2.291675 -3.101401 0.126958 -0.691175 -2.002431 1.586320 0.715786 -1.201938 0.056607 2.243642 -0.532614 1.121104 -0.714121 -1.506441 0.313810 0.486381 2.478993 -0.891259
wb_dma_de/always_23/block_1/case_1/block_10 3.572730 3.164807 0.777892 -2.222572 -0.328080 0.982117 0.046306 -3.882287 1.514443 -2.136597 -0.019967 -0.383267 2.064786 -0.710537 -1.127125 3.061343 0.765441 -0.927004 2.743947 2.783485
wb_dma_de/always_23/block_1/case_1/block_11 3.280351 2.642181 0.780167 -1.390070 -0.927909 2.135226 1.106369 -3.709150 0.536283 -2.023780 0.399533 1.559024 0.598050 -0.115281 -1.755112 3.222589 1.149042 0.559669 2.094226 1.809513
wb_dma_rf/inst_u22 3.996400 1.538694 -2.357788 -3.130459 0.137191 -0.699666 -1.981913 1.501177 0.790537 -1.209023 0.109027 2.275273 -0.622709 1.062482 -0.718486 -1.432323 0.357585 0.524954 2.441242 -0.997571
wb_dma_rf/inst_u23 4.100130 1.466305 -2.323206 -3.011914 0.338564 -0.583818 -2.022502 1.720407 0.842589 -1.258235 0.168956 2.230878 -0.654537 1.021782 -0.661352 -1.457596 0.258102 0.542663 2.584930 -1.175687
wb_dma_rf/inst_u20 4.388690 1.536607 -2.252876 -3.155813 0.221064 -0.463991 -2.014378 1.778667 0.775850 -1.309165 0.137075 2.223202 -0.556784 1.235491 -0.728784 -1.373433 0.450145 0.512911 2.724519 -1.155682
wb_dma_de/assign_86_de_ack 2.765342 3.586737 0.914870 -2.288363 -0.572041 0.047581 1.018679 -4.752038 1.643299 -0.991002 -1.723065 1.877150 0.141623 -0.863696 -1.617625 2.848387 0.660174 -0.280828 0.760500 2.836654
wb_dma_rf/inst_u28 3.978557 1.488247 -2.354090 -3.131781 0.159759 -0.697042 -1.945653 1.785122 0.595195 -1.160898 0.012653 2.086087 -0.510925 1.186567 -0.770767 -1.545696 0.370123 0.456052 2.430578 -1.016011
wb_dma_rf/inst_u29 4.072952 1.506035 -2.383507 -3.211765 0.130698 -0.653166 -1.975089 1.780464 0.654432 -1.202412 0.038961 2.129153 -0.581929 1.224163 -0.769881 -1.434738 0.373383 0.505579 2.444496 -1.117041
wb_dma_ch_sel/always_1/stmt_1 2.765623 3.589061 0.921276 -2.339539 -0.644738 0.060163 1.034810 -4.772010 1.688014 -1.066394 -1.571227 1.879467 0.084165 -0.717150 -1.625108 2.917559 0.680482 -0.250217 0.794631 2.812023
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -2.010960 -0.187677 1.562356 2.365377 0.961419 1.791740 0.686803 -1.195223 -1.774349 0.571293 -1.659181 -1.848627 0.480771 -2.494093 0.536782 2.011440 -2.339183 -1.535525 -2.028861 2.403406
wb_dma_ch_sel/assign_142_req_p0/expr_1 2.877616 1.895133 0.169284 -0.548048 -0.474644 -0.923710 -2.144858 1.944130 -0.800301 -0.524833 -0.785011 -1.296703 0.684078 2.671557 -1.115173 0.350220 0.768484 -2.847003 0.792713 -0.193034
wb_dma_rf/inst_check_wb_dma_rf -1.537410 1.064716 -0.048344 1.273610 0.877782 -2.935756 -1.046892 -2.330544 1.153638 -1.848244 -1.276252 -2.372372 0.620205 -3.142484 2.074795 -0.788496 0.463883 -1.430526 -3.621221 1.267652
wb_dma_rf/reg_wb_rf_dout -7.740642 0.574102 1.383686 -0.989303 1.294515 -7.940503 0.408144 0.366645 -0.746203 3.644860 -4.550900 -2.860627 -1.591057 -2.688642 2.981125 -3.972800 -1.649560 -4.304812 -2.012140 3.831623
wb_dma/input_dma_req_i 3.032057 3.674733 0.841713 -2.343434 -0.618568 0.217816 1.032525 -4.780268 1.613904 -1.057041 -1.655497 1.943586 0.258169 -0.902298 -1.687987 2.922308 0.852658 -0.225027 0.920480 2.777845
wb_dma_de/input_am1 0.903918 -0.821275 -0.829001 -2.621605 -1.376092 -0.183981 -1.019283 0.553606 1.705668 -0.492087 -0.590466 -1.042255 1.039984 -0.730359 1.395549 1.784815 0.754779 1.321883 0.072377 -1.968239
wb_dma_de/input_am0 0.082854 -1.837685 -0.185850 0.308961 -0.282326 2.129789 -0.429296 0.826294 -2.340582 0.698184 0.083435 2.347068 -0.561699 2.059900 -0.391532 -0.586526 -1.482650 1.049830 -0.385086 0.644102
wb_dma_ch_sel/reg_next_start 0.650955 1.623301 -0.382001 -2.292873 -0.072049 -1.193866 -3.953838 0.181516 1.374593 0.140329 -1.117845 -1.471452 1.833291 -3.593263 1.983648 2.763758 -3.133504 -1.624274 2.648730 1.574980
wb_dma_ch_sel/input_ch4_csr -2.827646 0.005171 -1.710617 0.291012 -3.006736 -1.319843 -0.278665 -1.045450 -3.483107 1.825091 -2.379659 -0.280097 1.532873 -1.544886 -0.298101 -0.170089 0.821642 -1.002973 -3.840998 2.350945
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.327850 0.592908 0.009532 0.034070 0.885479 1.937390 0.145582 0.376231 0.429167 -0.058315 -0.223092 0.391495 -0.431071 -0.862631 -0.351592 1.001244 1.271865 0.226392 0.858828 -2.481918
wb_dma_ch_sel/assign_107_valid 3.761648 1.674468 0.296233 -2.806079 -0.560928 0.742117 -2.051145 1.975153 -0.428919 0.088102 -2.219139 -0.155329 -1.222883 2.424259 -1.160302 1.147087 0.154924 -2.101393 1.029565 -0.776399
wb_dma/wire_next_ch 2.421276 1.139380 -1.128855 -3.830309 0.015280 -0.741402 -2.161583 0.060161 1.879863 -0.592867 -3.425755 -0.407025 0.479553 -2.347895 1.410827 2.145604 -1.669893 -0.149561 -0.464673 0.369076
wb_dma_rf/wire_ch2_txsz 3.302536 1.722600 0.288337 0.144294 0.877475 2.971318 1.227172 -2.763233 -0.221309 -0.936679 -0.853325 1.291442 1.577766 -3.028867 -0.652569 1.841884 1.368626 0.218342 1.505080 1.385253
wb_dma_ch_rf/wire_ch_am0 0.079349 -1.869982 -0.170839 0.286676 -0.332157 2.148301 -0.383605 0.838696 -2.383110 0.688764 0.134861 2.380548 -0.577555 2.182930 -0.450664 -0.593835 -1.442236 1.076709 -0.387362 0.625815
wb_dma_ch_rf/wire_ch_am1 -0.731765 -0.207295 -1.126216 -1.659861 -1.118057 -2.268385 -0.836808 -0.028847 1.373971 -1.316753 -1.443732 -1.145410 0.603699 -1.984901 2.335812 1.506389 0.459985 1.286408 -2.099960 -1.110350
wb_dma/wire_ch6_csr -2.943105 0.083213 -1.636114 0.366137 -2.961209 -1.389872 -0.403884 -1.088778 -3.580699 1.823816 -2.631575 -0.519881 1.636828 -1.766860 -0.159336 0.049251 0.658750 -1.214817 -4.150294 2.460402
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.838121 0.621383 -0.940926 -0.357588 1.543374 -0.023615 -1.356133 -1.174433 1.978191 -0.205789 0.678982 2.249077 -0.770761 -2.366380 0.626128 -1.037368 -0.817274 0.382847 1.476280 -0.190478
wb_dma_de/input_csr 4.429570 -2.444875 -0.915660 -4.404307 -1.367968 2.630469 2.457420 2.934837 -2.965585 0.221582 -4.213913 7.033799 -0.199531 2.389428 0.096040 -3.334527 0.203996 4.065997 1.286339 5.261087
wb_dma_de/reg_read 2.286426 0.236051 -1.132135 0.784458 2.938690 2.148814 -1.151833 1.720642 -1.664170 0.192914 -2.442046 0.142050 0.816772 -3.884694 0.916600 -0.847623 -1.826870 -1.191332 0.198378 0.730029
wb_dma/input_wb1_cyc_i -3.035142 1.085640 -1.215508 1.265823 -2.944752 -1.494235 -0.264435 -0.343471 -1.656256 0.705502 -1.768669 -1.286221 -0.364885 -4.148866 -1.322883 -1.027471 -0.503452 -0.573987 -2.858166 0.962847
wb_dma_ch_rf/wire_ch_adr0_we -3.117257 0.063504 -0.191377 -4.274292 -3.214348 -2.008905 0.030549 -0.290526 -1.367396 1.922831 -2.025746 0.682130 -1.870709 3.556354 -1.411455 -0.937703 0.262907 -0.345413 -2.257291 1.228796
wb_dma_ch_sel/assign_140_req_p0 2.924832 1.994456 0.119334 -0.737345 -0.616120 -1.080677 -2.153509 1.710739 -0.682097 -0.604605 -0.609351 -1.163268 0.765232 2.846206 -1.176710 0.322863 0.815001 -2.785134 0.940790 0.007061
wb_dma_rf/wire_ch3_txsz 3.578657 1.425386 0.211708 -1.230312 0.374709 1.282405 -0.484913 -1.362799 1.338054 -0.228814 -0.340555 1.671015 -0.189743 -0.823914 -0.533848 0.708940 1.320385 -0.225636 1.851369 -0.454579
wb_dma_rf/input_wb_rf_din -2.262114 -0.329738 2.425558 0.002459 -2.571152 -3.565038 -0.228591 -2.107747 -3.463518 1.069111 -1.258960 -2.255568 2.892500 3.287704 -0.989143 -4.424504 0.071098 -5.458109 0.915772 9.477339
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.120870 0.023296 -0.257772 -4.252051 -3.341923 -2.025301 0.010157 -0.401139 -1.354043 1.837846 -1.872781 0.779082 -1.720682 3.631394 -1.444291 -0.887419 0.231421 -0.236446 -2.290638 1.357346
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.656218 0.318217 -0.204750 2.062645 0.026364 -1.830700 -0.221557 0.043136 -0.370133 -0.708468 1.504929 -1.109766 1.974942 0.550021 -0.007383 -0.843938 0.638153 -0.796155 -0.035815 0.699971
wb_dma_pri_enc_sub/reg_pri_out_d1 1.850125 0.685172 -0.953467 -0.364890 1.610344 -0.083194 -1.387244 -1.300990 2.058000 -0.200937 0.683272 2.391186 -0.777380 -2.527117 0.664494 -1.076658 -0.859967 0.393022 1.478330 -0.129746
wb_dma_ch_rf/always_19/if_1/block_1 -1.958134 -0.554944 1.505510 1.079446 0.439197 0.059832 -0.935169 0.220510 -0.313185 1.367531 -1.255393 -1.557247 -1.225669 -0.389572 0.687747 0.842390 -2.334020 -2.008811 -1.858387 0.587885
wb_dma_ch_rf/always_2 1.377949 1.269792 0.544351 -0.426284 0.268647 0.227291 1.324569 -3.263116 2.417410 2.566576 -1.121970 3.305017 -1.616076 -1.834517 -1.282176 -0.376201 3.280331 0.225541 -0.317669 -2.197524
wb_dma_ch_rf/always_1 -1.664933 0.556312 1.975876 -0.590273 -1.476467 -0.740438 -1.076524 -0.942669 0.539846 0.188477 0.013942 -1.169515 -2.255565 2.591888 -0.527801 2.337193 -2.402342 -1.632152 -1.122435 1.072557
wb_dma_de/input_mast0_drdy 0.942967 3.074472 -2.384160 0.960081 -1.178000 1.691750 -2.177572 -4.566604 -4.512376 0.064144 -0.354862 0.465668 0.827104 -3.355904 -1.864453 2.494005 0.370933 -2.400655 -0.129518 0.876585
wb_dma_ch_rf/always_6 -3.357752 0.828055 -2.490889 -0.837160 -1.402245 -1.076918 -0.109691 -1.417193 -2.189751 4.432199 -0.006681 2.319826 3.004494 -0.921186 -1.958467 -0.820004 -0.266687 0.784845 0.718496 0.884953
wb_dma_ch_rf/always_5 -2.018752 -0.064456 -0.411958 0.497492 -0.737194 -0.681062 0.403807 -1.823937 -1.343512 -0.229885 -0.738347 -0.873881 -0.092990 -0.983763 -0.169804 -0.330937 0.877832 -0.801952 -2.683888 0.469408
wb_dma_ch_rf/always_4 -4.302348 0.677020 0.235570 1.323506 -1.718827 -0.728359 0.600729 -3.393977 -2.367564 2.365483 -2.565765 -0.142647 -1.170037 -4.218050 -0.090726 -0.128413 1.533452 -2.152914 -4.279515 1.506193
wb_dma_ch_rf/always_9 3.907325 1.486831 -2.283764 -3.123980 0.075807 -0.728925 -1.953899 1.719443 0.647786 -1.189540 0.077763 2.095564 -0.546666 1.283836 -0.753605 -1.467404 0.383790 0.478137 2.434292 -1.032766
wb_dma_ch_rf/always_8 -3.112380 1.571818 -0.365888 -0.514986 2.717419 -2.661380 0.033039 0.355795 1.493645 2.669086 -3.522262 -2.916570 -0.627577 -0.450857 -1.545786 -0.793150 -3.942305 -2.830076 -4.051437 -0.653511
assert_wb_dma_rf/input_wb_rf_dout -1.356211 1.166859 -0.101052 1.165967 0.753485 -2.816381 -1.051572 -2.320037 0.991110 -1.799805 -1.401939 -2.283350 0.703947 -3.075647 1.971932 -0.769247 0.519000 -1.467477 -3.649990 1.321263
wb_dma/wire_wb1_addr_o -0.169331 -1.045118 -0.886343 -0.024039 -0.064027 0.746141 2.145470 1.878668 -0.338834 -0.526352 -0.089130 -0.050726 1.602618 -0.010128 -0.384963 -1.063607 -0.401942 2.125007 0.198369 0.914987
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.665598 0.627485 -0.947377 -0.310217 1.511170 -0.167970 -1.346299 -1.354458 2.045504 -0.147302 0.725002 2.339348 -0.796861 -2.525491 0.673700 -1.103013 -0.862820 0.425146 1.402309 -0.095920
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.546080 0.868499 -1.456321 -2.798727 -1.321884 -0.452238 -0.656893 3.242274 -1.378011 -1.082336 -0.620140 -0.184310 0.311664 3.704879 -1.376917 -0.474211 1.278178 0.140580 1.187181 -1.033672
wb_dma_wb_slv/always_5/stmt_1/expr_1 2.823001 0.967928 0.511738 0.315455 -0.648967 -1.895310 -1.035758 3.221075 -0.480498 -3.354461 2.876886 -1.415620 2.044121 6.544168 -1.197448 -0.918159 0.252477 -1.103036 3.012578 1.766511
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.451565 -1.323337 -2.487213 -2.170753 0.153777 -3.783431 1.994690 -3.810784 -1.540628 -1.626470 -3.076138 -2.116254 1.784123 -0.079569 0.183299 -4.222256 1.832980 -0.169990 -5.355011 2.007320
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.365722 0.208542 -0.608996 1.140860 0.564415 -3.096821 -1.868614 3.274747 0.355128 -3.447300 4.102203 -0.681170 1.503149 4.986867 -0.034214 -2.607583 -1.898122 -0.372880 2.840871 1.983235
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.378064 0.623929 -0.021886 0.046201 0.950145 1.928438 0.108250 0.365481 0.486855 -0.068934 -0.206268 0.410919 -0.452553 -0.935741 -0.354058 1.006098 1.273976 0.227208 0.917428 -2.498960
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.595747 -0.750039 -1.222715 0.798876 1.231261 -1.326623 -0.924149 0.046614 0.808248 -0.028003 1.123298 0.825106 -0.643690 -1.686213 1.174465 -1.802821 -2.199749 0.678424 -0.260991 0.327790
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.595689 1.422360 0.238187 -1.200025 0.390234 1.240920 -0.485289 -1.383775 1.393525 -0.233075 -0.360492 1.689432 -0.227955 -0.803408 -0.534705 0.732409 1.347617 -0.232244 1.862638 -0.464012
wb_dma_wb_slv/reg_slv_dout -1.805439 -0.125226 2.146562 -0.056022 -2.685117 -3.729752 0.058978 -2.355567 -3.256382 0.393843 -0.028151 -1.254513 2.924863 3.403187 -0.935278 -4.745884 0.807315 -4.509942 2.286333 9.409638
wb_dma_ch_pri_enc/always_2 2.024213 0.656713 -0.933869 -0.414299 1.635727 -0.006791 -1.409080 -1.301649 2.173895 -0.263458 0.720077 2.468392 -0.802666 -2.507265 0.652022 -1.039159 -0.835987 0.405290 1.596768 -0.151926
wb_dma_ch_pri_enc/always_4 1.993521 0.600104 -1.023665 -0.433011 1.581767 -0.021645 -1.404991 -1.213653 2.119113 -0.228571 0.782120 2.441371 -0.819488 -2.435281 0.665120 -1.066604 -0.793329 0.484058 1.573692 -0.249660
wb_dma/inst_u3 -5.503348 2.026900 -1.744205 1.492002 -1.503388 -3.953145 1.087969 -1.705496 -3.370299 1.092065 -2.625676 -0.148225 0.583454 -3.075658 -1.003644 -2.909191 0.958162 -0.999798 -4.668354 2.938904
wb_dma_wb_slv/always_1/stmt_1 -3.933016 -0.594285 0.314252 -1.349798 -0.046676 -5.436143 0.381103 0.359802 0.547432 1.340772 -2.065575 -0.743199 1.826815 0.577933 1.580668 -5.011974 -2.363837 -1.596793 -1.302259 7.300487
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.181574 0.167344 -2.417351 -0.546013 -1.186102 -1.442827 1.403137 4.511184 -2.038165 -1.945261 0.478548 -1.244893 3.640155 3.406655 -1.657260 -2.209456 1.410218 1.382097 0.918404 0.556455
wb_dma_rf/wire_ch0_am0 0.076110 -1.859158 -0.246272 0.337411 -0.255405 2.180709 -0.440215 0.808062 -2.386859 0.719576 0.059831 2.425829 -0.498667 2.020558 -0.427601 -0.618441 -1.481417 1.091717 -0.434515 0.625466
wb_dma_rf/wire_ch0_am1 -0.739153 -0.198255 -1.153923 -1.861834 -1.150940 -2.372524 -0.901823 -0.137612 1.677075 -1.485010 -1.390109 -1.301060 0.555776 -2.097048 2.452527 1.659184 0.572372 1.357364 -2.166560 -1.330362
wb_dma_wb_mast/wire_mast_drdy 3.213262 3.094813 -3.504651 0.372382 -0.777321 1.403959 -1.394337 -2.277049 -4.619592 -1.880675 1.007985 1.092662 2.155066 -1.524058 -2.171187 0.781668 1.901064 -0.826290 2.147843 0.500283
wb_dma_wb_if/wire_mast_pt_out -2.061444 2.902431 -1.465713 1.900112 2.098780 -1.896768 0.367885 -1.108632 -1.641438 -0.305827 -0.869616 0.170177 0.503571 -2.120247 0.037439 0.551446 -0.170241 -1.189014 -2.615017 0.612598
wb_dma_ch_sel/assign_95_valid/expr_1 0.886953 -2.048631 -2.549889 -3.100435 -4.619067 0.458938 -2.727279 0.346366 -4.565978 -0.576523 -0.907752 -2.836266 4.674504 1.439150 1.211637 0.845439 1.317131 -0.941495 0.281955 2.891192
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.917648 0.658508 -0.884697 -0.413023 1.510430 -0.030044 -1.377560 -1.266600 2.056044 -0.206669 0.706261 2.359004 -0.749729 -2.373266 0.609004 -0.997641 -0.810484 0.380234 1.505109 -0.090881
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.886992 0.661346 -0.999118 -0.442390 1.558639 -0.145955 -1.407320 -1.320978 2.133085 -0.208379 0.688008 2.457177 -0.781359 -2.525509 0.625137 -1.074147 -0.868487 0.430793 1.512689 -0.119629
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.991477 0.704781 -0.904959 -0.480977 1.557575 -0.051759 -1.437180 -1.330418 2.142690 -0.232478 0.693285 2.438349 -0.788412 -2.473083 0.635376 -1.021616 -0.848778 0.370182 1.590342 -0.084534
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 3.138952 0.789278 -1.829735 -0.911843 -0.627852 -0.479326 1.681429 2.510112 0.325069 -0.531725 1.225048 -0.234744 3.662051 2.259122 -2.345592 -2.555984 4.505109 0.909119 2.618926 -1.742602
wb_dma/constraint_slv0_din -1.100233 1.911738 1.210363 0.086119 0.798073 -3.922280 -1.293360 -0.690815 1.234577 -0.252261 -0.650184 -0.200633 -1.442461 -0.370551 0.459664 -0.814823 -1.850662 -2.364586 0.466828 1.977527
wb_dma_de/always_4/if_1/if_1 2.411211 -0.009668 -1.252787 -0.529029 2.356099 0.475925 -2.832006 3.181176 -0.408206 1.011533 -2.206243 0.331759 -0.747441 -1.749506 0.983646 -1.949412 -1.701654 -1.782884 0.348312 -0.974035
wb_dma_rf/always_2 0.156175 2.709801 0.720267 -1.103646 0.988879 -4.523346 -2.610726 0.117165 1.466583 0.418379 -2.514146 2.346664 -4.498598 0.173085 0.032138 -1.349936 -3.404175 -2.624518 -0.580970 1.723500
wb_dma_rf/inst_u24 3.877439 1.389819 -2.267157 -3.022367 0.171596 -0.641522 -1.965557 1.728574 0.674896 -1.281806 0.212368 2.132608 -0.623125 1.286335 -0.672032 -1.479660 0.255149 0.536659 2.456963 -1.006496
wb_dma_rf/always_1 -7.694518 0.572692 1.255278 -0.990176 1.158993 -7.758137 0.420900 0.207776 -0.880763 3.450413 -4.510664 -2.992496 -1.390061 -2.936010 3.084983 -3.696648 -1.473714 -4.140399 -2.080532 3.778215
wb_dma_ch_sel/always_38 0.163212 1.913386 -0.443461 -0.326814 0.088394 -2.726081 -4.008176 0.415736 1.168210 -0.471230 0.423175 -2.365615 3.460932 -2.849771 1.810539 1.898131 -2.456447 -2.245281 2.752578 1.905914
wb_dma_ch_sel/always_39 4.598931 0.441822 -1.926854 -1.272429 1.289271 2.200821 -0.367382 4.787873 -1.861564 -0.072296 -2.121291 -0.197984 0.855523 0.164022 -0.647094 -0.932058 2.645027 -0.022733 1.395201 -3.868214
wb_dma_ch_sel/always_37 -2.966935 -0.010498 -1.601580 -5.028403 0.348341 -2.183195 1.365397 0.907050 2.321085 3.394956 -4.577351 -1.332696 -0.178715 0.125172 -1.364689 -1.580706 -1.964529 0.240565 -3.672658 -0.790144
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.491354 0.902083 -1.437017 -2.849751 -1.382278 -0.470163 -0.653970 3.182160 -1.374543 -1.071117 -0.654131 -0.171464 0.269042 3.704925 -1.393091 -0.424812 1.296026 0.095959 1.162088 -1.031086
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.064583 -3.506593 -0.921779 -3.245469 0.623069 2.202829 1.572316 3.999491 -1.475164 2.895561 -4.283204 1.770861 1.316360 -1.570584 1.132174 -3.689053 0.426203 2.026135 -0.434840 0.437443
wb_dma_ch_sel/assign_10_pri3 2.280710 0.614803 0.004271 0.041810 0.911017 1.874384 0.168858 0.400528 0.400338 -0.071885 -0.244998 0.331284 -0.402457 -0.858201 -0.359647 0.987953 1.277762 0.200613 0.846230 -2.468858
wb_dma_rf/inst_u21 4.187747 1.451887 -2.354406 -3.159716 0.145734 -0.539779 -1.976585 1.937422 0.628278 -1.275124 0.027700 2.126042 -0.484538 1.294731 -0.769473 -1.481955 0.398565 0.485529 2.549879 -1.118442
wb_dma_rf/wire_ch3_adr0 -3.400165 2.214018 -0.571583 0.766107 1.486453 -1.715595 0.989212 -0.847528 0.315361 0.869970 -0.405054 -0.406363 -1.117746 -2.025715 -1.520694 -0.440249 -0.567067 -0.490806 -1.759117 -1.709591
wb_dma_ch_rf/input_dma_busy -2.933516 1.663226 -0.445428 -0.582488 2.917700 -2.675573 -0.025002 0.445932 1.736917 2.734405 -3.465055 -2.811019 -0.663990 -0.412108 -1.677580 -0.845665 -4.064006 -2.771219 -3.890096 -0.852522
wb_dma_ch_sel/assign_134_req_p0 1.060606 0.294795 -0.415118 0.054744 -0.403451 -0.509425 0.850787 2.532459 -0.023954 0.756407 -0.024045 -1.815203 2.549411 1.890807 -1.777866 -1.633274 2.293551 -0.909595 0.655136 -1.019081
wb_dma/wire_wb0m_data_o -5.897965 -1.905560 -0.877017 0.865144 1.589589 -1.944024 3.315122 2.712454 -1.652703 2.889799 0.473752 -1.722326 0.852434 1.251219 -0.728498 -1.913033 -2.753788 0.900670 0.141108 -0.287168
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.365176 0.811535 -1.325216 -2.739329 -1.334864 -0.467263 -0.607411 3.132148 -1.365723 -1.078873 -0.608135 -0.227351 0.260049 3.756725 -1.390177 -0.405560 1.226650 0.115821 1.133138 -0.898944
wb_dma_ch_rf/always_6/if_1 -3.408169 0.868993 -2.866571 -1.075041 -1.494431 -1.168622 0.101718 -1.301680 -2.194104 4.542684 -0.148253 2.275650 3.295291 -0.990077 -2.171524 -1.004228 -0.020730 0.939513 0.629117 0.614555
wb_dma -5.936153 2.015177 -1.605365 2.034877 -1.911688 -4.176454 1.202412 -1.150609 -3.459542 1.709394 -3.410703 -0.687893 0.761334 -3.383536 -1.140639 -2.373508 -0.046444 -1.555092 -5.739688 3.799469
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.709686 -0.515354 -0.809041 1.652133 3.049745 2.048558 -0.156808 0.843113 -0.642749 2.035514 -1.531248 -0.585121 1.231429 -4.496220 0.622449 -1.812472 0.377875 -1.290992 -0.062753 -1.334010
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -2.012733 -0.566962 1.570652 1.140470 0.490673 0.118639 -1.054630 0.320708 -0.396299 1.425493 -1.306783 -1.688945 -1.300326 -0.379481 0.698641 0.879261 -2.508579 -2.112074 -1.928101 0.601405
assert_wb_dma_rf/input_wb_rf_adr -1.633287 1.051245 -0.076651 1.227633 0.975483 -2.894343 -0.977783 -2.186397 1.048988 -1.648848 -1.430111 -2.299652 0.567753 -3.085884 1.983279 -0.969424 0.360183 -1.407791 -3.715830 1.212925
wb_dma_ch_rf/always_6/if_1/if_1 -3.408390 1.018903 -2.712648 -0.879429 -1.524881 -1.072687 0.043396 -1.528255 -2.190166 4.433806 -0.039099 2.289700 3.163790 -1.075133 -2.171556 -0.696324 -0.063255 0.903339 0.628953 0.646477
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.742186 0.619994 -0.919566 -0.297968 1.614815 -0.078640 -1.390422 -1.332359 2.119118 -0.217201 0.731686 2.394401 -0.851749 -2.550991 0.676469 -1.085767 -0.926012 0.438948 1.470154 -0.139402
wb_dma_ch_arb/wire_gnt 0.506910 1.596847 -3.694928 -1.803118 -1.161562 -2.356471 3.298122 0.079055 2.148561 0.046288 -0.213411 1.275988 4.409444 -1.934814 -2.638814 -2.521212 4.289612 3.451862 -0.159152 -1.563116
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.928247 1.484524 -2.310616 -3.076910 0.212543 -0.681804 -1.970404 1.662142 0.741969 -1.247611 0.144530 2.199606 -0.623065 1.149597 -0.705854 -1.456107 0.277052 0.539996 2.483452 -1.015416
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.848999 1.119595 0.830873 1.270536 -0.134116 -1.429687 -1.405907 -0.431902 -0.151998 1.462746 0.764432 0.870131 -0.313288 -1.329621 0.260464 0.516022 -1.890492 -1.145079 1.673096 1.537655
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 4.717364 0.415993 -1.880173 -1.220036 1.360291 2.278503 -0.386802 4.751885 -1.757387 -0.121797 -2.018932 -0.194573 0.859352 0.183404 -0.620502 -0.855049 2.633147 -0.029241 1.502135 -3.876260
wb_dma_rf/always_1/case_1/cond -7.795173 0.540470 1.356237 -1.041679 1.189971 -7.974621 0.280763 0.318571 -0.773556 3.543429 -4.601313 -3.041117 -1.520506 -2.758932 3.142202 -3.703671 -1.711303 -4.256200 -2.145561 3.855873
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.885121 0.655559 -0.900662 -0.385906 1.545506 -0.031796 -1.384828 -1.347042 2.094601 -0.197123 0.704909 2.383730 -0.792534 -2.479580 0.638600 -1.014792 -0.866199 0.392688 1.499313 -0.134231
wb_dma_wb_slv/assign_4/expr_1 -6.532371 1.336471 -2.606959 2.022112 3.255400 -3.433307 3.485318 1.371457 -3.424009 2.339989 -0.656246 -1.085037 2.009002 -0.626619 -1.063813 -1.405653 -2.088123 -0.259908 -1.909552 0.586842
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 3.249040 1.762369 0.248290 0.083730 0.829235 2.837714 1.212109 -2.806388 -0.155678 -0.886671 -0.866794 1.331740 1.507460 -3.020551 -0.685593 1.833069 1.320943 0.183349 1.463530 1.321560
wb_dma_de/always_3/if_1/stmt_1 -0.609176 0.290424 -0.148125 2.065768 -0.000906 -1.813758 -0.238243 0.093295 -0.352363 -0.773936 1.571324 -1.122562 1.964965 0.648827 0.004812 -0.840071 0.646017 -0.756884 0.048558 0.699642
wb_dma_ch_sel/assign_104_valid 3.723045 1.638437 0.332274 -2.736685 -0.587977 0.794809 -1.939048 1.975267 -0.492474 0.094956 -2.181490 -0.191478 -1.167110 2.456482 -1.231185 1.181825 0.211107 -2.052888 0.970950 -0.798411
wb_dma_ch_rf/always_9/stmt_1 4.062400 1.494864 -2.308755 -3.129751 0.161722 -0.604393 -1.993861 1.713780 0.732254 -1.251730 0.139824 2.195226 -0.607099 1.221938 -0.736461 -1.422398 0.340365 0.536448 2.534809 -1.075592
wb_dma_wb_if/input_mast_adr -0.788911 -0.689206 -1.128528 1.955048 0.047223 -1.039554 1.880278 1.916496 -0.699097 -1.186366 1.294348 -1.132053 3.471694 0.435289 -0.422309 -1.897993 0.273503 1.288941 0.145361 1.486329
assert_wb_dma_ch_arb/input_req 2.223302 -0.207459 -1.857659 -1.174039 0.460423 0.334066 -0.531675 4.217969 -2.137061 -0.000401 -1.758393 -0.514126 1.154437 0.929655 -0.201100 -1.835230 1.350626 -0.176444 0.558156 -1.501082
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.598567 1.413914 0.254859 -1.208879 0.410979 1.334405 -0.466582 -1.333923 1.340570 -0.202985 -0.377260 1.684006 -0.222562 -0.843995 -0.530910 0.768016 1.392764 -0.245953 1.911291 -0.492953
wb_dma_wb_if/input_wbm_data_i -1.660912 -0.063074 1.931107 -0.005225 -2.802048 -3.516413 -0.036025 -2.386655 -3.372550 0.391744 -0.025641 -1.323151 2.965038 3.291620 -1.003657 -4.556982 1.021255 -4.466251 2.085626 9.196682
wb_dma_de/wire_tsz_cnt_is_0_d 0.736863 -0.394878 -0.733411 1.456230 2.897410 1.990463 -0.262507 0.713070 -0.646973 1.948529 -1.563613 -0.564178 1.107323 -4.355740 0.619790 -1.607216 0.286360 -1.399682 -0.087489 -1.218770
wb_dma/wire_dma_err 4.263201 1.566265 -2.226195 -3.102574 0.222035 -0.469969 -1.986765 1.742809 0.747115 -1.340444 0.122067 2.208433 -0.594425 1.217807 -0.745774 -1.333024 0.359223 0.490009 2.619619 -1.059552
wb_dma_ch_sel_checker/input_ch_sel_r 1.159528 0.815953 0.262908 -1.236691 -0.539785 -0.711889 -0.614946 -1.821353 0.932152 -0.108983 -0.156152 1.288254 0.208994 0.068024 -0.169977 -0.294468 0.052025 -0.490300 0.964435 2.049252
wb_dma_ch_sel/assign_119_valid 3.547681 1.676236 0.339638 -2.766336 -0.638763 0.675147 -1.970524 1.878719 -0.431150 0.081286 -2.145481 -0.163175 -1.173697 2.523864 -1.200964 1.121731 0.189658 -2.055400 0.923787 -0.704424
wb_dma_inc30r/input_in -3.234443 -0.040015 -1.452416 -2.351348 -2.979812 -2.201926 1.332639 -2.693580 3.347409 1.756000 0.276495 -2.714985 2.640193 -1.733721 -1.068973 -0.115790 4.523421 1.035768 -2.549834 -3.215701
wb_dma_ch_pri_enc/inst_u15 1.814974 0.626597 -0.920949 -0.387898 1.480752 -0.115530 -1.379793 -1.324546 2.018398 -0.166956 0.630539 2.340812 -0.722197 -2.428256 0.637477 -1.061239 -0.846337 0.340780 1.439744 -0.038722
wb_dma_ch_pri_enc/inst_u14 2.066561 0.668315 -0.930688 -0.403646 1.549974 0.010000 -1.416741 -1.292412 2.140883 -0.293440 0.747645 2.467588 -0.797877 -2.471770 0.632115 -1.002200 -0.827471 0.448418 1.593859 -0.163949
wb_dma_ch_pri_enc/inst_u17 1.970481 0.678989 -0.934651 -0.397923 1.583713 -0.041026 -1.408315 -1.290649 2.145171 -0.260199 0.738864 2.459220 -0.789235 -2.501982 0.627401 -1.053565 -0.847638 0.406867 1.587454 -0.155249
wb_dma_de/wire_dma_err 4.065139 1.480043 -2.292874 -3.150841 0.105370 -0.620096 -1.973057 1.775269 0.723295 -1.243754 0.127156 2.120895 -0.576187 1.316940 -0.775714 -1.408628 0.413467 0.538498 2.513376 -1.145698
wb_dma_ch_pri_enc/inst_u11 2.032137 0.707679 -0.943430 -0.400612 1.636150 0.038504 -1.412742 -1.262007 2.137681 -0.228272 0.707695 2.415579 -0.820522 -2.471162 0.629835 -0.969337 -0.777241 0.374068 1.577986 -0.247796
wb_dma_ch_pri_enc/inst_u10 1.853512 0.649896 -0.953053 -0.391014 1.587280 -0.110953 -1.415956 -1.330742 2.150326 -0.220528 0.807885 2.432968 -0.827269 -2.492677 0.701131 -1.086386 -0.925803 0.401497 1.527666 -0.111764
wb_dma_ch_pri_enc/inst_u13 1.913602 0.677172 -0.930363 -0.378459 1.579346 -0.028185 -1.406448 -1.382309 2.121980 -0.226931 0.696059 2.424164 -0.823855 -2.539451 0.635134 -0.981764 -0.856399 0.395422 1.521755 -0.154907
wb_dma_ch_pri_enc/inst_u12 1.941721 0.658500 -0.939575 -0.392194 1.596133 -0.034216 -1.399994 -1.289233 2.098432 -0.232512 0.734054 2.385940 -0.787026 -2.515007 0.639140 -1.048048 -0.814532 0.412044 1.522139 -0.188771
wb_dma_ch_pri_enc/inst_u19 1.955211 0.678781 -0.934109 -0.362892 1.601209 -0.062311 -1.440538 -1.276558 2.178813 -0.249313 0.757397 2.464364 -0.847559 -2.502802 0.659761 -1.084900 -0.877185 0.422576 1.595737 -0.164797
wb_dma_ch_pri_enc/inst_u18 1.908396 0.632585 -0.909202 -0.343699 1.620869 -0.016267 -1.384075 -1.339594 2.124612 -0.220178 0.756947 2.420863 -0.844303 -2.551949 0.674137 -1.010787 -0.897553 0.404658 1.524934 -0.185200
wb_dma_ch_sel/assign_110_valid 3.619997 1.711155 0.340440 -2.903770 -0.681226 0.655018 -1.997999 1.855996 -0.466113 0.149644 -2.303490 -0.129411 -1.195026 2.475533 -1.247904 1.161663 0.180538 -2.152995 0.899999 -0.678846
wb_dma_rf/inst_u30 4.071158 1.486400 -2.367033 -3.124634 0.160413 -0.558379 -1.946634 1.803515 0.666961 -1.195189 0.036906 2.126638 -0.571911 1.154429 -0.759692 -1.435761 0.406921 0.502757 2.470326 -1.241693
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 3.834407 2.950620 0.726154 -3.481759 -0.754989 -0.675898 -1.626952 -2.554619 3.035860 -1.388191 0.378638 0.030956 0.364634 1.306812 -0.963628 1.945977 0.811805 -1.395777 3.042961 0.951640
wb_dma/wire_pointer3 2.685112 2.017046 0.396846 -1.174546 0.084178 0.334468 0.562061 -2.519629 1.515631 0.853839 -1.970799 3.915234 -2.156853 -1.109310 -1.024195 0.733534 1.188284 0.411997 -0.188108 -0.280982
wb_dma_ch_pri_enc/wire_pri6_out 1.918209 0.696040 -0.909627 -0.389591 1.519124 -0.051547 -1.347928 -1.367080 2.118095 -0.241135 0.694109 2.397888 -0.803584 -2.441150 0.620279 -0.985929 -0.792796 0.391096 1.537138 -0.090974
wb_dma_rf/assign_6_csr_we 1.880798 2.003290 0.201964 -2.372916 1.123631 -3.456354 -1.729129 0.172389 1.920422 -0.887403 -3.249108 1.678047 -4.841061 1.595436 -0.251721 -1.500877 -2.125158 -1.917829 -2.110041 0.357844
wb_dma_de/assign_82_rd_ack 1.830043 0.216779 -1.081748 0.906892 2.880062 1.989591 -1.142594 1.627267 -1.837038 0.350164 -2.613516 -0.034135 0.772512 -3.982803 0.953003 -0.824881 -1.939256 -1.364812 -0.112315 0.851863
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.697545 1.943062 0.373223 -1.158455 0.092583 0.348161 0.585664 -2.508293 1.474495 0.879003 -2.025438 4.023692 -2.148359 -1.131280 -1.023656 0.699012 1.184271 0.462016 -0.197332 -0.299026
wb_dma_ch_sel/assign_96_valid 0.541492 -1.630489 -2.913302 -3.894861 -5.179978 -1.772490 -3.377730 0.426700 -3.368931 1.002146 -2.118024 -0.798258 2.206380 2.083909 1.114629 -0.075245 1.363195 -0.875323 -1.266086 1.691135
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.745744 0.619245 -0.937909 -0.364939 1.572088 -0.196121 -1.386165 -1.419608 2.176326 -0.186428 0.789456 2.431452 -0.810938 -2.526171 0.712707 -1.089812 -0.948273 0.410858 1.459137 0.007568
wb_dma_de/reg_next_ch 2.381105 1.318838 -1.272267 -3.927436 -0.047287 -0.672046 -2.119131 -0.048545 1.651291 -0.421387 -3.751524 -0.382349 0.489048 -2.584221 1.297721 2.239029 -1.534296 -0.253817 -0.629987 0.266119
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.597979 -0.763945 -1.200363 0.833671 1.253944 -1.304209 -0.966261 0.050286 0.891365 -0.064830 1.139297 0.850837 -0.628085 -1.738863 1.185350 -1.806117 -2.250448 0.734108 -0.234115 0.258007
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.507036 -0.744494 -1.155688 0.807827 1.225890 -1.235600 -0.907328 0.054334 0.824006 -0.067914 1.135223 0.816590 -0.590419 -1.630612 1.183349 -1.739276 -2.171569 0.708680 -0.251021 0.252292
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.703720 2.015951 0.389375 -1.243657 0.080000 0.272461 0.531479 -2.563984 1.576307 0.847195 -1.973163 3.972829 -2.152038 -1.131870 -1.051319 0.692052 1.202098 0.373823 -0.122465 -0.205875
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.601415 -0.069957 1.768846 2.152160 2.920355 4.353981 0.159213 3.644027 -2.271615 -1.088611 -1.609591 -2.210011 1.120761 0.013834 0.121181 1.492652 -1.381937 -1.890361 1.291291 0.483564
assert_wb_dma_ch_arb 2.199672 -0.204280 -1.894266 -1.219427 0.411953 0.305345 -0.482046 4.257829 -2.226117 0.031219 -1.815093 -0.541372 1.200518 0.951212 -0.254378 -1.863960 1.371671 -0.183228 0.492000 -1.428302
wb_dma/wire_csr -0.641944 -0.819642 0.056031 -0.294618 -1.425326 -0.012834 1.166979 2.215401 -2.367244 1.069711 -4.312027 2.903572 -2.126211 0.027679 0.366808 -0.672057 -3.025487 0.688304 -3.532520 4.862656
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.740897 -0.740462 -1.121372 0.840560 1.138507 -1.316868 -0.838781 -0.006672 0.724331 0.027238 1.020915 0.712323 -0.575712 -1.646333 1.141688 -1.770503 -2.146146 0.604732 -0.421182 0.389849
wb_dma_wb_if/input_mast_din 1.578964 -0.813499 0.844575 1.939009 1.247356 3.444857 2.616095 -1.560089 -2.134207 -1.488561 -0.679045 2.128031 2.230797 -2.093407 0.423769 -0.114575 -0.018087 1.633653 0.462058 4.412000
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.243386 1.008109 0.486271 -1.663045 -1.837796 -0.773306 -0.168188 -1.105596 0.888360 -1.121839 1.304778 0.380309 -1.003193 2.958537 -1.182639 1.487418 -0.080405 0.355172 0.746989 0.447202
wb_dma_ch_rf/reg_sw_pointer_r 0.397618 1.664461 -1.336942 -0.970837 -0.082861 -3.722974 -1.861693 -0.591523 1.381745 -2.099722 -2.424084 -1.271389 1.544292 -2.713874 2.274846 1.576279 -0.814757 -0.408682 -2.444362 1.132736
wb_dma_ch_sel/assign_142_req_p0 2.859108 1.868023 0.232580 -0.601535 -0.539357 -0.947940 -2.159117 1.842497 -0.724235 -0.480104 -0.723290 -1.242194 0.616670 2.759740 -1.137113 0.396886 0.729806 -2.824891 0.771785 -0.182279
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.522319 0.157087 -2.426951 -0.756584 -1.240056 -1.427774 1.238882 4.756242 -2.014838 -2.131418 0.604156 -1.192254 3.629230 3.869400 -1.708725 -2.225628 1.444695 1.354971 1.177020 0.618571
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.363764 0.612452 -0.031432 0.067283 0.948772 1.968680 0.155505 0.408964 0.441053 -0.052712 -0.220836 0.387774 -0.464292 -0.917747 -0.359441 1.059678 1.300023 0.242242 0.879617 -2.524583
wb_dma_rf -5.277108 0.477859 -1.286641 0.359212 -1.242546 -3.905319 0.992774 -1.974859 -2.645189 2.759864 -3.470776 -1.763930 1.241692 -2.087937 -0.843530 -1.919402 -0.378610 -2.376229 -4.754715 2.811528
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.050116 -1.484964 -0.307641 -1.081491 0.112852 -0.368204 -0.770865 2.080515 -0.826097 0.900048 -1.727650 -0.539245 -1.235855 -0.405559 2.320798 0.284593 -0.865844 0.162183 -0.957501 -0.830701
wb_dma_de/reg_chunk_cnt 2.171875 -0.058343 -1.302350 -0.467588 2.414413 0.281336 -2.838030 3.113407 -0.315675 1.053682 -2.128947 0.349508 -0.824411 -1.931083 1.083910 -2.053110 -1.923826 -1.733177 0.281196 -0.891017
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.072472 -3.586374 -1.024244 -3.064578 0.748145 2.341765 1.297094 4.123523 -1.415940 2.893501 -4.093374 1.867963 1.292394 -1.635994 1.207147 -3.656922 0.092221 2.084423 -0.297590 0.318944
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.107748 -3.272377 -0.867705 -1.493387 0.807760 1.000206 1.075069 4.076910 -1.832671 2.411843 -3.112991 1.352981 2.632773 -1.101027 1.316183 -4.315771 0.902886 1.273483 -0.191770 0.976485
wb_dma/input_wb0m_data_i -1.827281 -0.104301 1.791203 -0.063691 -2.791622 -3.543794 -0.006319 -2.321145 -3.399106 0.519541 -0.216583 -1.355362 2.996570 3.040309 -1.015182 -4.728470 1.108552 -4.438006 1.850800 8.970952
wb_dma_de/always_15/stmt_1 3.365314 0.892601 -0.112233 -0.061497 1.578789 3.114960 -0.264103 1.858643 -2.744696 0.453675 -3.807006 -0.876001 1.459441 -2.242541 -0.235075 0.715555 0.259767 -2.015165 0.115355 0.513390
wb_dma/wire_ch7_csr -2.857815 0.144917 -1.686240 0.348869 -2.731349 -1.361482 -0.127675 -1.262490 -3.028048 1.771613 -2.365458 -0.262837 1.528748 -2.144102 -0.225414 -0.007256 0.741825 -0.815583 -3.903608 2.156793
wb_dma/input_wb0_ack_i -3.389985 3.305919 -2.694510 1.886875 -0.293862 -2.854861 -0.592444 -3.524777 -4.682610 0.854543 -2.819359 1.132591 0.882001 -4.149891 -0.498750 -0.988905 0.910855 -1.920380 -4.295525 3.075464
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.271640 0.271012 -2.499223 -0.688777 -1.387633 -1.636126 1.275382 4.624932 -2.175616 -2.104657 0.594716 -1.334326 3.727784 3.806592 -1.744587 -2.204160 1.528611 1.278146 1.014088 0.670635
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.342455 0.129321 -2.467054 -0.675733 -1.292884 -1.472967 1.350992 4.724459 -2.021024 -2.061663 0.628495 -1.256396 3.715615 3.699603 -1.676183 -2.272223 1.479668 1.390028 1.070101 0.549826
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.319144 0.200748 -2.455819 -0.524210 -1.194110 -1.503749 1.316625 4.612927 -2.162854 -2.091236 0.546039 -1.260711 3.780870 3.616146 -1.682814 -2.260203 1.395178 1.257302 0.992633 0.783785
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.531212 -0.459309 0.162261 -0.286698 1.082215 0.725204 -0.710881 4.583673 -0.958533 -1.645545 0.251183 -0.700123 1.144691 3.448575 -0.064068 -1.568558 -0.284129 -0.567816 2.538856 0.502753
wb_dma_ch_sel/assign_125_de_start 0.383985 1.854863 -0.479778 -0.613724 -0.019076 -2.652078 -4.120385 0.439187 1.245799 -0.594043 0.372284 -2.554268 3.542351 -2.687480 1.892331 2.114165 -2.403491 -2.247525 2.759201 1.851679
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.667543 1.958566 0.374641 -1.226873 0.049732 0.248997 0.515481 -2.390616 1.454028 0.843994 -2.012078 3.887488 -2.099504 -0.977924 -1.022435 0.650025 1.178028 0.374491 -0.172533 -0.243564
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.428113 -0.750508 -1.109056 0.802634 1.221164 -1.201579 -0.908978 0.048635 0.868336 -0.056908 1.165026 0.825172 -0.643491 -1.669408 1.152408 -1.716832 -2.127484 0.681652 -0.202923 0.212064
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 3.343558 3.037386 0.770161 -2.193797 -0.422946 0.947308 0.151120 -3.847973 1.407323 -2.014069 -0.102753 -0.286278 2.075932 -0.674484 -1.114268 2.953968 0.771574 -0.897069 2.573941 2.860985
wb_dma_ch_sel/input_dma_busy 2.431147 0.611698 0.019278 0.054595 0.946371 1.983597 0.100432 0.409733 0.442904 -0.114720 -0.184025 0.370921 -0.431240 -0.891593 -0.342352 1.038729 1.260206 0.234540 0.935088 -2.509458
wb_dma_inc30r -3.950824 -3.221545 -2.711060 -2.494507 -2.770932 -0.126014 1.799972 1.326141 -0.496186 2.340943 -1.243976 -0.933985 2.550990 -0.395767 0.050336 -1.310942 1.457662 3.363076 -3.381115 -1.833176
wb_dma_ch_sel/always_45/case_1 -1.786068 -0.273653 0.049326 2.684040 0.243226 -1.799238 0.556358 -0.745775 0.719188 1.002859 2.296221 -1.621877 2.288872 -0.221082 -0.247917 -1.809359 2.786008 -0.943459 -0.123197 -1.421615
wb_dma_ch_sel/assign_117_valid 3.797650 1.696639 0.276437 -2.888237 -0.610992 0.814055 -2.011045 1.852656 -0.381194 0.111450 -2.233070 -0.077629 -1.170443 2.338334 -1.216713 1.163689 0.278746 -2.078961 1.030197 -0.806291
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 3.602653 3.108705 0.862081 -2.309168 -0.433436 1.018909 0.072190 -3.929395 1.563233 -2.160936 0.081373 -0.293310 2.007724 -0.558779 -1.153706 3.089214 0.879939 -0.828992 2.785032 2.712305
wb_dma/wire_ch3_adr0 -3.248692 2.226821 -0.591190 0.605807 1.533868 -1.688677 0.934073 -0.736404 0.251523 0.933284 -0.512959 -0.323233 -1.229672 -1.937590 -1.557597 -0.481328 -0.535957 -0.507612 -1.729403 -1.824111
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.595053 0.251569 -0.137930 2.022155 -0.025137 -1.745261 -0.252735 0.183097 -0.341503 -0.782172 1.584147 -1.123119 1.913417 0.748693 -0.016572 -0.788751 0.627346 -0.726930 0.052195 0.655349
wb_dma_de/always_6/if_1/if_1/cond 0.361033 -0.377281 -0.223181 1.168813 1.360715 2.209698 0.186298 3.156242 -3.971850 0.432794 -3.351216 -2.355130 1.700359 -1.380943 0.276062 0.173917 -1.015207 -1.713819 -1.391800 1.052270
wb_dma/wire_mast1_pt_out -2.227741 2.776770 -1.383478 1.811050 2.137275 -2.112620 0.398269 -0.989176 -1.379883 -0.322659 -0.608731 0.124274 0.408514 -1.662674 0.034087 0.409729 -0.370956 -1.151096 -2.504741 0.628014
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.397225 0.794295 -1.427170 -2.787791 -1.362928 -0.508526 -0.650995 3.200834 -1.413694 -1.039986 -0.646633 -0.205214 0.258785 3.693751 -1.337246 -0.489809 1.240402 0.131746 1.134022 -1.006744
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.193606 1.032520 0.486939 -1.604712 -1.777789 -0.819544 -0.132935 -1.095201 0.854501 -1.131436 1.251119 0.379451 -1.024430 2.868208 -1.170043 1.426142 -0.068614 0.358914 0.704489 0.459243
wb_dma_ch_sel/always_48 0.441677 1.388499 -3.579557 -1.966579 -1.312976 -2.243714 3.429368 0.258647 2.077944 0.048705 -0.333563 1.286082 4.250198 -1.643035 -2.609297 -2.336656 4.151911 3.628618 -0.282373 -1.571393
wb_dma_ch_sel/always_43 0.957684 0.136230 -0.788513 0.596543 3.358811 0.953564 -1.157627 0.481573 0.295672 1.765923 -1.857828 -2.262612 2.588386 -4.860301 1.143850 -1.771849 0.052490 -2.595289 0.579244 -0.352174
wb_dma_ch_sel/always_42 -0.722360 -0.849135 0.011329 -0.274024 -1.808915 0.002851 1.401903 2.033158 -2.693040 1.199582 -4.530354 2.940417 -1.870630 -0.013232 0.281519 -0.733398 -2.624223 0.722473 -3.767949 5.191522
wb_dma_ch_sel/always_40 1.448304 1.274697 0.541371 -0.433293 0.319121 0.266848 1.309504 -3.211104 2.502679 2.551983 -1.051632 3.292592 -1.647550 -1.831081 -1.254350 -0.367412 3.238468 0.234319 -0.237158 -2.273756
wb_dma_ch_sel/always_47 0.899284 -0.821453 -0.809162 -2.631085 -1.371830 -0.241465 -1.010718 0.480710 1.839482 -0.520993 -0.554224 -1.048711 1.020775 -0.723121 1.421279 1.834404 0.791309 1.382066 0.057553 -2.063538
wb_dma_ch_sel/always_46 0.116020 -1.921375 -0.206495 0.340457 -0.338117 2.216202 -0.434694 0.820072 -2.469961 0.733451 0.125346 2.496570 -0.563657 2.237423 -0.428077 -0.624794 -1.530609 1.100155 -0.346112 0.670493
wb_dma_ch_sel/always_45 -1.857456 -0.279712 0.023495 2.703447 0.311827 -1.767578 0.580027 -0.857539 0.717167 1.073519 2.239915 -1.567589 2.246429 -0.335814 -0.221760 -1.772215 2.757765 -0.910678 -0.185678 -1.410292
wb_dma_ch_sel/always_44 -2.216795 2.573359 0.733380 -4.065114 -3.447488 -3.497804 1.041334 -2.761948 1.576279 0.595601 -0.417486 -0.776664 -0.761337 2.903560 -2.951967 -0.759794 2.488882 -1.451163 -0.767649 1.578751
wb_dma_ch_sel/assign_152_req_p0/expr_1 2.980235 1.960474 0.176295 -0.633407 -0.505608 -1.008243 -2.210612 1.895113 -0.750388 -0.590664 -0.684966 -1.167328 0.729344 2.817706 -1.105241 0.324341 0.763960 -2.862165 0.941510 0.014725
wb_dma_ch_rf/input_ndnr 3.713530 0.805571 -1.215546 -0.288319 1.426012 2.836032 1.603403 0.413418 -1.030973 0.872652 -1.499214 0.239601 2.856524 -2.618285 -1.148041 -1.007031 4.595904 -0.063090 1.742606 -2.128123
wb_dma_de/always_4/if_1/stmt_1 3.707224 0.715237 -0.257227 -1.415795 1.152910 1.503786 -1.919670 3.107614 -1.236504 1.153141 -3.428008 -0.448338 -0.202762 -0.295687 -0.078716 -0.306270 0.328735 -2.436012 0.435113 -1.272485
wb_dma_wb_if/wire_wb_addr_o -0.543050 -0.660176 -1.086457 1.901521 -0.061211 -1.002374 1.755452 2.078236 -0.717667 -1.340008 1.495290 -1.216544 3.541444 0.779523 -0.436219 -1.837968 0.386879 1.252893 0.347342 1.365064
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.545177 0.310614 -0.189800 2.072180 -0.023864 -1.831003 -0.234316 0.170697 -0.351764 -0.844423 1.610708 -1.161626 2.034487 0.680856 -0.008878 -0.839832 0.689522 -0.763555 0.086161 0.665248
wb_dma_ch_sel/assign_111_valid 3.350644 1.588970 0.281379 -2.677267 -0.576999 0.710531 -1.919978 1.984518 -0.650956 0.273710 -2.362009 -0.321975 -1.142147 2.235685 -1.145862 1.099822 0.109001 -2.195205 0.667795 -0.759389
wb_dma_wb_slv/assign_2_pt_sel -7.967942 1.338403 -3.842190 2.834852 0.799031 -3.385295 4.138261 0.917442 -4.954648 1.526894 -2.497051 -1.110563 2.358546 -5.028106 -1.930779 -3.678035 -2.959651 0.701399 -4.197444 3.810170
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.486965 1.778522 -0.437942 -2.781234 -1.033107 -0.729564 -2.360238 0.789469 0.480873 -1.867709 -1.977440 -4.324117 4.616500 -0.209339 0.650086 3.050531 1.209412 -2.323329 1.109467 0.580465
wb_dma_ch_sel/assign_144_req_p0 3.029036 1.895710 0.196371 -0.639059 -0.520891 -0.900169 -2.190808 1.959339 -0.722499 -0.562666 -0.699998 -1.249192 0.743620 2.831077 -1.138119 0.309041 0.775670 -2.827650 0.961783 -0.169233
wb_dma_de/input_pointer 1.353469 1.380580 0.569831 -0.401183 0.288349 0.217899 1.333285 -3.230067 2.452369 2.550848 -1.125165 3.356839 -1.786779 -1.776775 -1.272571 -0.295534 3.183514 0.262784 -0.356866 -2.282759
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 3.158740 2.686449 0.794143 -1.333399 -0.942281 2.039986 1.191936 -3.802754 0.457405 -1.988874 0.345755 1.496499 0.575903 -0.108109 -1.825187 3.275668 1.166166 0.539957 1.973079 1.850608
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 3.055349 3.359996 0.832176 -3.517070 -1.021662 -1.461676 -0.600758 -3.572590 3.188910 -0.350585 -1.163466 2.282943 -1.496041 1.042771 -1.474851 1.840357 0.733131 -0.682121 1.125541 1.125399
wb_dma_ch_rf/input_wb_rf_adr 2.617665 -1.891194 -0.055829 -0.735644 -0.700637 -0.357416 -1.652730 -1.221118 2.092804 -2.776642 0.692731 -1.504247 5.835071 3.591215 -0.173397 -4.215691 -2.140046 -0.603675 -1.433969 7.969009
wb_dma_ch_sel/input_pointer0 2.056712 0.709893 0.414324 -0.354752 0.569587 1.201762 0.444781 -2.196832 2.278970 1.537142 0.527279 1.004652 0.255520 -1.567251 -0.761719 -0.250013 3.483910 -0.302403 1.564819 -2.533957
wb_dma_ch_sel/input_pointer1 3.472363 1.416763 0.218078 -1.214702 0.380388 1.186509 -0.500285 -1.441402 1.356582 -0.182634 -0.352672 1.690681 -0.197091 -0.838263 -0.507463 0.711890 1.269635 -0.239741 1.826511 -0.391043
wb_dma_ch_sel/input_pointer2 1.181050 0.822288 0.229377 -1.234302 -0.528625 -0.699010 -0.614524 -1.855062 0.940376 -0.136292 -0.148179 1.334155 0.238358 0.021240 -0.134529 -0.265715 0.060460 -0.501375 0.975521 2.056570
wb_dma_ch_sel/input_pointer3 2.742015 1.984726 0.356968 -1.228099 0.082452 0.332870 0.448133 -2.398857 1.491767 0.769266 -1.904912 3.859911 -2.099472 -1.032357 -1.041929 0.667464 1.155775 0.392492 -0.079834 -0.256643
wb_dma_de/reg_chunk_0 2.057827 -0.060796 -1.341018 -0.524662 2.351582 0.262221 -2.852644 3.072131 -0.421205 1.131766 -2.266280 0.305269 -0.803402 -1.930643 1.111314 -2.044697 -1.885488 -1.779478 0.186590 -0.894769
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.422735 0.645763 -0.007672 0.018640 0.948577 1.959081 0.149228 0.389752 0.455770 -0.095167 -0.190827 0.406139 -0.469883 -0.903501 -0.378631 1.037369 1.256491 0.223847 0.929208 -2.496830
wb_dma_ch_sel/assign_151_req_p0/expr_1 2.951428 1.953147 0.198362 -0.640158 -0.579992 -1.094067 -2.207992 1.883783 -0.715999 -0.663000 -0.550926 -1.255594 0.762992 2.978297 -1.165248 0.358142 0.775863 -2.843963 1.008794 -0.022172
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.118807 2.046873 0.099086 -0.769375 -0.586837 -1.001856 -2.156471 1.891310 -0.721917 -0.696877 -0.665987 -1.156734 0.799876 2.937910 -1.211328 0.324192 0.857031 -2.795732 1.058582 -0.081196
wb_dma_ch_sel/reg_am0 0.194627 -1.760554 -0.216714 0.296184 -0.224522 2.153572 -0.465048 0.775970 -2.365155 0.652055 0.020024 2.383194 -0.460700 1.942517 -0.412148 -0.645035 -1.453822 1.007933 -0.384288 0.667445
wb_dma/assign_2_dma_req 2.910329 3.701414 0.930708 -2.229327 -0.562560 0.170213 1.087422 -4.867066 1.630634 -1.066888 -1.736894 2.104023 0.029981 -0.936557 -1.657021 2.972964 0.586119 -0.201901 0.758603 2.901756
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.599391 -0.014811 -0.734174 0.318505 1.712832 -0.037301 -0.472715 -2.138975 3.039483 1.598988 1.502579 1.787213 -0.343501 -3.227991 0.340075 -2.022803 1.428971 0.348000 1.334097 -2.319825
wb_dma_ch_rf/wire_ch_csr -4.698998 0.484506 -2.491848 -0.749278 -0.719185 -3.640696 1.636950 0.142363 -2.638788 3.495627 -2.762890 -1.285025 2.116779 -0.054428 -2.125975 -0.969085 -2.258591 -0.883125 -2.469825 1.789082
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.118883 -1.008454 -0.184978 -1.127302 -3.863257 -0.357212 0.989466 -2.019757 0.649161 -0.393656 1.020328 -1.074251 2.460301 1.774749 -0.748015 -0.144511 2.721862 0.712644 -0.917659 2.045027
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.531774 -0.742367 -1.203882 0.777972 1.232954 -1.276075 -0.908935 0.065103 0.820643 -0.039283 1.106493 0.822574 -0.619177 -1.667375 1.184601 -1.822657 -2.201838 0.699242 -0.262180 0.281525
wb_dma_ch_sel/assign_118_valid 3.551494 1.665630 0.305908 -2.846389 -0.657707 0.649094 -2.008086 1.861705 -0.433673 0.173292 -2.226254 -0.123576 -1.214142 2.422221 -1.224610 1.126718 0.185535 -2.111476 0.885093 -0.776276
wb_dma_ch_rf/input_de_adr1_we -0.664619 0.319066 -0.133845 2.070051 0.050967 -1.771108 -0.266994 0.062178 -0.397421 -0.707468 1.488110 -1.135580 1.914693 0.523137 0.034889 -0.829803 0.553729 -0.841831 -0.058294 0.738976
wb_dma_wb_mast/input_mast_din 1.608376 -0.781623 0.837748 1.848358 1.171682 3.394315 2.531870 -1.559676 -2.070950 -1.450539 -0.654186 2.019541 2.275229 -2.055155 0.370442 -0.048740 0.073360 1.595698 0.537953 4.239242
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.065772 -0.907824 -1.490751 -2.211449 0.076615 -3.180978 2.818224 -3.534190 -1.807342 -1.474732 -3.867344 -2.834445 1.987132 0.681025 -0.320784 -2.996693 2.719378 -0.575255 -5.374874 1.561279
wb_dma_de/always_2/if_1/stmt_1 -2.054207 2.557633 0.583956 -4.108937 -3.408571 -3.339717 1.099266 -2.657233 1.632716 0.530986 -0.422468 -0.711846 -0.686554 2.848780 -3.044746 -0.751273 2.694750 -1.249565 -0.728588 1.300779
wb_dma_de/assign_65_done/expr_1 1.953714 0.244650 -1.087666 0.859293 2.811049 2.069307 -1.070636 1.643439 -1.879390 0.326005 -2.643604 -0.075980 0.926552 -3.964300 0.903194 -0.790626 -1.836832 -1.302345 -0.062586 0.936589
wb_dma_ch_sel/reg_de_start_r 2.418971 1.076137 -1.439111 -2.040193 0.130999 -1.511259 -3.197349 0.782195 1.359728 -2.054200 -0.714264 -3.366649 3.856521 -1.701046 1.743972 1.681710 -0.663863 -1.451016 1.114911 0.553636
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.436278 -0.735462 -1.174336 0.738415 1.199411 -1.238939 -0.950064 0.058951 0.816786 -0.086336 1.107551 0.809289 -0.636312 -1.628332 1.154954 -1.760337 -2.123240 0.714583 -0.196228 0.250258
wb_dma_ch_rf/input_dma_rest -0.633657 0.627853 0.141243 -0.059671 -0.288493 -0.816306 0.977133 -1.234581 0.268831 1.022323 -1.562599 2.337941 -1.920376 -0.350837 -0.543530 0.058241 -0.045103 0.684465 -1.896680 0.130621
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.288328 1.317805 0.538539 -0.428575 0.272790 0.186407 1.347323 -3.109411 2.365235 2.537248 -1.196999 3.292385 -1.704374 -1.665099 -1.285395 -0.336461 3.168094 0.277100 -0.408719 -2.215757
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 3.513164 1.445158 0.218461 -1.199102 0.375238 1.222059 -0.464159 -1.404142 1.317227 -0.211404 -0.421136 1.677965 -0.182815 -0.887225 -0.525504 0.746192 1.312026 -0.283100 1.843857 -0.420515
wb_dma_de/wire_de_csr 2.400857 2.248103 0.462291 0.044431 0.528162 1.871933 2.171767 -3.857823 0.034493 0.163538 -2.465506 3.585651 -0.452082 -3.170108 -1.141281 1.744071 1.143271 0.851136 -0.482837 1.563502
wb_dma_ch_sel/reg_ndnr 3.602227 0.795150 -1.321512 -0.300917 1.407499 2.891852 1.710941 0.465001 -1.209877 0.968516 -1.721191 0.198965 2.966342 -2.796732 -1.119214 -1.059389 4.649284 -0.035507 1.564844 -2.118199
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.616644 0.328817 -0.158161 2.044337 0.003349 -1.825225 -0.250898 0.052375 -0.378423 -0.765153 1.529515 -1.083534 1.950270 0.572399 0.026523 -0.839805 0.607435 -0.794203 -0.013953 0.735407
wb_dma_ch_sel/reg_txsz 1.004412 0.102773 -0.748216 0.573574 3.418064 0.926757 -1.218009 0.644195 0.175348 1.850684 -2.013155 -2.361721 2.582946 -4.749609 1.135323 -1.950309 0.025182 -2.784007 0.555629 -0.270357
wb_dma_rf/always_1/case_1/stmt_10 -0.209490 0.539659 0.590625 0.990291 0.702107 -0.996060 -1.209330 -2.213043 1.176163 -1.200933 -0.161691 -2.240199 0.907690 -1.870380 1.167805 -0.689413 0.700753 -1.712928 -1.515507 0.949512
wb_dma_ch_pri_enc/inst_u28 1.890967 0.689251 -1.026116 -0.422381 1.527344 -0.095082 -1.391206 -1.246757 2.005042 -0.190423 0.632028 2.373728 -0.745945 -2.505359 0.623687 -1.076376 -0.825779 0.391614 1.463967 -0.155249
wb_dma_ch_pri_enc/inst_u29 1.775211 0.631117 -0.903270 -0.365435 1.540435 -0.103294 -1.353071 -1.323224 2.086306 -0.209077 0.774512 2.358678 -0.804022 -2.462207 0.629730 -1.056956 -0.877961 0.392802 1.462905 -0.112923
wb_dma/wire_de_adr1 -1.381215 -0.599340 0.214701 0.787283 0.202221 -0.075918 0.830990 -0.942706 0.945679 1.732712 0.780597 -0.501380 0.319431 -0.798787 -0.217622 -0.941734 1.982535 -0.118555 -0.272890 -1.893596
wb_dma_ch_arb/always_2/block_1/case_1 0.200153 1.527288 -3.654448 -1.758700 -1.216845 -2.476592 3.425121 0.021230 2.025645 0.159289 -0.413810 1.379134 4.265161 -2.022737 -2.609005 -2.483351 4.109217 3.497920 -0.427862 -1.436801
wb_dma_de/always_18/stmt_1/expr_1 -0.404476 2.077622 -1.932811 3.645685 -1.534348 -1.234972 -1.508600 -2.600689 -4.500914 -0.697356 2.343064 -1.474218 3.241035 -0.197573 -1.590576 0.340471 2.541295 -2.657663 0.212620 0.557357
wb_dma_ch_arb/always_1/if_1 0.400598 1.609131 -3.606402 -1.858429 -1.233681 -2.329945 3.389390 -0.072704 2.091681 0.234757 -0.450095 1.459312 4.085848 -1.946386 -2.662192 -2.344349 4.329456 3.468544 -0.445051 -1.753803
wb_dma_ch_pri_enc/inst_u20 2.024550 0.667856 -0.902623 -0.409538 1.583321 -0.007772 -1.382290 -1.318033 2.102727 -0.277528 0.715933 2.440999 -0.774836 -2.444050 0.640105 -0.997126 -0.832095 0.377882 1.595478 -0.134502
wb_dma_ch_pri_enc/inst_u21 2.083283 0.632409 -0.908000 -0.415034 1.537434 0.057966 -1.400352 -1.187741 2.106237 -0.264501 0.725652 2.414608 -0.776796 -2.361231 0.608849 -1.014721 -0.794475 0.396642 1.603499 -0.251810
wb_dma_ch_pri_enc/inst_u22 1.786120 0.606149 -1.011258 -0.446943 1.470844 -0.174427 -1.425213 -1.280918 2.081434 -0.214648 0.710320 2.404092 -0.750655 -2.384179 0.647790 -1.151073 -0.881388 0.424183 1.484309 -0.057278
wb_dma_ch_pri_enc/inst_u23 1.714413 0.577558 -1.010737 -0.292982 1.651017 -0.148437 -1.400296 -1.238123 2.114847 -0.186902 0.785476 2.413982 -0.873003 -2.554540 0.702878 -1.179282 -1.013725 0.423817 1.451526 -0.183063
wb_dma_ch_pri_enc/inst_u24 1.909531 0.673002 -0.876033 -0.419611 1.537342 -0.052957 -1.365472 -1.352341 2.125956 -0.235253 0.705133 2.446403 -0.800693 -2.493346 0.622377 -1.042778 -0.828856 0.410828 1.528331 -0.143821
wb_dma_ch_pri_enc/inst_u25 1.868964 0.612480 -0.967882 -0.368623 1.548265 -0.074666 -1.387417 -1.236599 2.026788 -0.202043 0.714917 2.364119 -0.777168 -2.422336 0.656199 -1.042796 -0.835414 0.392125 1.475304 -0.134842
wb_dma_ch_pri_enc/inst_u26 1.861400 0.601304 -0.947440 -0.365739 1.605853 -0.127312 -1.409267 -1.247441 2.148041 -0.211135 0.748210 2.421109 -0.794708 -2.518654 0.672175 -1.132577 -0.941377 0.421675 1.518054 -0.125730
wb_dma_ch_pri_enc/inst_u27 1.943059 0.647451 -0.952483 -0.425465 1.560827 -0.091214 -1.407305 -1.327473 2.160036 -0.256851 0.739276 2.436534 -0.798475 -2.507295 0.683861 -1.048771 -0.890224 0.398129 1.569911 -0.128175
wb_dma/wire_dma_busy -1.110184 1.797694 -0.077446 -0.230929 3.491776 -0.834634 0.215878 0.722913 1.983274 2.490772 -3.196073 -2.627749 -1.066402 -0.889442 -1.793736 0.120713 -2.914293 -2.524829 -2.979256 -2.792762
wb_dma_ch_sel/reg_ack_o 2.975588 3.742785 0.879314 -2.296006 -0.628833 0.175109 1.035857 -4.842947 1.615788 -1.122710 -1.667261 1.995135 0.159784 -0.796422 -1.692731 2.975422 0.751947 -0.233689 0.868774 2.840203
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.367903 0.590225 -0.024503 0.045333 0.911202 1.955708 0.135891 0.388648 0.429169 -0.054160 -0.204569 0.354984 -0.467077 -0.911783 -0.360901 1.019501 1.260422 0.228489 0.879526 -2.508582
wb_dma_rf/reg_csr_r 0.164287 2.842336 0.668225 -1.129719 0.932296 -4.601224 -2.714978 -0.084320 1.459585 0.380950 -2.425202 2.518184 -4.562498 0.189026 -0.016431 -1.326344 -3.430337 -2.597995 -0.471756 1.818086
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.538507 0.892340 -1.466335 -2.804384 -1.358004 -0.407272 -0.676385 3.157510 -1.395213 -1.078775 -0.638605 -0.160997 0.299815 3.696954 -1.404052 -0.383631 1.302218 0.101213 1.194941 -1.009794
assert_wb_dma_ch_sel 2.417548 0.633114 -0.007134 0.059567 0.960320 2.018132 0.143136 0.419727 0.460286 -0.101418 -0.223349 0.354246 -0.454803 -0.885695 -0.353623 1.064117 1.314586 0.238965 0.899120 -2.550484
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.829961 1.431617 -1.224979 -1.932307 -0.125932 -2.228323 -2.149439 -0.021763 1.393919 -1.069434 -2.250385 -1.327253 2.174756 -1.743666 1.269815 1.542040 -0.736088 -0.861823 -0.674819 0.779759
wb_dma_ch_sel/inst_ch2 1.274868 0.802565 0.274418 -1.261998 -0.538317 -0.639848 -0.631407 -1.768653 0.986732 -0.181700 -0.094751 1.311134 0.228347 0.100451 -0.125270 -0.309058 0.063071 -0.454485 1.059407 2.029162
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.369294 0.631401 -0.010687 0.069292 0.914729 1.961078 0.147619 0.419814 0.415244 -0.060488 -0.237499 0.393605 -0.447347 -0.937007 -0.360418 1.047234 1.323540 0.227185 0.877027 -2.527466
wb_dma_ch_sel/assign_122_valid 3.549014 1.728972 0.260407 -2.834277 -0.585223 0.658350 -2.067770 1.872743 -0.453419 0.288214 -2.422847 -0.182334 -1.241371 2.262877 -1.168888 1.158967 0.112233 -2.202523 0.790170 -0.783375
wb_dma_rf/wire_dma_abort 4.284596 1.553120 -2.248015 -3.145005 0.195517 -0.518554 -2.008657 1.755692 0.813514 -1.298772 0.123124 2.171952 -0.544127 1.203428 -0.728060 -1.393212 0.371017 0.495990 2.659616 -1.101130
wb_dma_de/assign_67_dma_done_all/expr_1 3.251260 0.890959 0.029593 0.132275 1.695272 3.257106 -0.200939 1.751854 -2.661154 0.435577 -3.775323 -0.913601 1.369352 -2.341953 -0.166520 0.869506 0.156595 -1.983475 0.070051 0.505787
wb_dma_de/always_4/if_1/cond 2.305653 -0.050043 -1.277523 -0.539111 2.414964 0.402371 -2.865417 3.253723 -0.426848 1.083700 -2.316927 0.285669 -0.778993 -1.842486 1.092505 -2.038093 -1.887597 -1.848419 0.273873 -0.918923
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.404117 -2.305793 -1.458838 -2.024214 -1.113739 0.362978 1.683296 1.447799 2.349165 0.684891 0.047987 -1.577617 2.888192 -1.471670 0.797972 -0.155793 2.381534 3.063020 0.169023 -2.988605
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.394416 -1.168838 -2.616235 -2.120135 0.132855 -3.738405 1.822369 -3.775935 -1.541505 -1.738674 -2.906549 -2.137014 1.682969 -0.221489 0.153512 -3.943199 2.033123 -0.161049 -5.294627 1.474943
wb_dma_ch_sel/assign_156_req_p0 3.016001 1.947937 0.182595 -0.698933 -0.572141 -0.943123 -2.163874 1.953687 -0.763364 -0.599634 -0.694050 -1.240809 0.747010 2.885077 -1.175281 0.331120 0.825924 -2.792095 0.947917 -0.125459
assert_wb_dma_ch_arb/input_advance 2.258595 -0.221013 -1.880622 -1.167325 0.409134 0.335904 -0.484830 4.276835 -2.192196 -0.022967 -1.781907 -0.529290 1.236082 0.996512 -0.245255 -1.844015 1.352514 -0.221586 0.522550 -1.423322
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.245811 1.064854 0.504456 -1.620449 -1.792391 -0.794427 -0.185981 -1.122349 0.848162 -1.145295 1.198972 0.418235 -0.991462 2.825585 -1.191245 1.450878 -0.095193 0.348734 0.702384 0.462246
wb_dma_ch_rf/reg_ch_tot_sz_r 1.391306 0.137415 0.059987 1.011005 2.780557 2.687234 0.238493 2.196725 -1.336940 2.028141 -2.894159 -4.236738 2.943433 -3.344124 0.163694 0.010445 2.069980 -2.944323 -0.056385 -2.465591
wb_dma_ch_rf/wire_ch_adr0 -3.246025 0.067658 -0.207991 -4.089174 -3.065715 -2.045261 -0.027920 -0.278218 -1.384713 1.812214 -1.917689 0.794130 -1.976999 3.507874 -1.328888 -0.913950 0.046173 -0.313008 -2.276096 1.243852
wb_dma_ch_rf/wire_ch_adr1 -1.607561 0.376311 0.306415 3.302253 0.889564 -2.569229 -0.696410 -2.542494 1.563745 -0.042894 1.713293 -3.459977 3.146617 -2.030926 0.695601 -2.430664 3.232985 -2.488627 -1.622037 -0.495556
wb_dma/wire_ch0_adr0 0.782909 -0.814336 0.859788 -4.252596 -5.088884 -0.298691 -0.379025 -1.600816 -0.947865 0.210214 0.092595 1.551117 -0.088928 6.456234 -2.031626 -0.695120 1.505237 -0.188306 0.276489 3.801555
wb_dma/wire_ch0_adr1 -0.616934 0.314327 -0.177069 2.049207 0.029291 -1.786518 -0.222726 0.089446 -0.343863 -0.797926 1.522827 -1.150620 1.977773 0.621687 0.005359 -0.817841 0.625730 -0.764737 -0.002922 0.651567
wb_dma_ch_pri_enc/wire_pri24_out 1.955072 0.651525 -0.932404 -0.352676 1.609102 0.013467 -1.382112 -1.191301 2.046960 -0.205788 0.710893 2.339046 -0.819332 -2.467791 0.631042 -0.995272 -0.820945 0.385339 1.504734 -0.249879
wb_dma/input_dma_rest_i -0.516949 0.686007 0.132549 -0.084550 -0.261039 -0.837109 0.960567 -1.229976 0.235529 1.024574 -1.657251 2.486893 -2.002579 -0.294758 -0.549164 0.064427 -0.082466 0.657280 -1.886611 0.191912
wb_dma_inc30r/assign_1_out 0.095798 -1.838607 -0.237794 0.360600 -0.247704 2.179024 -0.446401 0.788542 -2.398387 0.685029 0.099978 2.385470 -0.490147 2.040594 -0.422043 -0.629563 -1.503615 1.055898 -0.422094 0.631217
wb_dma_ch_sel/assign_133_req_p0 1.347222 0.276327 -0.465375 0.077397 -0.356021 -0.295236 0.812020 2.697116 0.009426 0.695230 0.129430 -1.727929 2.495238 1.937990 -1.830569 -1.637885 2.546353 -0.826053 0.864745 -1.434117
wb_dma_ch_rf/always_23 -1.727399 -0.307988 -0.011040 2.769530 0.264875 -1.697736 0.663895 -0.743404 0.713689 0.989788 2.350521 -1.582634 2.396577 -0.296306 -0.285661 -1.780544 2.897382 -0.739362 -0.110850 -1.516183
wb_dma_inc30r/reg_out_r -1.512749 -4.214271 -1.924054 -3.683431 -4.300247 -0.602690 1.660323 1.271496 1.987732 1.060119 -0.781500 -3.104158 3.948670 -0.546294 2.245126 -0.174458 3.721374 3.391482 -1.750125 -1.420115
wb_dma/wire_pointer2 1.140694 0.791613 0.205718 -1.215425 -0.537671 -0.671673 -0.602227 -1.769817 0.884305 -0.111739 -0.109856 1.263449 0.219880 0.056960 -0.129009 -0.293933 0.036733 -0.459707 0.929866 1.992206
wb_dma_ch_rf/always_20 -3.284642 0.126777 -0.119648 -4.116310 -3.121578 -2.112673 -0.062698 -0.576067 -1.341788 1.929616 -2.025270 0.704179 -1.863168 3.249964 -1.246624 -0.889225 0.056007 -0.527566 -2.277619 1.516967
wb_dma/wire_pointer0 2.052447 0.708353 0.408869 -0.407748 0.611370 1.152336 0.417161 -2.225482 2.374968 1.533544 0.518232 1.077069 0.160956 -1.617704 -0.747263 -0.216295 3.366497 -0.252852 1.603304 -2.582856
wb_dma/wire_pointer1 3.534940 1.440125 0.183640 -1.206871 0.358545 1.257580 -0.470902 -1.433626 1.323699 -0.168053 -0.421314 1.693294 -0.188126 -0.904884 -0.544193 0.751816 1.361198 -0.278681 1.826308 -0.458714
wb_dma/wire_mast0_err 4.024150 1.486088 -2.311097 -3.130906 0.164733 -0.617203 -2.015674 1.634649 0.766569 -1.196545 0.151214 2.246014 -0.640513 1.135323 -0.725552 -1.443309 0.360876 0.555731 2.482078 -1.109643
wb_dma_ch_rf/always_26 0.536795 1.774276 -1.315487 -1.032578 -0.074646 -3.746895 -1.886802 -0.670851 1.343643 -2.158605 -2.484985 -1.249184 1.601944 -2.638729 2.262192 1.654627 -0.742251 -0.448156 -2.400940 1.211247
wb_dma_de/always_23/block_1/case_1/block_5 -0.904756 -1.852355 -0.009342 -2.494170 2.434796 1.309700 -0.370310 2.003258 -1.512231 3.716479 -5.627196 3.976664 -3.369435 -2.973890 2.008920 -2.019709 -1.325844 0.692349 -2.132200 -1.320138
wb_dma_ch_sel/assign_144_req_p0/expr_1 2.942772 1.952053 0.200186 -0.699888 -0.557805 -1.019928 -2.192473 1.879988 -0.742756 -0.573376 -0.657519 -1.227755 0.705350 2.921290 -1.137446 0.369375 0.777551 -2.875965 0.926534 -0.095895
wb_dma_ch_rf/wire_ch_am0_we 0.179525 -1.783887 -0.290736 0.324348 -0.216674 2.175359 -0.437227 0.779946 -2.414497 0.687605 0.056157 2.388517 -0.435211 1.949761 -0.460870 -0.645709 -1.446204 1.052057 -0.423673 0.568087
wb_dma_ch_rf/always_25 -0.661838 -0.187438 -1.171098 -1.802765 -1.129491 -2.322448 -0.855953 -0.049338 1.511162 -1.431491 -1.495618 -1.213344 0.633288 -2.020120 2.381788 1.612854 0.536012 1.286801 -2.179669 -1.226749
wb_dma/wire_dma_rest -0.471079 0.631457 0.131659 -0.094557 -0.256141 -0.783395 0.938672 -1.161064 0.249271 0.992339 -1.580876 2.371006 -1.946329 -0.263783 -0.548827 0.050604 -0.009170 0.634742 -1.803267 0.137682
wb_dma_wb_mast/input_mast_adr -0.731568 -0.650531 -1.059546 1.978356 0.008192 -1.053349 1.825393 1.866566 -0.723732 -1.195319 1.322043 -1.108381 3.498676 0.490453 -0.393896 -1.845847 0.244089 1.252928 0.203339 1.543048
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.523636 1.371273 0.248622 -1.161223 0.435592 1.260475 -0.476872 -1.293016 1.315942 -0.237984 -0.322609 1.620337 -0.210998 -0.842882 -0.506507 0.732266 1.305911 -0.218848 1.835201 -0.541551
wb_dma_ch_sel/always_44/case_1 -2.234746 2.429279 0.686412 -4.208433 -3.666803 -3.420425 1.129265 -2.653951 1.654348 0.583827 -0.331445 -0.803425 -0.732216 3.191038 -3.020428 -0.725756 2.658331 -1.280464 -0.807297 1.468188
wb_dma/wire_ch0_am0 0.060123 -1.806153 -0.201972 0.287300 -0.291424 2.133804 -0.428574 0.793902 -2.365471 0.702720 0.079886 2.368879 -0.551706 2.019728 -0.405003 -0.573816 -1.478976 1.043730 -0.430571 0.632806
wb_dma/wire_ch0_am1 0.804757 -0.844214 -0.810654 -2.606473 -1.343824 -0.283461 -0.985433 0.525069 1.744538 -0.475262 -0.545204 -1.079620 1.026265 -0.703598 1.389621 1.781271 0.787701 1.347646 0.048160 -1.952529
wb_dma_ch_rf/always_19/if_1 -1.763012 -0.521168 1.474523 1.037999 0.468635 0.132837 -0.985445 0.338501 -0.307425 1.265506 -1.228477 -1.539048 -1.231740 -0.365008 0.673476 0.846300 -2.284769 -1.983465 -1.734385 0.532781
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.253079 0.022390 -0.109995 -4.200294 -3.205726 -2.091656 -0.022140 -0.415962 -1.416724 1.913843 -1.982134 0.780189 -1.942173 3.634620 -1.407389 -1.012859 0.162994 -0.432315 -2.264586 1.379493
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.031817 -1.375056 -0.350561 -0.127058 -2.388173 0.125718 -2.481384 -0.391961 -4.749116 3.608892 -1.533110 4.687980 -0.914554 3.115309 -0.446322 -3.406343 2.999961 -2.252774 0.094611 1.560176
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.148022 1.758164 -1.761957 1.705519 -1.592440 0.500827 -1.257396 -2.793327 -4.193678 0.071798 0.999205 -0.396891 1.407300 -0.705568 -1.666022 1.151446 1.981913 -1.928003 0.236739 -0.117153
wb_dma_de/always_3/if_1 -0.784371 -1.984770 -1.638549 -0.169165 -1.128465 -1.244237 1.428667 1.582957 1.994468 0.016977 1.346139 -2.485737 4.698185 -0.941617 0.774748 -1.011853 3.019819 2.299542 0.171535 -2.363855
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.666602 -0.753931 -1.207486 0.797355 1.186219 -1.349346 -0.904374 0.040877 0.754722 -0.010456 1.077161 0.798299 -0.624288 -1.703580 1.155750 -1.842514 -2.201510 0.677451 -0.339114 0.340916
wb_dma_ch_rf/assign_16_ch_adr1_we -1.856897 -0.304394 -0.045481 2.701628 0.251884 -1.767751 0.629471 -0.764395 0.770469 1.055008 2.246988 -1.544545 2.292001 -0.329186 -0.257450 -1.769182 2.794236 -0.789239 -0.194789 -1.485965
wb_dma_wb_if/wire_wbm_data_o -5.443913 -1.861947 -0.944627 0.519190 1.466906 -1.985203 3.221427 2.654360 -1.582555 2.704233 0.374431 -1.697631 0.999119 1.394655 -0.740027 -2.017061 -2.531699 0.916329 0.254039 -0.165202
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.753703 0.661769 -0.970342 -0.426964 1.487106 -0.220789 -1.383505 -1.327773 2.054964 -0.182945 0.698078 2.399968 -0.769772 -2.448149 0.660171 -1.144241 -0.904875 0.372105 1.440789 0.014834
wb_dma_ch_sel/always_2/stmt_1/expr_1 4.513739 0.418876 -1.867300 -1.236166 1.262221 2.104748 -0.372558 4.659688 -1.761483 -0.079387 -2.011450 -0.147861 0.855938 0.184445 -0.608856 -0.927640 2.557183 -0.015500 1.375271 -3.708385
wb_dma_ch_sel/always_48/case_1/stmt_1 1.310534 2.270869 -2.484346 -2.368683 -2.177969 -1.555395 4.382818 0.031577 1.342098 0.222198 -1.402165 0.667017 4.680776 -0.339134 -3.688876 -0.966527 5.852240 2.869496 -0.297553 -1.531543
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.460670 -0.743907 -1.114697 0.778871 1.247264 -1.184979 -0.937008 0.045775 0.841019 -0.078322 1.124233 0.794827 -0.618948 -1.640515 1.166157 -1.706296 -2.135146 0.644288 -0.227854 0.257725
assert_wb_dma_ch_arb/input_grant0 2.360739 -0.173476 -1.959586 -1.292690 0.416071 0.289563 -0.510578 4.397503 -2.229755 0.004160 -1.877766 -0.518239 1.271492 1.005714 -0.264460 -1.902997 1.386176 -0.237669 0.547217 -1.437725
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.364166 -0.698911 -1.178690 0.757885 1.266531 -1.159920 -0.946522 0.089982 0.890967 -0.103306 1.141934 0.873663 -0.628052 -1.657227 1.156264 -1.743591 -2.108175 0.689012 -0.157989 0.212820
wb_dma_ch_pri_enc/wire_pri18_out 1.914412 0.610075 -0.929399 -0.396551 1.514412 -0.081305 -1.408519 -1.242911 2.081961 -0.260304 0.728170 2.381350 -0.789467 -2.379911 0.659253 -1.072487 -0.870389 0.392228 1.555723 -0.106365
wb_dma_de/assign_6_adr0_cnt_next -0.968714 -1.492599 -0.241377 -1.033751 0.109448 -0.307670 -0.827557 2.072666 -0.799472 0.949875 -1.768740 -0.471058 -1.278035 -0.497595 2.341818 0.266880 -0.959490 0.181706 -0.982517 -0.822324
wb_dma_ch_rf/reg_ch_err 4.194438 1.465547 -2.266455 -3.072787 0.202508 -0.472561 -2.005544 1.840032 0.742002 -1.292707 0.145023 2.144203 -0.604181 1.243658 -0.710623 -1.370577 0.378877 0.541960 2.575765 -1.217365
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.429214 0.652548 -0.017025 0.056710 0.932493 1.980029 0.147883 0.381213 0.480222 -0.073478 -0.234937 0.421769 -0.471508 -0.931921 -0.356325 1.080391 1.305315 0.257876 0.927577 -2.568835
wb_dma_wb_slv/input_wb_addr_i -4.433453 0.616337 -0.621256 -0.159337 0.912280 -5.378254 0.611313 -0.227279 -0.655363 0.848789 -1.968413 -0.288191 2.010772 -0.005478 1.700544 -3.886923 -1.321180 -1.638997 -2.921615 6.392993
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.483421 -0.745439 -1.176224 0.779290 1.215441 -1.254266 -0.898950 0.030260 0.848648 -0.062369 1.114170 0.849127 -0.613475 -1.657664 1.155368 -1.745471 -2.167614 0.692306 -0.218997 0.264074
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.603603 -0.735886 -1.116175 0.789433 1.199702 -1.278966 -0.859976 0.045942 0.801494 -0.015721 1.090339 0.759597 -0.596695 -1.666663 1.174079 -1.761640 -2.135009 0.684173 -0.321506 0.291616
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.655018 -0.733147 -1.155894 0.825019 1.254786 -1.305551 -0.909694 -0.018469 0.799420 0.006350 1.134619 0.775183 -0.631051 -1.700459 1.173222 -1.776731 -2.185668 0.649349 -0.334172 0.312150
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.477658 0.932187 0.043049 0.094816 1.773463 3.267206 -0.259971 1.782657 -2.598604 0.333857 -3.613368 -0.796770 1.347656 -2.266206 -0.149072 0.853742 0.148150 -1.974460 0.268522 0.502327
