--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,csg324,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Logical resource: DMCinst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: DMCinst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" 
TS_fpga_clk /         0.903157895 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1068 paths analyzed, 175 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.411ns.
--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_9 (SLICE_X82Y69.CIN), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_6 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.268ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.118 - 0.144)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_6 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y68.CQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_6
    SLICE_X83Y68.A3      net (fanout=9)        0.567   Inst_PWM/cnt<6>
    SLICE_X83Y68.A       Tilo                  0.105   N4
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW1
    SLICE_X83Y67.C2      net (fanout=6)        0.695   N4
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.206   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.438ns logic, 1.830ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_2 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.118 - 0.145)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_2 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y67.CQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_2
    SLICE_X85Y67.D1      net (fanout=3)        0.686   Inst_PWM/cnt<2>
    SLICE_X85Y67.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW0
    SLICE_X83Y67.C4      net (fanout=13)       0.505   N2
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.206   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.438ns logic, 1.759ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_9 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.188ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.118 - 0.145)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y67.DQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X85Y67.D2      net (fanout=3)        0.677   Inst_PWM/cnt<3>
    SLICE_X85Y67.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW0
    SLICE_X83Y67.C4      net (fanout=13)       0.505   N2
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.206   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (1.438ns logic, 1.750ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_10 (SLICE_X82Y69.CIN), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_6 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.202ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.118 - 0.144)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_6 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y68.CQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_6
    SLICE_X83Y68.A3      net (fanout=9)        0.567   Inst_PWM/cnt<6>
    SLICE_X83Y68.A       Tilo                  0.105   N4
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW1
    SLICE_X83Y67.C2      net (fanout=6)        0.695   N4
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.140   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.372ns logic, 1.830ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_2 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.131ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.118 - 0.145)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_2 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y67.CQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_2
    SLICE_X85Y67.D1      net (fanout=3)        0.686   Inst_PWM/cnt<2>
    SLICE_X85Y67.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW0
    SLICE_X83Y67.C4      net (fanout=13)       0.505   N2
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.140   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.372ns logic, 1.759ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_10 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.122ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.118 - 0.145)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y67.DQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X85Y67.D2      net (fanout=3)        0.677   Inst_PWM/cnt<3>
    SLICE_X85Y67.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW0
    SLICE_X83Y67.C4      net (fanout=13)       0.505   N2
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.140   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (1.372ns logic, 1.750ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/cnt_8 (SLICE_X82Y69.CIN), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_6 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.184ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.118 - 0.144)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_6 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y68.CQ      Tcko                  0.379   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_6
    SLICE_X83Y68.A3      net (fanout=9)        0.567   Inst_PWM/cnt<6>
    SLICE_X83Y68.A       Tilo                  0.105   N4
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW1
    SLICE_X83Y67.C2      net (fanout=6)        0.695   N4
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.122   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.354ns logic, 1.830ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_2 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.113ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.118 - 0.145)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_2 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y67.CQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_2
    SLICE_X85Y67.D1      net (fanout=3)        0.686   Inst_PWM/cnt<2>
    SLICE_X85Y67.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW0
    SLICE_X83Y67.C4      net (fanout=13)       0.505   N2
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.122   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.354ns logic, 1.759ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/cnt_8 (FF)
  Requirement:          11.072ns
  Data Path Delay:      3.104ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.118 - 0.145)
  Source Clock:         PWMCLKout_OBUF rising at 0.000ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.117ns

  Clock Uncertainty:          0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.222ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_PWM/cnt_3 to Inst_PWM/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y67.DQ      Tcko                  0.379   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X85Y67.D2      net (fanout=3)        0.677   Inst_PWM/cnt<3>
    SLICE_X85Y67.D       Tilo                  0.105   N2
                                                       Inst_PWM/PWMout_PWR_10_o_MUX_2_o<10>_SW0
    SLICE_X83Y67.C4      net (fanout=13)       0.505   N2
    SLICE_X83Y67.C       Tilo                  0.105   Inst_PWM/Mcount_cnt_lut<0>
                                                       Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.A3      net (fanout=1)        0.568   Inst_PWM/Mcount_cnt_lut<0>
    SLICE_X82Y67.COUT    Topcya                0.545   Inst_PWM/cnt<3>
                                                       Inst_PWM/Mcount_cnt_lut<0>_rt
                                                       Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<3>
    SLICE_X82Y68.COUT    Tbyp                  0.098   Inst_PWM/cnt<7>
                                                       Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CIN     net (fanout=1)        0.000   Inst_PWM/Mcount_cnt_cy<7>
    SLICE_X82Y69.CLK     Tcinck                0.122   Inst_PWM/cnt<10>
                                                       Inst_PWM/Mcount_cnt_xor<10>
                                                       Inst_PWM/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.104ns (1.354ns logic, 1.750ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" TS_fpga_clk /
        0.903157895 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_PWM/PWMout (SLICE_X84Y67.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_0 (FF)
  Destination:          Inst_PWM/PWMout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         PWMCLKout_OBUF rising at 11.072ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_0 to Inst_PWM/PWMout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y67.AQ      Tcko                  0.141   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_0
    SLICE_X84Y67.B6      net (fanout=4)        0.128   Inst_PWM/cnt<0>
    SLICE_X84Y67.B       Tilo                  0.045   Inst_PWM/PWMout
                                                       Inst_PWM/_n0025_inv5
    SLICE_X84Y67.C6      net (fanout=1)        0.053   Inst_PWM/_n0025_inv5
    SLICE_X84Y67.CLK     Tah         (-Th)     0.076   Inst_PWM/PWMout
                                                       Inst_PWM/PWMout_rstpot
                                                       Inst_PWM/PWMout
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.110ns logic, 0.181ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_3 (FF)
  Destination:          Inst_PWM/PWMout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         PWMCLKout_OBUF rising at 11.072ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_3 to Inst_PWM/PWMout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y67.DQ      Tcko                  0.141   Inst_PWM/cnt<3>
                                                       Inst_PWM/cnt_3
    SLICE_X84Y67.B4      net (fanout=3)        0.204   Inst_PWM/cnt<3>
    SLICE_X84Y67.B       Tilo                  0.045   Inst_PWM/PWMout
                                                       Inst_PWM/_n0025_inv5
    SLICE_X84Y67.C6      net (fanout=1)        0.053   Inst_PWM/_n0025_inv5
    SLICE_X84Y67.CLK     Tah         (-Th)     0.076   Inst_PWM/PWMout
                                                       Inst_PWM/PWMout_rstpot
                                                       Inst_PWM/PWMout
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.110ns logic, 0.257ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/cnt_4 (FF)
  Destination:          Inst_PWM/PWMout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.079 - 0.064)
  Source Clock:         PWMCLKout_OBUF rising at 11.072ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/cnt_4 to Inst_PWM/PWMout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y68.AQ      Tcko                  0.141   Inst_PWM/cnt<7>
                                                       Inst_PWM/cnt_4
    SLICE_X84Y67.B3      net (fanout=4)        0.232   Inst_PWM/cnt<4>
    SLICE_X84Y67.B       Tilo                  0.045   Inst_PWM/PWMout
                                                       Inst_PWM/_n0025_inv5
    SLICE_X84Y67.C6      net (fanout=1)        0.053   Inst_PWM/_n0025_inv5
    SLICE_X84Y67.CLK     Tah         (-Th)     0.076   Inst_PWM/PWMout
                                                       Inst_PWM/PWMout_rstpot
                                                       Inst_PWM/PWMout
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.110ns logic, 0.285ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/samplevalue_1 (SLICE_X87Y67.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/samplevalue_1 (FF)
  Destination:          Inst_PWM/samplevalue_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMCLKout_OBUF rising at 11.072ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/samplevalue_1 to Inst_PWM/samplevalue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y67.BQ      Tcko                  0.141   Inst_PWM/samplevalue<5>
                                                       Inst_PWM/samplevalue_1
    SLICE_X87Y67.B2      net (fanout=1)        0.218   Inst_PWM/samplevalue<1>
    SLICE_X87Y67.CLK     Tah         (-Th)     0.061   Inst_PWM/samplevalue<5>
                                                       Inst_PWM/samplevalue_1_dpot
                                                       Inst_PWM/samplevalue_1
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.080ns logic, 0.218ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_PWM/samplevalue_7 (SLICE_X87Y66.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_PWM/samplevalue_7 (FF)
  Destination:          Inst_PWM/samplevalue_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PWMCLKout_OBUF rising at 11.072ns
  Destination Clock:    PWMCLKout_OBUF rising at 11.072ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_PWM/samplevalue_7 to Inst_PWM/samplevalue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y66.AQ      Tcko                  0.141   Inst_PWM/samplevalue<9>
                                                       Inst_PWM/samplevalue_7
    SLICE_X87Y66.A4      net (fanout=2)        0.205   Inst_PWM/samplevalue<7>
    SLICE_X87Y66.CLK     Tah         (-Th)     0.046   Inst_PWM/samplevalue<9>
                                                       Inst_PWM/samplevalue_7_dpot
                                                       Inst_PWM/samplevalue_7
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.095ns logic, 0.205ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DMCinst_clkout0 = PERIOD TIMEGRP "DMCinst_clkout0" TS_fpga_clk /
        0.903157895 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.480ns (period - min period limit)
  Period: 11.072ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: DMCinst/clkout1_buf/I0
  Logical resource: DMCinst/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: DMCinst/clkout0
--------------------------------------------------------------------------------
Slack: 10.072ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.072ns
  Low pulse: 5.536ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_PWM/cnt<3>/CLK
  Logical resource: Inst_PWM/cnt_0/CK
  Location pin: SLICE_X82Y67.CLK
  Clock network: PWMCLKout_OBUF
--------------------------------------------------------------------------------
Slack: 10.072ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.072ns
  High pulse: 5.536ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_PWM/cnt<3>/CLK
  Logical resource: Inst_PWM/cnt_0/CK
  Location pin: SLICE_X82Y67.CLK
  Clock network: PWMCLKout_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     10.000ns|      4.000ns|      3.081ns|            0|            0|            0|         1068|
| TS_DMCinst_clkout0            |     11.072ns|      3.411ns|          N/A|            0|            0|         1068|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.411|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1068 paths, 0 nets, and 146 connections

Design statistics:
   Minimum period:   4.000ns{1}   (Maximum frequency: 250.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 13 12:22:37 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



