--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
ordbbr.twr ordbbr.ncd ordbbr.pcf

Design file:              ordbbr.ncd
Physical constraint file: ordbbr.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 44674 paths analyzed, 12495 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.851ns.
--------------------------------------------------------------------------------
Slack:                  0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_4 (FF)
  Destination:          fmul1_in1_r/register_22 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.816ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_4 to fmul1_in1_r/register_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcko                  0.375   shift_i/state<7>
                                                       shift_i/state_4
    SLICE_X43Y35.C1      net (fanout=38)       1.223   shift_i/state<4>
    SLICE_X43Y35.C       Tilo                  0.086   fadd1_out<26>
                                                       mux22/Z<0>1111
    SLICE_X43Y38.A6      net (fanout=32)       0.900   N246
    SLICE_X43Y38.A       Tilo                  0.086   fmul1_in1_r/register<23>
                                                       mux22/Z<22>74
    SLICE_X43Y38.B6      net (fanout=1)        0.117   mux22/Z<22>74
    SLICE_X43Y38.CLK     Tas                   0.029   fmul1_in1_r/register<23>
                                                       mux22/Z<22>120
                                                       fmul1_in1_r/register_22
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.576ns logic, 2.240ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_4 (FF)
  Destination:          fmul1_in1_r/register_25 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.814ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_4 to fmul1_in1_r/register_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcko                  0.375   shift_i/state<7>
                                                       shift_i/state_4
    SLICE_X43Y35.C1      net (fanout=38)       1.223   shift_i/state<4>
    SLICE_X43Y35.C       Tilo                  0.086   fadd1_out<26>
                                                       mux22/Z<0>1111
    SLICE_X41Y37.C5      net (fanout=32)       0.827   N246
    SLICE_X41Y37.C       Tilo                  0.086   fmul1_in1_r/register<25>
                                                       mux22/Z<25>74
    SLICE_X41Y37.D5      net (fanout=1)        0.188   mux22/Z<25>74
    SLICE_X41Y37.CLK     Tas                   0.029   fmul1_in1_r/register<25>
                                                       mux22/Z<25>120
                                                       fmul1_in1_r/register_25
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.576ns logic, 2.238ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fmul1/xilinx_fmul_i/blk00000003/blk00000060 (FF)
  Destination:          r18/SR[13].shift_i/Mshreg_state_1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.813ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fmul1/xilinx_fmul_i/blk00000003/blk00000060 to r18/SR[13].shift_i/Mshreg_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y22.BQ      Tcko                  0.375   fmul1_out<15>
                                                       fmul1/xilinx_fmul_i/blk00000003/blk00000060
    SLICE_X28Y40.AI      net (fanout=8)        2.169   fmul1_out<13>
    SLICE_X28Y40.CLK     Tds                   0.269   r18/SR[24].shift_i/state<1>
                                                       r18/SR[13].shift_i/Mshreg_state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (0.644ns logic, 2.169ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_63 (FF)
  Destination:          fadd1_in0_r/register_21 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_63 to fadd1_in0_r/register_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<63>
                                                       FSM/SR[0].shiftCtl_i/state_63
    SLICE_X18Y32.B5      net (fanout=66)       1.248   FSM/SR[0].shiftCtl_i/state<63>
    SLICE_X18Y32.B       Tilo                  0.086   mux36/Z<19>18
                                                       mux36/Z<21>39
    SLICE_X23Y32.C3      net (fanout=1)        1.029   mux36/Z<21>39
    SLICE_X23Y32.CLK     Tas                   0.030   fadd1_in0_r/register<22>
                                                       mux36/Z<21>141
                                                       fadd1_in0_r/register_21
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (0.512ns logic, 2.277ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_54 (FF)
  Destination:          fmul1_in0_r/register_6 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.780ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_54 to fmul1_in0_r/register_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.CQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<55>
                                                       FSM/SR[0].shiftCtl_i/state_54
    SLICE_X51Y30.C6      net (fanout=67)       1.302   FSM/SR[0].shiftCtl_i/state<54>
    SLICE_X51Y30.C       Tilo                  0.086   rst_shift24
                                                       mux12/Z<6>39
    SLICE_X53Y31.B3      net (fanout=1)        0.715   mux12/Z<6>39
    SLICE_X53Y31.B       Tilo                  0.086   fmul1_in0_r/register<7>
                                                       mux12/Z<6>76
    SLICE_X53Y31.A5      net (fanout=1)        0.188   mux12/Z<6>76
    SLICE_X53Y31.CLK     Tas                   0.028   fmul1_in0_r/register<7>
                                                       mux12/Z<6>144
                                                       fmul1_in0_r/register_6
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (0.575ns logic, 2.205ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_76 (FF)
  Destination:          fmul1_in0_r/register_6 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.779ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_76 to fmul1_in0_r/register_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y33.AQ      Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<79>
                                                       FSM/SR[0].shiftCtl_i/state_76
    SLICE_X49Y35.D6      net (fanout=68)       1.052   FSM/SR[0].shiftCtl_i/state<76>
    SLICE_X49Y35.D       Tilo                  0.086   fmul1_out<31>
                                                       mux12/Z<0>41
    SLICE_X53Y31.A1      net (fanout=32)       1.217   N208
    SLICE_X53Y31.CLK     Tas                   0.028   fmul1_in0_r/register<7>
                                                       mux12/Z<6>144
                                                       fmul1_in0_r/register_6
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.510ns logic, 2.269ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_13 (FF)
  Destination:          fdiv1_in1_r/register_13 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.779ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_13 to fdiv1_in1_r/register_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.DQ      Tcko                  0.375   shift_i/state<13>
                                                       shift_i/state_13
    SLICE_X34Y33.A5      net (fanout=39)       1.029   shift_i/state<13>
    SLICE_X34Y33.A       Tilo                  0.086   r17/register<15>
                                                       mux26/Z<0>31
    SLICE_X33Y28.C4      net (fanout=31)       1.259   N215
    SLICE_X33Y28.CLK     Tas                   0.030   fdiv1_in1_r/register<13>
                                                       mux26/Z<13>
                                                       fdiv1_in1_r/register_13
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.491ns logic, 2.288ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_62 (FF)
  Destination:          fadd1_in1_r/register_28 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.776ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_62 to fadd1_in1_r/register_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.CQ      Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<63>
                                                       FSM/SR[0].shiftCtl_i/state_62
    SLICE_X22Y27.C2      net (fanout=85)       1.361   FSM/SR[0].shiftCtl_i/state<62>
    SLICE_X22Y27.C       Tilo                  0.086   N422
                                                       mux40/Z<0>11
    SLICE_X23Y31.A3      net (fanout=32)       0.905   N11
    SLICE_X23Y31.CLK     Tas                   0.028   fadd1_in1_r/register<30>
                                                       mux40/Z<28>
                                                       fadd1_in1_r/register_28
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (0.510ns logic, 2.266ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_62 (FF)
  Destination:          fadd1_in1_r/register_29 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_62 to fadd1_in1_r/register_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.CQ      Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<63>
                                                       FSM/SR[0].shiftCtl_i/state_62
    SLICE_X22Y27.C2      net (fanout=85)       1.361   FSM/SR[0].shiftCtl_i/state<62>
    SLICE_X22Y27.C       Tilo                  0.086   N422
                                                       mux40/Z<0>11
    SLICE_X23Y31.B3      net (fanout=32)       0.903   N11
    SLICE_X23Y31.CLK     Tas                   0.029   fadd1_in1_r/register<30>
                                                       mux40/Z<29>
                                                       fadd1_in1_r/register_29
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.511ns logic, 2.264ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_54 (FF)
  Destination:          fmul1_in0_r/register_1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.761ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_54 to fmul1_in0_r/register_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.CQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<55>
                                                       FSM/SR[0].shiftCtl_i/state_54
    SLICE_X51Y29.A5      net (fanout=67)       1.507   FSM/SR[0].shiftCtl_i/state<54>
    SLICE_X51Y29.A       Tilo                  0.086   run
                                                       mux12/Z<1>39
    SLICE_X49Y31.D4      net (fanout=1)        0.558   mux12/Z<1>39
    SLICE_X49Y31.D       Tilo                  0.086   fmul1_in0_r/register<1>
                                                       mux12/Z<1>76
    SLICE_X49Y31.C6      net (fanout=1)        0.119   mux12/Z<1>76
    SLICE_X49Y31.CLK     Tas                   0.030   fmul1_in0_r/register<1>
                                                       mux12/Z<1>144
                                                       fmul1_in0_r/register_1
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.577ns logic, 2.184ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_79 (FF)
  Destination:          fadd1_in1_r/register_2 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.760ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_79 to fadd1_in1_r/register_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y33.DQ      Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<79>
                                                       FSM/SR[0].shiftCtl_i/state_79
    SLICE_X25Y31.A6      net (fanout=67)       1.302   FSM/SR[0].shiftCtl_i/state<79>
    SLICE_X25Y31.A       Tilo                  0.086   N348
                                                       mux40/Z<2>_SW0
    SLICE_X22Y28.C2      net (fanout=1)        0.946   N390
    SLICE_X22Y28.CLK     Tas                   0.030   fadd1_in1_r/register<3>
                                                       mux40/Z<2>
                                                       fadd1_in1_r/register_2
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (0.512ns logic, 2.248ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_79 (FF)
  Destination:          fadd1_in1_r/register_31 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.754ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_79 to fadd1_in1_r/register_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y33.DQ      Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<79>
                                                       FSM/SR[0].shiftCtl_i/state_79
    SLICE_X25Y31.C5      net (fanout=67)       1.237   FSM/SR[0].shiftCtl_i/state<79>
    SLICE_X25Y31.C       Tilo                  0.086   N348
                                                       mux40/Z<31>_SW0_SW2
    SLICE_X25Y31.D5      net (fanout=1)        0.188   N496
    SLICE_X25Y31.D       Tilo                  0.086   N348
                                                       mux40/Z<31>_SW0
    SLICE_X22Y29.B5      net (fanout=1)        0.732   N348
    SLICE_X22Y29.CLK     Tas                   0.029   fadd1_in1_r/register<31>
                                                       mux40/Z<31>
                                                       fadd1_in1_r/register_31
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (0.597ns logic, 2.157ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_11 (FF)
  Destination:          fmul1_in0_r/register_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_11 to fmul1_in0_r/register_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.DQ      Tcko                  0.375   shift_i/state<11>
                                                       shift_i/state_11
    SLICE_X46Y36.C4      net (fanout=69)       0.879   shift_i/state<11>
    SLICE_X46Y36.C       Tilo                  0.086   r5/SR[21].shift_i/state<0>
                                                       mux12/Z<0>131
    SLICE_X50Y31.D3      net (fanout=32)       1.162   N216
    SLICE_X50Y31.D       Tilo                  0.086   fmul1_in0_r/register<3>
                                                       mux12/Z<3>76
    SLICE_X50Y31.C6      net (fanout=1)        0.133   mux12/Z<3>76
    SLICE_X50Y31.CLK     Tas                   0.030   fmul1_in0_r/register<3>
                                                       mux12/Z<3>144
                                                       fmul1_in0_r/register_3
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.577ns logic, 2.174ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_11 (FF)
  Destination:          fmul1_in0_r/register_7 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_11 to fmul1_in0_r/register_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.DQ      Tcko                  0.375   shift_i/state<11>
                                                       shift_i/state_11
    SLICE_X46Y36.C4      net (fanout=69)       0.879   shift_i/state<11>
    SLICE_X46Y36.C       Tilo                  0.086   r5/SR[21].shift_i/state<0>
                                                       mux12/Z<0>131
    SLICE_X53Y31.D5      net (fanout=32)       1.176   N216
    SLICE_X53Y31.D       Tilo                  0.086   fmul1_in0_r/register<7>
                                                       mux12/Z<7>76
    SLICE_X53Y31.C6      net (fanout=1)        0.119   mux12/Z<7>76
    SLICE_X53Y31.CLK     Tas                   0.030   fmul1_in0_r/register<7>
                                                       mux12/Z<7>144
                                                       fmul1_in0_r/register_7
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.577ns logic, 2.174ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_6 (FF)
  Destination:          fdiv1_in1_r/register_13 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_6 to fdiv1_in1_r/register_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.CQ      Tcko                  0.375   shift_i/state<7>
                                                       shift_i/state_6
    SLICE_X34Y33.A4      net (fanout=38)       1.001   shift_i/state<6>
    SLICE_X34Y33.A       Tilo                  0.086   r17/register<15>
                                                       mux26/Z<0>31
    SLICE_X33Y28.C4      net (fanout=31)       1.259   N215
    SLICE_X33Y28.CLK     Tas                   0.030   fdiv1_in1_r/register<13>
                                                       mux26/Z<13>
                                                       fdiv1_in1_r/register_13
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.491ns logic, 2.260ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_13 (FF)
  Destination:          r8/SR[16].shift_i/Mshreg_state_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_13 to r8/SR[16].shift_i/Mshreg_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.DQ      Tcko                  0.375   shift_i/state<13>
                                                       shift_i/state_13
    SLICE_X50Y40.B6      net (fanout=39)       0.518   shift_i/state<13>
    SLICE_X50Y40.B       Tilo                  0.086   r5/SR[30].shift_i/state<0>
                                                       r8_wen1
    SLICE_X52Y28.CE      net (fanout=35)       1.503   r8_wen
    SLICE_X52Y28.CLK     Tceck                 0.268   r8/SR[16].shift_i/state<3>
                                                       r8/SR[16].shift_i/Mshreg_state_3
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (0.729ns logic, 2.021ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_68 (FF)
  Destination:          r19/SR[24].shift_i/Mshreg_state_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_68 to r19/SR[24].shift_i/Mshreg_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y27.AQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<75>
                                                       FSM/SR[0].shiftCtl_i/state_68
    SLICE_X43Y26.D6      net (fanout=2)        0.382   FSM/SR[0].shiftCtl_i/state<68>
    SLICE_X43Y26.D       Tilo                  0.086   r19_wen
                                                       r19_wen1
    SLICE_X60Y35.CE      net (fanout=18)       1.638   r19_wen
    SLICE_X60Y35.CLK     Tceck                 0.268   r19/SR[24].shift_i/state<3>
                                                       r19/SR[24].shift_i/Mshreg_state_3
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.729ns logic, 2.020ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_8 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.747ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_8 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y27.CQ      Tcko                  0.375   fdiv1_in0_r/register<10>
                                                       fdiv1_in0_r/register_8
    SLICE_X19Y14.AX      net (fanout=3)        1.673   fdiv1_in0_r/register<8>
    SLICE_X19Y14.COUT    Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X19Y15.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X19Y16.COUT    Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X19Y17.CLK     Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.074ns logic, 1.673ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_109 (FF)
  Destination:          fadd1_in1_r/register_0 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.740ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_109 to fadd1_in1_r/register_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y31.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<109>
                                                       FSM/SR[0].shiftCtl_i/state_109
    SLICE_X22Y31.C5      net (fanout=70)       1.077   FSM/SR[0].shiftCtl_i/state<109>
    SLICE_X22Y31.C       Tilo                  0.086   N386
                                                       mux40/Z<0>_SW1
    SLICE_X22Y28.A3      net (fanout=1)        1.174   N468
    SLICE_X22Y28.CLK     Tas                   0.028   fadd1_in1_r/register<3>
                                                       mux40/Z<0>
                                                       fadd1_in1_r/register_0
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.489ns logic, 2.251ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_109 (FF)
  Destination:          fadd1_in1_r/register_28 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_109 to fadd1_in1_r/register_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y31.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<109>
                                                       FSM/SR[0].shiftCtl_i/state_109
    SLICE_X22Y27.C4      net (fanout=70)       1.340   FSM/SR[0].shiftCtl_i/state<109>
    SLICE_X22Y27.C       Tilo                  0.086   N422
                                                       mux40/Z<0>11
    SLICE_X23Y31.A3      net (fanout=32)       0.905   N11
    SLICE_X23Y31.CLK     Tas                   0.028   fadd1_in1_r/register<30>
                                                       mux40/Z<28>
                                                       fadd1_in1_r/register_28
    -------------------------------------------------  ---------------------------
    Total                                      2.734ns (0.489ns logic, 2.245ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X0Y6.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X0Y7.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X0Y8.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X1Y8.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d68/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d93/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d68/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d93/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r18/SR[5].shift_i/state<1>/CLK
  Logical resource: r18/SR[5].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r18/SR[5].shift_i/state<1>/CLK
  Logical resource: r18/SR[5].shift_i/Mshreg_state_1/CLK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d91/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d71/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d91/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d71/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d91/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d75/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d91/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d75/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d91/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d77/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d91/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d77/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8b/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d73/CLK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_0 (FF)
  Destination:          ordbbr_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_0 to ordbbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.396   ordbbr_fdiv1_out<3>
                                                       ordbbr_fdiv1_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_2 (FF)
  Destination:          ordbbr_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_2 to ordbbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.396   ordbbr_fdiv1_out<3>
                                                       ordbbr_fdiv1_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_1 (FF)
  Destination:          ordbbr_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_1 to ordbbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.396   ordbbr_fdiv1_out<3>
                                                       ordbbr_fdiv1_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordbbr_fdiv1_out_3 (FF)
  Destination:          ordbbr_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_3 to ordbbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.396   ordbbr_fdiv1_out<3>
                                                       ordbbr_fdiv1_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_23 (FF)
  Destination:          ordbbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_23 to ordbbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.DQ      Tcko                  0.375   ordbbr_fdiv1_out<23>
                                                       ordbbr_fdiv1_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_30 (FF)
  Destination:          ordbbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_30 to ordbbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.CQ      Tcko                  0.375   ordbbr_fdiv1_out<31>
                                                       ordbbr_fdiv1_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_29 (FF)
  Destination:          ordbbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_29 to ordbbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.BQ      Tcko                  0.375   ordbbr_fdiv1_out<31>
                                                       ordbbr_fdiv1_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_21 (FF)
  Destination:          ordbbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_21 to ordbbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.BQ      Tcko                  0.375   ordbbr_fdiv1_out<23>
                                                       ordbbr_fdiv1_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_27 (FF)
  Destination:          ordbbr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_27 to ordbbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.DQ      Tcko                  0.375   ordbbr_fdiv1_out<27>
                                                       ordbbr_fdiv1_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_31 (FF)
  Destination:          ordbbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_31 to ordbbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.DQ      Tcko                  0.375   ordbbr_fdiv1_out<31>
                                                       ordbbr_fdiv1_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_15 (FF)
  Destination:          ordbbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_15 to ordbbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.DQ      Tcko                  0.375   ordbbr_fdiv1_out<15>
                                                       ordbbr_fdiv1_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_13 (FF)
  Destination:          ordbbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_13 to ordbbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.375   ordbbr_fdiv1_out<15>
                                                       ordbbr_fdiv1_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_11 (FF)
  Destination:          ordbbr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_11 to ordbbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.DQ      Tcko                  0.375   ordbbr_fdiv1_out<11>
                                                       ordbbr_fdiv1_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_9 (FF)
  Destination:          ordbbr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_9 to ordbbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.375   ordbbr_fdiv1_out<11>
                                                       ordbbr_fdiv1_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_25 (FF)
  Destination:          ordbbr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_25 to ordbbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.BQ      Tcko                  0.375   ordbbr_fdiv1_out<27>
                                                       ordbbr_fdiv1_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_28 (FF)
  Destination:          ordbbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_28 to ordbbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.AQ      Tcko                  0.375   ordbbr_fdiv1_out<31>
                                                       ordbbr_fdiv1_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_26 (FF)
  Destination:          ordbbr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_26 to ordbbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.CQ      Tcko                  0.375   ordbbr_fdiv1_out<27>
                                                       ordbbr_fdiv1_out_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_7 (FF)
  Destination:          ordbbr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_7 to ordbbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.DQ      Tcko                  0.375   ordbbr_fdiv1_out<7>
                                                       ordbbr_fdiv1_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_24 (FF)
  Destination:          ordbbr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_24 to ordbbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.375   ordbbr_fdiv1_out<27>
                                                       ordbbr_fdiv1_out_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_6 (FF)
  Destination:          ordbbr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_6 to ordbbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.CQ      Tcko                  0.375   ordbbr_fdiv1_out<7>
                                                       ordbbr_fdiv1_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_14 (FF)
  Destination:          ordbbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_14 to ordbbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.375   ordbbr_fdiv1_out<15>
                                                       ordbbr_fdiv1_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_5 (FF)
  Destination:          ordbbr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_5 to ordbbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.BQ      Tcko                  0.375   ordbbr_fdiv1_out<7>
                                                       ordbbr_fdiv1_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_12 (FF)
  Destination:          ordbbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_12 to ordbbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.375   ordbbr_fdiv1_out<15>
                                                       ordbbr_fdiv1_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_4 (FF)
  Destination:          ordbbr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_4 to ordbbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.375   ordbbr_fdiv1_out<7>
                                                       ordbbr_fdiv1_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_10 (FF)
  Destination:          ordbbr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_10 to ordbbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.375   ordbbr_fdiv1_out<11>
                                                       ordbbr_fdiv1_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_rdy_0 (FF)
  Destination:          ordbbr_fdiv1_out_rdy<0>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_rdy_0 to ordbbr_fdiv1_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y19.AQ      Tcko                  0.375   ordbbr_fdiv1_out_rdy<0>
                                                       ordbbr_fdiv1_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_8 (FF)
  Destination:          ordbbr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_8 to ordbbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.375   ordbbr_fdiv1_out<11>
                                                       ordbbr_fdiv1_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_19 (FF)
  Destination:          ordbbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_19 to ordbbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.DQ      Tcko                  0.375   ordbbr_fdiv1_out<19>
                                                       ordbbr_fdiv1_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_22 (FF)
  Destination:          ordbbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_22 to ordbbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.CQ      Tcko                  0.375   ordbbr_fdiv1_out<23>
                                                       ordbbr_fdiv1_out_22
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_18 (FF)
  Destination:          ordbbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_18 to ordbbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.CQ      Tcko                  0.375   ordbbr_fdiv1_out<19>
                                                       ordbbr_fdiv1_out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_20 (FF)
  Destination:          ordbbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_20 to ordbbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.375   ordbbr_fdiv1_out<23>
                                                       ordbbr_fdiv1_out_20
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_17 (FF)
  Destination:          ordbbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_17 to ordbbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.BQ      Tcko                  0.375   ordbbr_fdiv1_out<19>
                                                       ordbbr_fdiv1_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_fdiv1_out_16 (FF)
  Destination:          ordbbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_fdiv1_out_16 to ordbbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.AQ      Tcko                  0.375   ordbbr_fdiv1_out<19>
                                                       ordbbr_fdiv1_out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44707 paths, 0 nets, and 11394 connections

Design statistics:
   Minimum period:   2.851ns{1}   (Maximum frequency: 350.754MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 23 20:08:18 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 793 MB



