{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603028911267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603028911280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 15:48:30 2020 " "Processing started: Sun Oct 18 15:48:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603028911280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603028911280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603028911281 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603028911575 ""}
{ "Info" "0" "" "Project  = pipemult" {  } {  } 0 0 "Project  = pipemult" 0 0 "Fitter" 0 0 1603028911577 ""}
{ "Info" "0" "" "Revision = pipemult2" {  } {  } 0 0 "Revision = pipemult2" 0 0 "Fitter" 0 0 1603028911577 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1603028912153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603028912156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603028912157 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult2 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"pipemult2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603028912192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603028912261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603028912261 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603028912495 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603028912568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603028912568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603028912568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603028912568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603028912568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603028912568 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603028912568 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2058 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603028912576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2060 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603028912576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2062 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603028912576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2064 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603028912576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603028912576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603028912576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603028912576 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2072 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603028912576 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603028912576 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603028912578 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603028912578 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603028912578 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603028912578 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603028912584 ""}
{ "Error" "EFIOMGR_TOO_MANY_IOS_IN_IO_BANK" "37 8 36 " "Too many I/O pins (37) assigned in I/O bank 8 - no more than 36 I/O pins are allowed in the I/O bank" { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[31\] " "Pin A\[31\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[30\] " "Pin A\[30\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[28\] " "Pin A\[28\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 132 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[26\] " "Pin A\[26\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 134 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[24\] " "Pin A\[24\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[22\] " "Pin A\[22\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[20\] " "Pin A\[20\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[18\] " "Pin A\[18\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[16\] " "Pin A\[16\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[14\] " "Pin A\[14\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[12\] " "Pin A\[12\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[10\] " "Pin A\[10\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[8\] " "Pin A\[8\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[6\] " "Pin A\[6\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[4\] " "Pin A\[4\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[3\] " "Pin A\[3\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[2\] " "Pin A\[2\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[0\] " "Pin A\[0\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[1\] " "Pin A\[1\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[5\] " "Pin A\[5\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[7\] " "Pin A\[7\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[9\] " "Pin A\[9\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[11\] " "Pin A\[11\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 149 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[13\] " "Pin A\[13\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[15\] " "Pin A\[15\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[17\] " "Pin A\[17\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[19\] " "Pin A\[19\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[21\] " "Pin A\[21\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[23\] " "Pin A\[23\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[25\] " "Pin A\[25\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 135 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[27\] " "Pin A\[27\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[29\] " "Pin A\[29\]" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "reset_n " "Pin reset_n" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 -24 144 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_CONFIG_SEL~ " "Pin ~ALTERA_CONFIG_SEL~" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCONFIG~ " "Pin ~ALTERA_nCONFIG~" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nSTATUS~ " "Pin ~ALTERA_nSTATUS~" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1603028913100 ""}  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } { 0 "A\[30\]" } { 0 "A\[28\]" } { 0 "A\[26\]" } { 0 "A\[24\]" } { 0 "A\[22\]" } { 0 "A\[20\]" } { 0 "A\[18\]" } { 0 "A\[16\]" } { 0 "A\[14\]" } { 0 "A\[12\]" } { 0 "A\[10\]" } { 0 "A\[8\]" } { 0 "A\[6\]" } { 0 "A\[4\]" } { 0 "A\[3\]" } { 0 "A\[2\]" } { 0 "A\[0\]" } { 0 "A\[1\]" } { 0 "A\[5\]" } { 0 "A\[7\]" } { 0 "A\[9\]" } { 0 "A\[11\]" } { 0 "A\[13\]" } { 0 "A\[15\]" } { 0 "A\[17\]" } { 0 "A\[19\]" } { 0 "A\[21\]" } { 0 "A\[23\]" } { 0 "A\[25\]" } { 0 "A\[27\]" } { 0 "A\[29\]" } { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 130 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 132 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 134 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 136 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 138 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 140 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 144 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 146 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 150 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 157 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 160 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 151 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 149 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 147 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 145 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 143 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 141 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 139 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 135 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 133 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 131 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2066 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2068 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2070 14176 15139 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 -24 144 912 "reset_n" "" } } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } }  } 0 169025 "Too many I/O pins (%1!d!) assigned in I/O bank %2!s! - no more than %3!d! I/O pins are allowed in the I/O bank" 0 0 "Fitter" 0 -1 1603028913100 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603028913111 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1603028914299 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1603028914340 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk1 3.3-V LVCMOS N14 " "Pin clk1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clk1 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603028914348 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVCMOS D9 " "Pin reset_n uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 -24 144 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj/pipemultQP16-1M4V4/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603028914348 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1603028914348 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1603028914348 ""}
{ "Error" "EQEXE_ERROR_COUNT" "I/O Assignment Analysis 2 s 6 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603028914638 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 18 15:48:34 2020 " "Processing ended: Sun Oct 18 15:48:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603028914638 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603028914638 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603028914638 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603028914638 ""}
