## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26     | 25   | 24   | 23   | 22     | 21   | 20   | 19   | 18     | 17   | 16   |
|--------|------|-------|------|------|-------|--------|------|------|------|--------|------|------|------|--------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |        |      |      | 0    | ENCIE  | 0    |      | 0    | ENCIE  |      | 0    |
| W      |      | 8     |      |      |       | 9      |      |      |      | 10     |      |      |      | 11     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10     | 9    | 8    | 7    | 6      | 5    | 4    | 3    | 2      | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | Reserv |      | 0    | 0    | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | 12    |      |      |       | ed     |      |      |      | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8  | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                         |
| 27 -       | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled. |
| 25-24 -    | Reserved                                                                                                                                                                                                                         |
| 23 -       | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification                                                                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled.                                                                 |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 -       | Reserved                                                                                                                                                                                                                             |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6          | Reserved                                                                                                                                                                                                                             |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.9.4 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 |      | NCE1 |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22      | NCE2                                                                                                                                                                                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE2    | Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected.      |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12   | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                                                                                                                    |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                      |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2       | NCE7                                                                                                                                                                                                                                                                          |
| NCE7    | Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                      |

## 66.9.5 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    |      | SBC9 | NCE9 |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C  | W1C  |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | 0    | 0    | 0    | 0    |       | 0     | 0    | 0    |       | 0     | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |       |       |      |      |       |       |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC8                                 |
| SBC8    | Memory 8 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                            |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                                                                       |
| 30 NCE8  | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9  | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected. |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                            |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                         |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event                                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected.                                             |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 11-8    | Reserved   |
| -       |            |
| 7-4     | Reserved   |
| -       |            |
| 3-0     | Reserved   |
| -       |            |

## 66.9.6 ERM Memory a Error Address Register (EAR0 - EAR12)

## Offset

For a = 0 to 12:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.9.7 ERM Memory a Syndrome Register (SYN0 - SYN12)

## Offset

For a = 0 to 12:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

## 66.9.8 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 - CORR\_ERR\_CNT12)

## Offset

| Register      | Offset   |
|---------------|----------|
| CORR_ERR_CNT0 | 108h     |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-8    | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 7-0     | Memory n Correctable Error Count                                                                                                                                                                                                                                                                                                                                                                                 |
| COUNT   | For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.10 ERM\_PFE10 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.10.1 ERM\_PFE10 memory map

ERM\_PFE10 base address: 4403\_E000h

| Offset   | Register                                   |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)         |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)         |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0) |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6) |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                    |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                         |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7) |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                    |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |

## 66.10.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       | 0    |      | 0      | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification                                                                                                                                                                    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled.                                                               |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                         |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6 ENCIE6 | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -    | Reserved                                                                                                                                                                                                                         |
| 3 -      | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7 | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0 -    | Reserved                                                                                                                                                                                                                         |

## 66.10.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27   | 26     | 25   | 24   | 23   | 22     | 21   | 20   | 19   | 18     | 17   | 16   |
|--------|------|-------|------|------|------|--------|------|------|------|--------|------|------|------|--------|------|------|
| R      | 0    | ENCIE | 0    |      | 0    | ENCIE  |      | 0    | 0    | ENCIE  | 0    |      | 0    | ENCIE  | 0    |      |
| W      |      | 8     |      |      |      | 9      |      |      |      | 10     |      |      |      | 11     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11   | 10     | 9    | 8    | 7    | 6      | 5    | 4    | 3    | 2      | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0    | Reserv |      | 0    | 0    | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | 12    |      |      |      | ed     |      |      |      | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE8  | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled.     |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 -       | Reserved                                                                                                                                                                                                                             |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 -        | Reserved                                                                                                                                                                                                                             |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 -        | Reserved                                                                                                                                                                                                                             |
| 1-0 -      | Reserved                                                                                                                                                                                                                             |

## 66.10.4 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 |      | 0    |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27      | SBC1                                                                                                                                                                                                                                                                               |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC1    | Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                                 |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected. |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected.                                           |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2 NCE7  | NCE7 Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.10.5 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9 |      |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C  |      |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |      | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |       |       |      |      |       |       |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC8 | SBC8 Memory 8 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                             |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9 | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9 | NCE9 Memory 9 Non-Correctable Error Event                                                                                                                                                                                                                                           |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected.                                                |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                              |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11-8 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 7-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3-0 -    | Reserved                                                                                                                                                                                                                                                                                 |

## 66.10.6 ERM Memory a Error Address Register (EAR0 - EAR12)

## Offset

For a = 0 to 12:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.10.7 ERM Memory a Syndrome Register (SYN0 - SYN12)

## Offset

For a = 0 to 12:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

## 66.10.8 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 - CORR\_ERR\_CNT12)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |

Error Reporting Module (ERM)

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.11 ERM\_PFE11 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.

Error Reporting Module (ERM)

Error Reporting Module (ERM)

- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.11.1 ERM\_PFE11 memory map

ERM\_PFE11 base address: 4403\_F000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 150h     | ERM Memory 5 Error Address Register (EAR5)                      |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                           |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5)   |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                      |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                           |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |
| 210h     | ERM Memory 17 Error Address Register (EAR17)                    |                32 | R        | 0000_0000h    |
| 214h     | ERM Memory 17 Syndrome Register (SYN17)                         |                32 | R        | 0000_0000h    |
| 218h     | ERM Memory 17 Correctable Error Count Register (CORR_ERR_CNT17) |                32 | RW       | 0000_0000h    |
| 220h     | ERM Memory 18 Error Address Register (EAR18)                    |                32 | R        | 0000_0000h    |
| 224h     | ERM Memory 18 Syndrome Register (SYN18)                         |                32 | R        | 0000_0000h    |
| 228h     | ERM Memory 18 Correctable Error Count Register (CORR_ERR_CNT18) |                32 | RW       | 0000_0000h    |
| 230h     | ERM Memory 19 Error Address Register (EAR19)                    |                32 | R        | 0000_0000h    |
| 234h     | ERM Memory 19 Syndrome Register (SYN19)                         |                32 | R        | 0000_0000h    |
| 238h     | ERM Memory 19 Correctable Error Count Register (CORR_ERR_CNT19) |                32 | RW       | 0000_0000h    |
| 240h     | ERM Memory 20 Error Address Register (EAR20)                    |                32 | R        | 0000_0000h    |
| 244h     | ERM Memory 20 Syndrome Register (SYN20)                         |                32 | R        | 0000_0000h    |
| 248h     | ERM Memory 20 Correctable Error Count Register (CORR_ERR_CNT20) |                32 | RW       | 0000_0000h    |
| 250h     | ERM Memory 21 Error Address Register (EAR21)                    |                32 | R        | 0000_0000h    |
| 254h     | ERM Memory 21 Syndrome Register (SYN21)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 258h     | ERM Memory 21 Correctable Error Count Register (CORR_ERR_CNT21) |                32 | RW       | 0000_0000h    |
| 260h     | ERM Memory 22 Error Address Register (EAR22)                    |                32 | R        | 0000_0000h    |
| 264h     | ERM Memory 22 Syndrome Register (SYN22)                         |                32 | R        | 0000_0000h    |
| 268h     | ERM Memory 22 Correctable Error Count Register (CORR_ERR_CNT22) |                32 | RW       | 0000_0000h    |
| 270h     | ERM Memory 23 Error Address Register (EAR23)                    |                32 | R        | 0000_0000h    |
| 274h     | ERM Memory 23 Syndrome Register (SYN23)                         |                32 | R        | 0000_0000h    |
| 278h     | ERM Memory 23 Correctable Error Count Register (CORR_ERR_CNT23) |                32 | RW       | 0000_0000h    |

## 66.11.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27   | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0      | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 0     |      |      |      | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11   | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 4     |      |      |      | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification                                                                                                                                                                    |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0     | Reserved                                                                                                                                                           |

## 66.11.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 8     |      |      |       | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    |      | 0     | ENCIE |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |       | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                          |
|---------|-----------------------------------------------------------------------------------|
| 31      | Reserved                                                                          |
| -       |                                                                                   |
| 30      | ENCIE8                                                                            |
| ENCIE8  | Enable Memory 8 Non-Correctable Interrupt Notification                            |
|         | 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. |
|         | 1b - Interrupt notification of Memory 8 non-correctable error events is enabled.  |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification                                                                                                                                                                      |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled.                                                                 |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0 -      | Reserved                                                                                                                                                                                                                             |

## 66.11.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31     | 30    | 29   | 28   | 27     | 26    | 25   | 24   | 23        | 22    | 21   | 20   | 19     | 18       | 17   | 16   |
|--------|--------|-------|------|------|--------|-------|------|------|-----------|-------|------|------|--------|----------|------|------|
| R      | Reserv | ENCIE | 0    | 0    | Reserv | ENCIE | 0    | 0    | Reserv ed | ENCIE | 0    | 0    | Reserv | ENCIE 19 | 0    | 0    |
| W      | ed     | 16    |      |      | ed     | 17    |      |      |           | 18    |      |      | ed     |          |      |      |
| Reset  | 0      | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0         | 0     | 0    | 0    | 0      | 0        | 0    | 0    |
| Bits   | 15     | 14    | 13   | 12   | 11     | 10    | 9    | 8    | 7         | 6     | 5    | 4    | 3      | 2        | 1    | 0    |
| R      | Reserv | ENCIE | 0    | 0    | 0      | ENCIE | 0    | 0    | 0         | ENCIE | 0    | 0    | 0      | ENCIE    | 0    | 0    |
| W      | ed     | 20    |      |      |        | 21    |      |      |           | 22    |      |      |        | 23       |      |      |
| Reset  | 0      | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0         | 0     | 0    | 0    | 0      | 0        | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE16 | ENCIE16 Enable Memory 16 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. 1b - Interrupt notification of Memory 16 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE17 | ENCIE17 Enable Memory 17 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 17 non-correctable error events is disabled.                                                                                   |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 1b - Interrupt notification of Memory 17 non-correctable error events is enabled.                                                                                                                                                    |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE18 | ENCIE18 Enable Memory 18 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 18 non-correctable error events is disabled. 1b - Interrupt notification of Memory 18 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE19 | ENCIE19 Enable Memory 19 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 19 non-correctable error events is disabled. 1b - Interrupt notification of Memory 19 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE20 | ENCIE20 Enable Memory 20 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 20 non-correctable error events is disabled. 1b - Interrupt notification of Memory 20 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10         | ENCIE21                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                             |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ENCIE21   | Enable Memory 21 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 21 non-correctable error events is disabled. 1b - Interrupt notification of Memory 21 non-correctable error events is enabled.         |
| 9-8 -     | Reserved                                                                                                                                                                                                                             |
| 7 -       | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE22 | ENCIE22 Enable Memory 22 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 22 non-correctable error events is disabled. 1b - Interrupt notification of Memory 22 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                             |
| 3 -       | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE23 | ENCIE23 Enable Memory 23 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 23 non-correctable error events is disabled. 1b - Interrupt notification of Memory 23 non-correctable error events is enabled. |
| 1-0 -     | Reserved                                                                                                                                                                                                                             |

## 66.11.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled.                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected.                                                                                                                                                                   |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected. |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15      | SBC4 Memory 4 Single-Bit Correction Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC4    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                                                                      |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected.                                           |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2 NCE7  | NCE7 Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.11.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 |      | 0    |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC8 | SBC8 Memory 8 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                             |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9 | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9 | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled.                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected.                                                                                                                                                                         |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                              |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15       | SBC12 Memory 12 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC12    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                                                                          |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11 SBC13 | SBC13 Memory 13 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                              |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                 |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected.                                             |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15 | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15 | NCE15 Memory 15 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                                 |

## 66.11.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC16 | NCE16 | 0    |      | SBC17 | NCE17 | 0    |      | SBC18 | NCE18 | 0    |      | SBC19 | NCE19 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC20 | NCE20 | 0    |      | SBC21 | NCE21 |      | 0    | SBC22 | NCE22 | 0    |      | SBC23 | NCE23 |      | 0    |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC16 | SBC16 Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 16 detected. 1b - Single-bit correction event on Memory 16 detected.                                                                                              |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27 SBC17 | SBC17 Memory 17 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 17 detected. 1b - Single-bit correction event on Memory 17 detected.                                                                                              |
| 26 NCE17 | NCE17 Memory 17 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE17] is enabled.                                                                                                                    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 17 detected. 1b - Non-correctable error event on Memory 17 detected.                                                                                                                                                                       |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC18 | SBC18 Memory 18 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 18 detected. 1b - Single-bit correction event on Memory 18 detected.                                                                                              |
| 22 NCE18 | NCE18 Memory 18 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE18] is enabled. 0b - No non-correctable error event on Memory 18 detected. 1b - Non-correctable error event on Memory 18 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC19 | SBC19 Memory 19 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 19 detected. 1b - Single-bit correction event on Memory 19 detected.                                                                                              |
| 18 NCE19 | NCE19 Memory 19 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE19] is enabled. 0b - No non-correctable error event on Memory 19 detected. 1b - Non-correctable error event on Memory 19 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15       | SBC20 Memory 20 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC20    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 20 detected. 1b - Single-bit correction event on Memory 20 detected.                                                                                                                                          |
| 14 NCE20 | NCE20 Memory 20 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE20] is enabled. 0b - No non-correctable error event on Memory 20 detected. 1b - Non-correctable error event on Memory 20 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11 SBC21 | SBC21 Memory 21 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 21 detected. 1b - Single-bit correction event on Memory 21 detected.                                                                                              |
| 10 NCE21 | NCE21 Memory 21 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE21] is enabled. 0b - No non-correctable error event on Memory 21 detected. 1b - Non-correctable error event on Memory 21 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC22  | SBC22 Memory 22 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 22 detected. 1b - Single-bit correction event on Memory 22 detected.                                                                                              |
| 6 NCE22  | NCE22 Memory 22 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                   |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE22] is enabled. 0b - No non-correctable error event on Memory 22 detected. 1b - Non-correctable error event on Memory 22 detected.                                                               |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                                                   |
| 3 SBC23 | SBC23 Memory 23 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 23 detected. 1b - Single-bit correction event on Memory 23 detected.                                                                                                                |
| 2 NCE23 | NCE23 Memory 23 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE23] is enabled. 0b - No non-correctable error event on Memory 23 has been not been detected. 1b - Non-correctable error event on Memory 23 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                                                   |

## 66.11.8 ERM Memory a Error Address Register (EAR0 - EAR23)

## Offset

For a = 0 to 23:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.11.9 ERM Memory a Syndrome Register (SYN0 - SYN23)

## Offset

For a = 0 to 23:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                                                 |
|----------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-24 SYNDROME | SYNDROME                                                                                                                 |
| 23-0           | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . Reserved |

## 66.11.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT23)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |
| CORR_ERR_CNT17 | 218h     |
| CORR_ERR_CNT18 | 228h     |
| CORR_ERR_CNT19 | 238h     |
| CORR_ERR_CNT20 | 248h     |
| CORR_ERR_CNT21 | 258h     |
| CORR_ERR_CNT22 | 268h     |
| CORR_ERR_CNT23 | 278h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

<!-- image -->

Error Reporting Module (ERM)

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.12 ERM\_PFE12 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.12.1 ERM\_PFE12 memory map

ERM\_PFE12 base address: 4404\_0000h

| Offset   | Register                           |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0) |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1) |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2) |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)        |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6) |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                    |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.12.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                          |
|---------|-----------------------------------------------------------------------------------|
| 31      | Reserved                                                                          |
| -       |                                                                                   |
| 30      | ENCIE0                                                                            |
| ENCIE0  | Enable Memory 0 Non-Correctable Interrupt Notification                            |
|         | 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 1b - Interrupt notification of Memory 0 non-correctable error events is enabled.                                                                                                                                                 |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14        | ENCIE4                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ENCIE4    | Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled.        |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0 -     | Reserved                                                                                                                                                                                                                         |

## 66.12.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 8     |      |      |       | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |       | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8 | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE9 | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled.                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.                                                                                                                                                     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10         | ENCIE13                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                             |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ENCIE13   | Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled.         |
| 9-8 -     | Reserved                                                                                                                                                                                                                             |
| 7 -       | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14 | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                             |
| 3 -       | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15 | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0 -     | Reserved                                                                                                                                                                                                                             |

## 66.12.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29   | 28   | 27        | 26     | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|--------|--------|------|------|-----------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv | ENCIE  | 0    | 0    | Reserv ed | Reserv | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | ed     | 16     |      |      |           | ed     |      |      |           |           |      |      | Reserv ed |           |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15     | 14     | 13   | 12   | 11        | 10     | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv | Reserv | 0    | 0    | 0         | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed     | ed     |      |      |           | ed     |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE16 | ENCIE16 Enable Memory 16 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. 1b - Interrupt notification of Memory 16 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 -       | Reserved                                                                                                                                                                                                                             |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 -       | Reserved                                                                                                                                                                                                                             |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |

## 66.12.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 |      | 0    |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 | 0    |      |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31      | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0                                            |
| SBC0    | detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                                  |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected.                                                                                                                                                                   |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected. |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19      | SBC3 Memory 3 Single-Bit Correction Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC3    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                                                                      |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected.                                           |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2 NCE7  | NCE7 Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.12.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       | 0    |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC8 | SBC8 Memory 8 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                             |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27      | SBC9                                                                                                                                                                                                                                                                                |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC9     | Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                                       |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected.      |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                              |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected.                                             |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11 SBC13 | SBC13 Memory 13 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                              |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                 |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 SBC14 | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14 | NCE14 Memory 14 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15 | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15 | NCE15 Memory 15 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                                 |

## 66.12.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC16 | SBC16 Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 16 detected. 1b - Single-bit correction event on Memory 16 detected.                                                                                              |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 15-12 - | Reserved   |
| 11-8 -  | Reserved   |
| 7-4 -   | Reserved   |
| 3-0 -   | Reserved   |

## 66.12.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.12.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                          |
|----------------|---------------------------------------------------------------------------------------------------|
| 31-24 SYNDROME | SYNDROME                                                                                          |
| 23-0 -         | Memory n Syndrome -This field contains the ECCsyndrome associated with the on Memory n . Reserved |

Error Reporting Module (ERM)

## 66.12.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.13 ERM\_PFE13 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

Error Reporting Module (ERM)

## 66.13.1 ERM\_PFE13 memory map

ERM\_PFE13 base address: 4404\_1000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |
| 210h     | ERM Memory 17 Error Address Register (EAR17)                    |                32 | R        | 0000_0000h    |
| 214h     | ERM Memory 17 Syndrome Register (SYN17)                         |                32 | R        | 0000_0000h    |
| 218h     | ERM Memory 17 Correctable Error Count Register (CORR_ERR_CNT17) |                32 | RW       | 0000_0000h    |

## 66.13.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification                                                                                                                                                                    |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0     | Reserved                                                                                                                                                           |

## 66.13.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 8     |      |      |       | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    |      | 0     | ENCIE |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |       | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                          |
|---------|-----------------------------------------------------------------------------------|
| 31      | Reserved                                                                          |
| -       |                                                                                   |
| 30      | ENCIE8                                                                            |
| ENCIE8  | Enable Memory 8 Non-Correctable Interrupt Notification                            |
|         | 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. |
|         | 1b - Interrupt notification of Memory 8 non-correctable error events is enabled.  |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification                                                                                                                                                                      |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled.                                                                 |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0 -      | Reserved                                                                                                                                                                                                                             |

## 66.13.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29   | 28   | 27     | 26     | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|--------|--------|------|------|--------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv | ENCIE  | 0    | 0    | Reserv | ENCIE  | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | ed     | 16     |      |      | ed     | 17     |      |      |           |           |      |      |           |           |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15     | 14     | 13   | 12   | 11     | 10     | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv | Reserv | 0    | 0    | 0      | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed     | ed     |      |      |        | ed     |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE16 | ENCIE16 Enable Memory 16 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. 1b - Interrupt notification of Memory 16 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE17 | ENCIE17 Enable Memory 17 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 17 non-correctable error events is disabled.                                                                                   |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function                                                                          |
|---------|-----------------------------------------------------------------------------------|
|         | 1b - Interrupt notification of Memory 17 non-correctable error events is enabled. |
| 25-24 - | Reserved                                                                          |
| 23 -    | Reserved                                                                          |
| 22 -    | Reserved                                                                          |
| 21-20 - | Reserved                                                                          |
| 19 -    | Reserved                                                                          |
| 18 -    | Reserved                                                                          |
| 17-16 - | Reserved                                                                          |
| 15 -    | Reserved                                                                          |
| 14 -    | Reserved                                                                          |
| 13-12 - | Reserved                                                                          |
| 11 -    | Reserved                                                                          |
| 10 -    | Reserved                                                                          |
| 9-8 -   | Reserved                                                                          |
| 7 -     | Reserved                                                                          |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.13.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 |      | 0    |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22      | NCE2                                                                                                                                                                                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE2    | Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected.      |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12   | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                                                                                                                    |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                      |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2        | NCE7                                                                                                                                                                                                                                                                          |
| NCE7 1-0 | Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| -        | Reserved                                                                                                                                                                                                                                                                      |

## 66.13.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC8                                 |
| SBC8    | Memory 8 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                            |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                                                                       |
| 30 NCE8  | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9  | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected. |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                            |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                         |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event                                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected.                                             |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11 SBC13 | SBC13 Memory 13 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                              |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected. |
| 5-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15  | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2        | NCE15                                                                                                                                                                                                                                                                                    |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE15   | Memory 15 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.13.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28    | 27    | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | SBC17 | NCE17 |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0 0  | 0     | 0     |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12    | 11    | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |       |       |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                              |
|---------|---------------------------------------|
| 31      | SBC16                                 |
| SBC16   | Memory 16 Single-Bit Correction Event |
|         | Write 1 to clear this field.          |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No single-bit correction event on Memory 16 detected. 1b - Single-bit correction event on Memory 16 detected.                                                                                                                                                                       |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27 SBC17 | SBC17 Memory 17 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 17 detected. 1b - Single-bit correction event on Memory 17 detected.                                                                                              |
| 26 NCE17 | NCE17 Memory 17 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE17] is enabled. 0b - No non-correctable error event on Memory 17 detected. 1b - Non-correctable error event on Memory 17 detected. |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11-8 -   | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 7-4     | Reserved   |
| 3-0     | Reserved   |

## 66.13.8 ERM Memory a Error Address Register (EAR0 - EAR17)

## Offset

For a = 0 to 17:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.13.9 ERM Memory a Syndrome Register (SYN0 - SYN17)

## Offset

For a = 0 to 17:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field         | Function                                                                                                        |
|---------------|-----------------------------------------------------------------------------------------------------------------|
| 31-24         | SYNDROME                                                                                                        |
| SYNDROME 23-0 | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| -             | Reserved                                                                                                        |

Error Reporting Module (ERM)

Error Reporting Module (ERM)

## 66.13.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT17)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |
| CORR_ERR_CNT17 | 218h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.14 ERM\_PFE14 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

Error Reporting Module (ERM)

## 66.14.1 ERM\_PFE14 memory map

ERM\_PFE14 base address: 4404\_2000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |

## 66.14.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       | 0    |      | 0      | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification                                                                                                                                                                    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled.                                                               |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                         |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6 ENCIE6 | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -    | Reserved                                                                                                                                                                                                                         |
| 3 -      | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7 | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0 -    | Reserved                                                                                                                                                                                                                         |

## 66.14.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27   | 26     | 25   | 24   | 23   | 22     | 21   | 20   | 19   | 18     | 17   | 16   |
|--------|------|-------|------|------|------|--------|------|------|------|--------|------|------|------|--------|------|------|
| R      | 0    | ENCIE | 0    |      | 0    | ENCIE  |      | 0    | 0    | ENCIE  | 0    |      | 0    | ENCIE  | 0    |      |
| W      |      | 8     |      |      |      | 9      |      |      |      | 10     |      |      |      | 11     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11   | 10     | 9    | 8    | 7    | 6      | 5    | 4    | 3    | 2      | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0    | Reserv |      | 0    | 0    | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | 12    |      |      |      | ed     |      |      |      | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE8  | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled.     |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 -       | Reserved                                                                                                                                                                                                                             |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 -        | Reserved                                                                                                                                                                                                                             |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 -        | Reserved                                                                                                                                                                                                                             |
| 1-0 -      | Reserved                                                                                                                                                                                                                             |

## 66.14.4 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 | 0    |      |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27      | SBC1                                                                                                                                                                                                                                                                               |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC1    | Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                                 |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected. |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected.                                           |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2 NCE7  | NCE7 Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.14.5 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9 |      |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C  |      |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |      | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |       |       |      |      |       |       |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC8 | SBC8 Memory 8 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                             |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9 | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9 | NCE9 Memory 9 Non-Correctable Error Event                                                                                                                                                                                                                                           |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected.                                                |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                              |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11-8 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 7-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3-0 -    | Reserved                                                                                                                                                                                                                                                                                 |

## 66.14.6 ERM Memory a Error Address Register (EAR0 - EAR12)

## Offset

For a = 0 to 12:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.14.7 ERM Memory a Syndrome Register (SYN0 - SYN12)

## Offset

For a = 0 to 12:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

## 66.14.8 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 - CORR\_ERR\_CNT12)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |

Error Reporting Module (ERM)

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.15 ERM\_PFE15 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.

Error Reporting Module (ERM)

Error Reporting Module (ERM)

- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.15.1 ERM\_PFE15 memory map

ERM\_PFE15 base address: 4404\_3000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5)   |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                      |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                           |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |

Error Reporting Module (ERM)

## 66.15.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      |      | 0      | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled.                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 1b - Interrupt notification of Memory 1 non-correctable error events is enabled.                                                                                                                                                 |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10        | ENCIE5                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                         |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ENCIE5   | Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled.        |
| 9-8 -    | Reserved                                                                                                                                                                                                                         |
| 7 -      | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6 | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -    | Reserved                                                                                                                                                                                                                         |
| 3 -      | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7 | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0 -    | Reserved                                                                                                                                                                                                                         |

## 66.15.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26     | 25   | 24   | 23   | 22     | 21   | 20   | 19   | 18     | 17   | 16   |
|--------|------|-------|------|------|-------|--------|------|------|------|--------|------|------|------|--------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |        |      |      | 0    | ENCIE  | 0    |      | 0    | ENCIE  |      | 0    |
| W      |      | 8     |      |      |       | 9      |      |      |      | 10     |      |      |      | 11     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10     | 9    | 8    | 7    | 6      | 5    | 4    | 3    | 2      | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | Reserv |      | 0    | 0    | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | 12    |      |      |       | ed     |      |      |      | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8  | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                         |
| 27 -       | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled. |
| 25-24 -    | Reserved                                                                                                                                                                                                                         |
| 23 -       | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification                                                                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled.                                                                 |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 -       | Reserved                                                                                                                                                                                                                             |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6          | Reserved                                                                                                                                                                                                                             |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.15.4 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 |      | NCE1 |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22      | NCE2                                                                                                                                                                                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE2    | Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected.      |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12   | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                                                                                                                    |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                      |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2       | NCE7                                                                                                                                                                                                                                                                          |
| NCE7    | Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                      |

## 66.15.5 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    |      | SBC9 | NCE9 |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C  | W1C  |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | 0    | 0    | 0    | 0    |       | 0     | 0    | 0    |       | 0     | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |       |       |      |      |       |       |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC8                                 |
| SBC8    | Memory 8 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                            |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                                                                       |
| 30 NCE8  | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9  | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected. |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                            |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                         |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event                                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected.                                             |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 11-8    | Reserved   |
| -       |            |
| 7-4     | Reserved   |
| -       |            |
| 3-0     | Reserved   |
| -       |            |

## 66.15.6 ERM Memory a Error Address Register (EAR0 - EAR12)

## Offset

For a = 0 to 12:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.15.7 ERM Memory a Syndrome Register (SYN0 - SYN12)

## Offset

For a = 0 to 12:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

## 66.15.8 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 - CORR\_ERR\_CNT12)

## Offset

| Register      | Offset   |
|---------------|----------|
| CORR_ERR_CNT0 | 108h     |

Table continues on the next page...

Table continued from the previous page...

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-8    | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 7-0     | Memory n Correctable Error Count                                                                                                                                                                                                                                                                                                                                                                                 |
| COUNT   | For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.16 ERM\_PFE2 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.16.1 ERM\_PFE2 memory map

ERM\_PFE2 base address: 4403\_6000h

| Offset   | Register                           |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0) |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1) |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2) |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)        |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)        |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6) |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                    |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                         |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.16.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       | 0    |      | 0      | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                          |
|---------|-----------------------------------------------------------------------------------|
| 31      | Reserved                                                                          |
| -       |                                                                                   |
| 30      | ENCIE0                                                                            |
| ENCIE0  | Enable Memory 0 Non-Correctable Interrupt Notification                            |
|         | 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. |
|         | 1b - Interrupt notification of Memory 0 non-correctable error events is enabled.  |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification                                                                                                                                                                    |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled.                                                               |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0 -     | Reserved                                                                                                                                                                                                                         |

## 66.16.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 8     |      |      |       | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |       | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8 | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE9 | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled.                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.                                                                                                                                                     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10         | ENCIE13                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                             |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ENCIE13   | Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled.         |
| 9-8 -     | Reserved                                                                                                                                                                                                                             |
| 7 -       | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14 | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                             |
| 3 -       | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15 | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0 -     | Reserved                                                                                                                                                                                                                             |

## 66.16.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29   | 28   | 27        | 26     | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|--------|--------|------|------|-----------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv | ENCIE  | 0    | 0    | Reserv ed | Reserv | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | ed     | 16     |      |      |           | ed     |      |      |           |           |      |      | Reserv ed |           |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15     | 14     | 13   | 12   | 11        | 10     | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv | Reserv | 0    | 0    | 0         | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed     | ed     |      |      |           | ed     |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE16 | ENCIE16 Enable Memory 16 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. 1b - Interrupt notification of Memory 16 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 -       | Reserved                                                                                                                                                                                                                             |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 -       | Reserved                                                                                                                                                                                                                             |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |

## 66.16.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 |      | 0    |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 | 0    |      |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0                                            |
| 30      | detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                                  |
| NCE0    | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected.                                                                                                                                                                   |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected. |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19      | SBC3 Memory 3 Single-Bit Correction Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC3    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                                                                      |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected.                                           |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2 NCE7  | NCE7 Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.16.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       | 0    |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC8 | SBC8 Memory 8 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                             |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27      | SBC9                                                                                                                                                                                                                                                                                |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC9     | Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                                       |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected.      |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                              |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected.                                             |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11 SBC13 | SBC13 Memory 13 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                              |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                 |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 SBC14 | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14 | NCE14 Memory 14 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15 | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15 | NCE15 Memory 15 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                                 |

## 66.16.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC16 | SBC16 Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 16 detected. 1b - Single-bit correction event on Memory 16 detected.                                                                                              |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 15-12 - | Reserved   |
| 11-8 -  | Reserved   |
| 7-4 -   | Reserved   |
| 3-0 -   | Reserved   |

## 66.16.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.16.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                          |
|----------------|---------------------------------------------------------------------------------------------------|
| 31-24 SYNDROME | SYNDROME                                                                                          |
| 23-0 -         | Memory n Syndrome -This field contains the ECCsyndrome associated with the on Memory n . Reserved |

Error Reporting Module (ERM)

## 66.16.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.17 ERM\_PFE3 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

Error Reporting Module (ERM)

## 66.17.1 ERM\_PFE3 memory map

ERM\_PFE3 base address: 4403\_7000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.17.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE | 0     |      |      | 0      | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field   | Function   |
|---------|------------|
| 31      | Reserved   |
| -       |            |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 1-0     | Reserved   |

## 66.17.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 8     |      |      |       | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |       | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31        | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8 | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0 -      | Reserved                                                                                                                                                                                                                             |

## 66.17.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29   | 28   | 27     | 26     | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|--------|--------|------|------|--------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv | ENCIE  | 0    | 0    | Reserv | Reserv | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | ed     | 16     |      |      | ed     | ed     |      |      |           |           |      |      |           |           |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15     | 14     | 13   | 12   | 11     | 10     | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv | Reserv | 0    | 0    | 0      | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed     | ed     |      |      |        | ed     |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE16 | ENCIE16 Enable Memory 16 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. 1b - Interrupt notification of Memory 16 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 -       | Reserved                                                                                                                                                                                                                             |
| 25-24      | Reserved                                                                                                                                                                                                                             |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
|         | -          |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 5-4     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.17.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      | 0    |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 | 0    |      |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC0                                 |
|         | Memory 0 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC0    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                                                                      |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected.                                           |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2       | NCE7                                                                                                                                                                                                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                      |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE7    | Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                      |

## 66.17.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       | 0    |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC8                                 |
| SBC8    | Memory 8 Single-Bit Correction Event |
|         | Write 1 to clear this field.         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                            |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 NCE8  | 1b - Single-bit correction event on Memory 8 detected. NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9  | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected. |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                            |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected.                                                                                                                                                 |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled.                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected.                                                                                                                                                                       |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11       | SBC13 Memory 13 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC13    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                                                                          |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected. |
| 5-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15  | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15  | NCE15 Memory 15 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                     |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0     | Reserved                                                                                                                                                                                                                                     |

## 66.17.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                  |
|---------|-----------------------------------------------------------------------------------------------------------|
| 31      | SBC16                                                                                                     |
| SBC16   | Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 1b - Single-bit correction event on Memory 16 detected.                                                                                                                                                                                                                                  |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11-8 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 7-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3-0 -    | Reserved                                                                                                                                                                                                                                                                                 |

## 66.17.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.17.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                                                 |
|----------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-24 SYNDROME | SYNDROME                                                                                                                 |
| 23-0           | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . Reserved |

## 66.17.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.18 ERM\_PFE4 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.18.1 ERM\_PFE4 memory map

ERM\_PFE4 base address: 4403\_8000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2)   |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                      |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                           |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3)   |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                      |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                           |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4)   |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                      |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                           |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5)   |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                      |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                           |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.18.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       | 0    |      | 0      | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification                                                                                                                                                                    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled.                                                               |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                         |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6 ENCIE6 | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -    | Reserved                                                                                                                                                                                                                         |
| 3 -      | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7 | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0 -    | Reserved                                                                                                                                                                                                                         |

## 66.18.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27   | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 8     |      |      |      | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11   | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |      | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE8  | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled.     |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification                                                                                                                                                                      |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0     | Reserved                                                                                                                                                             |

## 66.18.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31        | 30     | 29   | 28   | 27        | 26        | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|-----------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv ed | ENCIE  | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | Reserv ed | 16     |      |      |           |           |      |      | Reserv ed |           |      |      | Reserv ed | Reserv ed |      |      |
| Reset  | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15        | 14     | 13   | 12   | 11        | 10        | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv    | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed        | ed     |      |      |           | ed        |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field   | Function                                                                           |
|---------|------------------------------------------------------------------------------------|
| 31      | Reserved                                                                           |
| -       |                                                                                    |
| 30      | ENCIE16                                                                            |
| ENCIE16 | Enable Memory 16 Non-Correctable Interrupt Notification                            |
|         | 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. |
|         | 1b - Interrupt notification of Memory 16 non-correctable error events is enabled.  |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 29-28 - | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25-24 - | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10      | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.18.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled.                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected.                                                                                                                                                                   |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected. |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15      | SBC4 Memory 4 Single-Bit Correction Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC4    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                                                                      |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected.                                           |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2 NCE7  | NCE7 Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.18.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 |      | 0    |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC8 | SBC8 Memory 8 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                             |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9 | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9 | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled.                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected.                                                                                                                                                                         |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                              |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15       | SBC12 Memory 12 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC12    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                                                                          |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11 SBC13 | SBC13 Memory 13 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                              |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                 |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected.                                             |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15 | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15 | NCE15 Memory 15 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                                 |

## 66.18.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC16 | SBC16 Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 16 detected. 1b - Single-bit correction event on Memory 16 detected.                                                                                              |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15-12 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 11-8    | Reserved   |
| -       |            |
| 7-4     | Reserved   |
| -       |            |
| 3-0     | Reserved   |
| -       |            |

## 66.18.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.18.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

Error Reporting Module (ERM)

Error Reporting Module (ERM)

## 66.18.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.19 ERM\_PFE5 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

Error Reporting Module (ERM)

## 66.19.1 ERM\_PFE5 memory map

ERM\_PFE5 base address: 4403\_9000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.19.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE | 0     |      |      | 0      | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field   | Function   |
|---------|------------|
| 31      | Reserved   |
| -       |            |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 1-0     | Reserved   |

## 66.19.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 8     |      |      |       | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |       | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31        | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8 | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0 -      | Reserved                                                                                                                                                                                                                             |

## 66.19.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29   | 28   | 27     | 26     | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|--------|--------|------|------|--------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv | ENCIE  | 0    | 0    | Reserv | Reserv | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | ed     | 16     |      |      | ed     | ed     |      |      |           |           |      |      |           |           |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15     | 14     | 13   | 12   | 11     | 10     | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv | Reserv | 0    | 0    | 0      | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed     | ed     |      |      |        | ed     |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE16 | ENCIE16 Enable Memory 16 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. 1b - Interrupt notification of Memory 16 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 -       | Reserved                                                                                                                                                                                                                             |
| 25-24      | Reserved                                                                                                                                                                                                                             |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
|         | -          |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 5-4     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.19.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      | 0    |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 | 0    |      |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC0                                 |
|         | Memory 0 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC0    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                                                                      |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected.                                           |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2       | NCE7                                                                                                                                                                                                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                      |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE7    | Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                      |

## 66.19.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       | 0    |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC8                                 |
| SBC8    | Memory 8 Single-Bit Correction Event |
|         | Write 1 to clear this field.         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                            |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 NCE8  | 1b - Single-bit correction event on Memory 8 detected. NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9  | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected. |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                            |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected.                                                                                                                                                 |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled.                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected.                                                                                                                                                                       |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11       | SBC13 Memory 13 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC13    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                                                                          |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected. |
| 5-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15  | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15  | NCE15 Memory 15 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                     |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0     | Reserved                                                                                                                                                                                                                                     |

## 66.19.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                  |
|---------|-----------------------------------------------------------------------------------------------------------|
| 31      | SBC16                                                                                                     |
| SBC16   | Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 1b - Single-bit correction event on Memory 16 detected.                                                                                                                                                                                                                                  |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11-8 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 7-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3-0 -    | Reserved                                                                                                                                                                                                                                                                                 |

## 66.19.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.19.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                                                 |
|----------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-24 SYNDROME | SYNDROME                                                                                                                 |
| 23-0           | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . Reserved |

## 66.19.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.20 ERM\_PFE6 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.20.1 ERM\_PFE6 memory map

ERM\_PFE6 base address: 4403\_A000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2)   |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                      |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                           |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3)   |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                      |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                           |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4)   |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                      |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                           |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5)   |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                      |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                           |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.20.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       | 0    |      | 0      | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification                                                                                                                                                                    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled.                                                               |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                         |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6 ENCIE6 | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -    | Reserved                                                                                                                                                                                                                         |
| 3 -      | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7 | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0 -    | Reserved                                                                                                                                                                                                                         |

## 66.20.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27   | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 8     |      |      |      | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11   | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |      | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE8  | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled.     |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification                                                                                                                                                                      |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0     | Reserved                                                                                                                                                             |

## 66.20.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31        | 30     | 29   | 28   | 27        | 26        | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|-----------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv ed | ENCIE  | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | Reserv ed | 16     |      |      |           |           |      |      | Reserv ed |           |      |      | Reserv ed | Reserv ed |      |      |
| Reset  | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15        | 14     | 13   | 12   | 11        | 10        | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv    | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed        | ed     |      |      |           | ed        |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field   | Function                                                                           |
|---------|------------------------------------------------------------------------------------|
| 31      | Reserved                                                                           |
| -       |                                                                                    |
| 30      | ENCIE16                                                                            |
| ENCIE16 | Enable Memory 16 Non-Correctable Interrupt Notification                            |
|         | 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. |
|         | 1b - Interrupt notification of Memory 16 non-correctable error events is enabled.  |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 29-28 - | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25-24 - | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10      | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.20.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

Error Reporting Module (ERM)

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled.                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected.                                                                                                                                                                   |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected. |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15      | SBC4 Memory 4 Single-Bit Correction Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC4    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                                                                      |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected.                                           |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2 NCE7  | NCE7 Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.20.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 |      | 0    |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC8 | SBC8 Memory 8 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                             |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9 | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9 | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled.                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected.                                                                                                                                                                         |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                              |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15       | SBC12 Memory 12 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC12    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                                                                          |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11 SBC13 | SBC13 Memory 13 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                              |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                 |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected.                                             |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15 | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15 | NCE15 Memory 15 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                                 |

## 66.20.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC16 | SBC16 Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 16 detected. 1b - Single-bit correction event on Memory 16 detected.                                                                                              |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15-12 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 11-8    | Reserved   |
| -       |            |
| 7-4     | Reserved   |
| -       |            |
| 3-0     | Reserved   |
| -       |            |

## 66.20.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.20.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

Error Reporting Module (ERM)

Error Reporting Module (ERM)

## 66.20.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.21 ERM\_PFE7 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

Error Reporting Module (ERM)

## 66.21.1 ERM\_PFE7 memory map

ERM\_PFE7 base address: 4403\_B000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.21.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE | 0     |      |      | 0      | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field   | Function   |
|---------|------------|
| 31      | Reserved   |
| -       |            |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 1-0     | Reserved   |

## 66.21.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 8     |      |      |       | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |       | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31        | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8 | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0 -      | Reserved                                                                                                                                                                                                                             |

## 66.21.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29   | 28   | 27     | 26     | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|--------|--------|------|------|--------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv | ENCIE  | 0    | 0    | Reserv | Reserv | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | ed     | 16     |      |      | ed     | ed     |      |      |           |           |      |      |           |           |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15     | 14     | 13   | 12   | 11     | 10     | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv | Reserv | 0    | 0    | 0      | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed     | ed     |      |      |        | ed     |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE16 | ENCIE16 Enable Memory 16 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. 1b - Interrupt notification of Memory 16 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 -       | Reserved                                                                                                                                                                                                                             |
| 25-24      | Reserved                                                                                                                                                                                                                             |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
|         | -          |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 5-4     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.21.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      | 0    |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 | 0    |      |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC0                                 |
|         | Memory 0 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC0    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                                                                      |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected.                                           |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2       | NCE7                                                                                                                                                                                                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                      |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE7    | Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                      |

## 66.21.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       | 0    |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC8                                 |
| SBC8    | Memory 8 Single-Bit Correction Event |
|         | Write 1 to clear this field.         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                            |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 NCE8  | 1b - Single-bit correction event on Memory 8 detected. NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9  | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected. |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                            |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected.                                                                                                                                                 |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled.                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected.                                                                                                                                                                       |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11       | SBC13 Memory 13 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC13    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                                                                          |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected. |
| 5-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15  | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15  | NCE15 Memory 15 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                     |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0     | Reserved                                                                                                                                                                                                                                     |

## 66.21.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                  |
|---------|-----------------------------------------------------------------------------------------------------------|
| 31      | SBC16                                                                                                     |
| SBC16   | Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 1b - Single-bit correction event on Memory 16 detected.                                                                                                                                                                                                                                  |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11-8 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 7-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3-0 -    | Reserved                                                                                                                                                                                                                                                                                 |

## 66.21.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.21.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

## 66.21.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.22 ERM\_PFE8 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.22.1 ERM\_PFE8 memory map

ERM\_PFE8 base address: 4403\_C000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2)   |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                      |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                           |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3)   |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                      |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                           |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4)   |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                      |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                           |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5)   |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                      |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                           |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.22.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       | 0    |      | 0      | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification                                                                                                                                                                    |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled.                                                               |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                         |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6 ENCIE6 | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -    | Reserved                                                                                                                                                                                                                         |
| 3 -      | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7 | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |
| 1-0 -    | Reserved                                                                                                                                                                                                                         |

## 66.22.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27   | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 8     |      |      |      | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11   | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |      | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE8  | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled.     |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification                                                                                                                                                                      |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0     | Reserved                                                                                                                                                             |

## 66.22.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31        | 30     | 29   | 28   | 27        | 26        | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|-----------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv ed | ENCIE  | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | Reserv ed | 16     |      |      |           |           |      |      | Reserv ed |           |      |      | Reserv ed | Reserv ed |      |      |
| Reset  | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15        | 14     | 13   | 12   | 11        | 10        | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv    | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed        | ed     |      |      |           | ed        |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0         | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field   | Function                                                                           |
|---------|------------------------------------------------------------------------------------|
| 31      | Reserved                                                                           |
| -       |                                                                                    |
| 30      | ENCIE16                                                                            |
| ENCIE16 | Enable Memory 16 Non-Correctable Interrupt Notification                            |
|         | 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. |
|         | 1b - Interrupt notification of Memory 16 non-correctable error events is enabled.  |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 29-28 - | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25-24 - | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10      | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.22.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

Error Reporting Module (ERM)

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled.                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected.                                                                                                                                                                   |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected. |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15      | SBC4 Memory 4 Single-Bit Correction Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC4    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                                                                      |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected.                                           |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2 NCE7  | NCE7 Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.22.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       |      |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 |      | 0    |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC8 | SBC8 Memory 8 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                             |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9 | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9 | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled.                                                                                                                  |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected.                                                                                                                                                                         |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected. 1b - Single-bit correction event on Memory 10 detected.                                                                                              |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled. 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected. |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15       | SBC12 Memory 12 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC12    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                                                                          |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11 SBC13 | SBC13 Memory 13 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                              |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                 |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected.                                             |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15 | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15 | NCE15 Memory 15 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                                 |

## 66.22.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC16 | SBC16 Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 16 detected. 1b - Single-bit correction event on Memory 16 detected.                                                                                              |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15-12 -  | Reserved                                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 11-8    | Reserved   |
| -       |            |
| 7-4     | Reserved   |
| -       |            |
| 3-0     | Reserved   |
| -       |            |

## 66.22.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.22.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field         | Function                                                                                                        |
|---------------|-----------------------------------------------------------------------------------------------------------------|
| 31-24         | SYNDROME                                                                                                        |
| SYNDROME 23-0 | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| -             | Reserved                                                                                                        |

Error Reporting Module (ERM)

Error Reporting Module (ERM)

## 66.22.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.23 ERM\_PFE9 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

Error Reporting Module (ERM)

## 66.23.1 ERM\_PFE9 memory map

ERM\_PFE9 base address: 4403\_D000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 8h       | ERM Configuration Register 2 (CR2)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 18h      | ERM Status Register 2 (SR2)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 120h     | ERM Memory 2 Error Address Register (EAR2)                    |                32 | R        | 0000_0000h    |
| 124h     | ERM Memory 2 Syndrome Register (SYN2)                         |                32 | R        | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6)   |                32 | RW       | 0000_0000h    |
| 170h     | ERM Memory 7 Error Address Register (EAR7)                      |                32 | R        | 0000_0000h    |
| 174h     | ERM Memory 7 Syndrome Register (SYN7)                           |                32 | R        | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7)   |                32 | RW       | 0000_0000h    |
| 180h     | ERM Memory 8 Error Address Register (EAR8)                      |                32 | R        | 0000_0000h    |
| 184h     | ERM Memory 8 Syndrome Register (SYN8)                           |                32 | R        | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8)   |                32 | RW       | 0000_0000h    |
| 190h     | ERM Memory 9 Error Address Register (EAR9)                      |                32 | R        | 0000_0000h    |
| 194h     | ERM Memory 9 Syndrome Register (SYN9)                           |                32 | R        | 0000_0000h    |
| 198h     | ERM Memory 9 Correctable Error Count Register (CORR_ERR_CNT9)   |                32 | RW       | 0000_0000h    |
| 1A0h     | ERM Memory 10 Error Address Register (EAR10)                    |                32 | R        | 0000_0000h    |
| 1A4h     | ERM Memory 10 Syndrome Register (SYN10)                         |                32 | R        | 0000_0000h    |
| 1A8h     | ERM Memory 10 Correctable Error Count Register (CORR_ERR_CNT10) |                32 | RW       | 0000_0000h    |
| 1B0h     | ERM Memory 11 Error Address Register (EAR11)                    |                32 | R        | 0000_0000h    |
| 1B4h     | ERM Memory 11 Syndrome Register (SYN11)                         |                32 | R        | 0000_0000h    |
| 1B8h     | ERM Memory 11 Correctable Error Count Register (CORR_ERR_CNT11) |                32 | RW       | 0000_0000h    |
| 1C0h     | ERM Memory 12 Error Address Register (EAR12)                    |                32 | R        | 0000_0000h    |
| 1C4h     | ERM Memory 12 Syndrome Register (SYN12)                         |                32 | R        | 0000_0000h    |
| 1C8h     | ERM Memory 12 Correctable Error Count Register (CORR_ERR_CNT12) |                32 | RW       | 0000_0000h    |
| 1D0h     | ERM Memory 13 Error Address Register (EAR13)                    |                32 | R        | 0000_0000h    |
| 1D4h     | ERM Memory 13 Syndrome Register (SYN13)                         |                32 | R        | 0000_0000h    |
| 1D8h     | ERM Memory 13 Correctable Error Count Register (CORR_ERR_CNT13) |                32 | RW       | 0000_0000h    |
| 1E0h     | ERM Memory 14 Error Address Register (EAR14)                    |                32 | R        | 0000_0000h    |
| 1E4h     | ERM Memory 14 Syndrome Register (SYN14)                         |                32 | R        | 0000_0000h    |
| 1E8h     | ERM Memory 14 Correctable Error Count Register (CORR_ERR_CNT14) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 1F0h     | ERM Memory 15 Error Address Register (EAR15)                    |                32 | R        | 0000_0000h    |
| 1F4h     | ERM Memory 15 Syndrome Register (SYN15)                         |                32 | R        | 0000_0000h    |
| 1F8h     | ERM Memory 15 Correctable Error Count Register (CORR_ERR_CNT15) |                32 | RW       | 0000_0000h    |
| 200h     | ERM Memory 16 Error Address Register (EAR16)                    |                32 | R        | 0000_0000h    |
| 204h     | ERM Memory 16 Syndrome Register (SYN16)                         |                32 | R        | 0000_0000h    |
| 208h     | ERM Memory 16 Correctable Error Count Register (CORR_ERR_CNT16) |                32 | RW       | 0000_0000h    |

## 66.23.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE | 0     |      |      | 0      | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field   | Function   |
|---------|------------|
| 31      | Reserved   |
| -       |            |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 1-0     | Reserved   |

## 66.23.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      |      | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 8     |      |      |       | 9     |      |      |      | 10    |      |      |      | 11    |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | 0    | ENCIE | 0    |      | 0    | ENCIE |      | 0    |
| W      |      | 12    |      |      |       | 13    |      |      |      | 14    |      |      |      | 15    |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31        | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8 | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 ENCIE9  | ENCIE9 Enable Memory 9 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 9 non-correctable error events is disabled. 1b - Interrupt notification of Memory 9 non-correctable error events is enabled.     |
| 25-24 -    | Reserved                                                                                                                                                                                                                             |
| 23 -       | Reserved                                                                                                                                                                                                                             |
| 22 ENCIE10 | ENCIE10 Enable Memory 10 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 10 non-correctable error events is disabled. 1b - Interrupt notification of Memory 10 non-correctable error events is enabled. |
| 21-20 -    | Reserved                                                                                                                                                                                                                             |
| 19 -       | Reserved                                                                                                                                                                                                                             |
| 18 ENCIE11 | ENCIE11 Enable Memory 11 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 11 non-correctable error events is disabled. 1b - Interrupt notification of Memory 11 non-correctable error events is enabled. |
| 17-16 -    | Reserved                                                                                                                                                                                                                             |
| 15 -       | Reserved                                                                                                                                                                                                                             |
| 14 ENCIE12 | ENCIE12 Enable Memory 12 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 12 non-correctable error events is disabled. 1b - Interrupt notification of Memory 12 non-correctable error events is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-12 -    | Reserved                                                                                                                                                                                                                             |
| 11 -       | Reserved                                                                                                                                                                                                                             |
| 10 ENCIE13 | ENCIE13 Enable Memory 13 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 13 non-correctable error events is disabled. 1b - Interrupt notification of Memory 13 non-correctable error events is enabled. |
| 9-8 -      | Reserved                                                                                                                                                                                                                             |
| 7 -        | Reserved                                                                                                                                                                                                                             |
| 6 ENCIE14  | ENCIE14 Enable Memory 14 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 14 non-correctable error events is disabled. 1b - Interrupt notification of Memory 14 non-correctable error events is enabled. |
| 5-4 -      | Reserved                                                                                                                                                                                                                             |
| 3 -        | Reserved                                                                                                                                                                                                                             |
| 2 ENCIE15  | ENCIE15 Enable Memory 15 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 15 non-correctable error events is disabled. 1b - Interrupt notification of Memory 15 non-correctable error events is enabled. |
| 1-0 -      | Reserved                                                                                                                                                                                                                             |

## 66.23.4 ERM Configuration Register 2 (CR2)

## Offset

| Register   | Offset   |
|------------|----------|
| CR2        | 8h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29   | 28   | 27     | 26     | 25   | 24   | 23        | 22        | 21   | 20   | 19        | 18        | 17   | 16   |
|--------|--------|--------|------|------|--------|--------|------|------|-----------|-----------|------|------|-----------|-----------|------|------|
| R      | Reserv | ENCIE  | 0    | 0    | Reserv | Reserv | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    | Reserv ed | Reserv ed | 0    | 0    |
| W      | ed     | 16     |      |      | ed     | ed     |      |      |           |           |      |      |           |           |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |
| Bits   | 15     | 14     | 13   | 12   | 11     | 10     | 9    | 8    | 7         | 6         | 5    | 4    | 3         | 2         | 1    | 0    |
| R      | Reserv | Reserv | 0    | 0    | 0      | Reserv | 0    | 0    | 0         | Reserv    | 0    | 0    | 0         | Reserv    | 0    | 0    |
| W      | ed     | ed     |      |      |        | ed     |      |      |           | ed        |      |      |           | ed        |      |      |
| Reset  | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0         | 0         | 0    | 0    | 0         | 0         | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -       | Reserved                                                                                                                                                                                                                             |
| 30 ENCIE16 | ENCIE16 Enable Memory 16 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 16 non-correctable error events is disabled. 1b - Interrupt notification of Memory 16 non-correctable error events is enabled. |
| 29-28 -    | Reserved                                                                                                                                                                                                                             |
| 27 -       | Reserved                                                                                                                                                                                                                             |
| 26 -       | Reserved                                                                                                                                                                                                                             |
| 25-24      | Reserved                                                                                                                                                                                                                             |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
|         | -          |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 5-4     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.23.5 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      | 0    |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 | 0    |      |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC0                                 |
|         | Memory 0 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC0    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                                                                      |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22 NCE2 | NCE2 Memory 2 Non-Correctable Error Event                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected.                                           |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12 - | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |
| 2       | NCE7                                                                                                                                                                                                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                      |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE7    | Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                      |

## 66.23.6 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23    | 22    | 21   | 20   | 19    | 18    | 17   | 16   |
|--------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|-------|-------|------|------|
| R      | SBC8  | NCE8  | 0    | SBC9 | NCE9  |       | 0    |      | SBC10 | NCE10 | 0    |      | SBC11 | NCE11 | 0    |      |
| W      | W1C   | W1C   |      | W1C  | W1C   |       |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0 0  | 0    |       | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7     | 6     | 5    | 4    | 3     | 2     | 1    | 0    |
| R      | SBC12 | NCE12 | 0    |      | SBC13 | NCE13 |      | 0    | SBC14 | NCE14 | 0    |      | SBC15 | NCE15 | 0    |      |
| W      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      | W1C   | W1C   |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0     | 0     | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC8                                 |
| SBC8    | Memory 8 Single-Bit Correction Event |
|         | Write 1 to clear this field.         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                            |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 NCE8  | 1b - Single-bit correction event on Memory 8 detected. NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                            |
| 27 SBC9  | SBC9 Memory 9 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 9 detected. 1b - Single-bit correction event on Memory 9 detected.                                                                                             |
| 26 NCE9  | NCE9 Memory 9 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE9] is enabled. 0b - No non-correctable error event on Memory 9 detected. 1b - Non-correctable error event on Memory 9 detected. |
| 25-24 -  | Reserved                                                                                                                                                                                                                                                                            |
| 23 SBC10 | SBC10 Memory 10 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 10 detected.                                                                                                                                                 |
| 22 NCE10 | NCE10 Memory 10 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE10] is enabled.                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No non-correctable error event on Memory 10 detected. 1b - Non-correctable error event on Memory 10 detected.                                                                                                                                                                       |
| 21-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19 SBC11 | SBC11 Memory 11 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 11 detected. 1b - Single-bit correction event on Memory 11 detected.                                                                                              |
| 18 NCE11 | NCE11 Memory 11 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE11] is enabled. 0b - No non-correctable error event on Memory 11 detected. 1b - Non-correctable error event on Memory 11 detected. |
| 17-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15 SBC12 | SBC12 Memory 12 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 12 detected. 1b - Single-bit correction event on Memory 12 detected.                                                                                              |
| 14 NCE12 | NCE12 Memory 12 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE12] is enabled. 0b - No non-correctable error event on Memory 12 detected. 1b - Non-correctable error event on Memory 12 detected. |
| 13-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11       | SBC13 Memory 13 Single-Bit Correction Event                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC13    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 13 detected. 1b - Single-bit correction event on Memory 13 detected.                                                                                                                                          |
| 10 NCE13 | NCE13 Memory 13 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE13] is enabled. 0b - No non-correctable error event on Memory 13 detected. 1b - Non-correctable error event on Memory 13 detected. |
| 9-8 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 7 SBC14  | SBC14 Memory 14 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 14 detected. 1b - Single-bit correction event on Memory 14 detected.                                                                                              |
| 6 NCE14  | NCE14 Memory 14 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE14] is enabled. 0b - No non-correctable error event on Memory 14 detected. 1b - Non-correctable error event on Memory 14 detected. |
| 5-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3 SBC15  | SBC15 Memory 15 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 15 detected. 1b - Single-bit correction event on Memory 15 detected.                                                                                              |
| 2 NCE15  | NCE15 Memory 15 Non-Correctable Error Event                                                                                                                                                                                                                                              |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                     |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE15] is enabled. 0b - No non-correctable error event on Memory 15 detected. 1b - Non-correctable error event on Memory 15 detected. |
| 1-0     | Reserved                                                                                                                                                                                                                                     |

## 66.23.7 ERM Status Register 2 (SR2)

## Offset

| Register   | Offset   |
|------------|----------|
| SR2        | 18h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC16 | NCE16 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C   | W1C   |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                  |
|---------|-----------------------------------------------------------------------------------------------------------|
| 31      | SBC16                                                                                                     |
| SBC16   | Memory 16 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 1b - Single-bit correction event on Memory 16 detected.                                                                                                                                                                                                                                  |
| 30 NCE16 | NCE16 Memory 16 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR2[ENCIE16] is enabled. 0b - No non-correctable error event on Memory 16 detected. 1b - Non-correctable error event on Memory 16 detected. |
| 29-28 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 27-24 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 23-20 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 19-16 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 15-12 -  | Reserved                                                                                                                                                                                                                                                                                 |
| 11-8 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 7-4 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 3-0 -    | Reserved                                                                                                                                                                                                                                                                                 |

## 66.23.8 ERM Memory a Error Address Register (EAR0 - EAR16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| EARa       | 100h + (a × 10h) |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.23.9 ERM Memory a Syndrome Register (SYN0 - SYN16)

## Offset

For a = 0 to 16:

| Register   | Offset           |
|------------|------------------|
| SYNa       | 104h + (a × 10h) |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

## 66.23.10 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -CORR\_ERR\_CNT16)

## Offset

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT0  | 108h     |
| CORR_ERR_CNT1  | 118h     |
| CORR_ERR_CNT2  | 128h     |
| CORR_ERR_CNT3  | 138h     |
| CORR_ERR_CNT4  | 148h     |
| CORR_ERR_CNT5  | 158h     |
| CORR_ERR_CNT6  | 168h     |
| CORR_ERR_CNT7  | 178h     |
| CORR_ERR_CNT8  | 188h     |
| CORR_ERR_CNT9  | 198h     |
| CORR_ERR_CNT10 | 1A8h     |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Register       | Offset   |
|----------------|----------|
| CORR_ERR_CNT11 | 1B8h     |
| CORR_ERR_CNT12 | 1C8h     |
| CORR_ERR_CNT13 | 1D8h     |
| CORR_ERR_CNT14 | 1E8h     |
| CORR_ERR_CNT15 | 1F8h     |
| CORR_ERR_CNT16 | 208h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.24 ERM\_STDBY\_SRAM register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.24.1 ERM\_STDBY\_SRAM memory map

ERM\_STDBY\_SRAM base address: 4404\_4000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |

## 66.24.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channel.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31   | 30     | 29   | 28   | 27     | 26     | 25   | 24   | 23     | 22     | 21   | 20   | 19   | 18     | 17   | 16   |
|--------|------|--------|------|------|--------|--------|------|------|--------|--------|------|------|------|--------|------|------|
| R      | 0    | ENCIE  | 0    | 0    | Reserv |        |      |      | 0      | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | 0      |      |      |        | ed     |      |      |        | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0      | 0 0  |      | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0    | 0      | 0    | 0    |
| Bits   | 15   | 14     | 13   | 12   | 11     | 10     | 9    | 8    | 7      | 6      | 5    | 4    | 3    | 2      | 1    | 0    |
| R      | 0    | Reserv | 0    | 0    | 0      | Reserv |      | 0    | Reserv | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | ed     |      |      |        | ed     |      |      | ed     | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0    | 0      | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 -      | Reserved                                                                                                                                                                                                                         |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 -      | Reserved                                                                                                                                                                                                                         |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |

## 66.24.3 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channel.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C  | W1C  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0                                            |
| 30      | detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                                  |
| NCE0    | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------|
|         | 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                         |
| 27-24 - | Reserved                                                                                                         |
| 23-20 - | Reserved                                                                                                         |
| 19-16 - | Reserved                                                                                                         |
| 15-12 - | Reserved                                                                                                         |
| 11-8 -  | Reserved                                                                                                         |
| 7-4 -   | Reserved                                                                                                         |
| 3-0 -   | Reserved                                                                                                         |

## 66.24.4 ERM Memory 0 Error Address Register (EAR0)

## Offset

| Register   | Offset   |
|------------|----------|
| EAR0       | 100h     |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.24.5 ERM Memory 0 Syndrome Register (SYN0)

## Offset

| Register   | Offset   |
|------------|----------|
| SYN0       | 104h     |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

Error Reporting Module (ERM)

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

## 66.24.6 ERM Memory 0 Correctable Error Count Register (CORR\_ERR\_CNT0)

## Offset

| Register      | Offset   |
|---------------|----------|
| CORR_ERR_CNT0 | 108h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-8    | Reserved   |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-0     | Memory n Correctable Error Count                                                                                                                                                                                                                                                                                                                                                                                 |
| COUNT   | For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.25 ERM\_eDMA0 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.25.1 ERM\_eDMA0 memory map

ERM\_eDMA0 base address: 4031\_4400h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |

## 66.25.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channel.

## Diagram

<!-- image -->

| Bits   | 31   | 30     | 29   | 28   | 27     | 26     | 25   | 24   | 23     | 22     | 21   | 20   | 19   | 18     | 17   | 16   |
|--------|------|--------|------|------|--------|--------|------|------|--------|--------|------|------|------|--------|------|------|
| R      | 0    | ENCIE  | 0    | 0    | Reserv |        |      | 0    | 0      | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | 0      |      |      |        | ed     |      |      |        | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0      | 0 0  |      | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0    | 0      | 0    | 0    |
| Bits   | 15   | 14     | 13   | 12   | 11     | 10     | 9    | 8    | 7      | 6      | 5    | 4    | 3    | 2      | 1    | 0    |
| R      | 0    | Reserv | 0    | 0    | 0      | Reserv |      | 0    | Reserv | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | ed     |      |      |        | ed     |      |      | ed     | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0    | 0      | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 -      | Reserved                                                                                                                                                                                                                         |
| 25-24     | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
|         | -          |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 5-4     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.25.3 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channel.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C  | W1C  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC0                                 |
|         | Memory 0 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBC0    | Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                                                                      |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15-12 - | Reserved                                                                                                                                                                                                                                                                           |
| 11-8 -  | Reserved                                                                                                                                                                                                                                                                           |
| 7-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3-0 -   | Reserved                                                                                                                                                                                                                                                                           |

## 66.25.4 ERM Memory 0 Error Address Register (EAR0)

## Offset

| Register   | Offset   |
|------------|----------|
| EAR0       | 100h     |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.25.5 ERM Memory 0 Syndrome Register (SYN0)

## Offset

| Register   | Offset   |
|------------|----------|
| SYN0       | 104h     |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                                                 |
|----------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-24 SYNDROME | SYNDROME                                                                                                                 |
| 23-0           | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . Reserved |

## 66.25.6 ERM Memory 0 Correctable Error Count Register (CORR\_ERR\_CNT0)

## Offset

| Register      | Offset   |
|---------------|----------|
| CORR_ERR_CNT0 | 108h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

Error Reporting Module (ERM)

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-0 COUNT | Memory n Correctable Error Count For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.26 ERM\_eDMA1 register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.
- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

Error Reporting Module (ERM)

## 66.26.1 ERM\_eDMA1 memory map

ERM\_eDMA1 base address: 4031\_4800h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |

## 66.26.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channel.

## Diagram

<!-- image -->

## Fields

|   Field | Function   |
|---------|------------|
|      31 | Reserved   |

Table continues on the next page...

Error Reporting Module (ERM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 -      | Reserved                                                                                                                                                                                                                         |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 -      | Reserved                                                                                                                                                                                                                         |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 -      | Reserved                                                                                                                                                                                                                         |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 -      | Reserved                                                                                                                                                                                                                         |
| 13-12     | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8 -   | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.26.3 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channel.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C  | W1C  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15-12 - | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

Error Reporting Module (ERM)

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 11-8    | Reserved   |
| -       |            |
| 7-4     | Reserved   |
| -       |            |
| 3-0     | Reserved   |
| -       |            |

## 66.26.4 ERM Memory 0 Error Address Register (EAR0)

## Offset

| Register   | Offset   |
|------------|----------|
| EAR0       | 100h     |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29    | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR   | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |       |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0     | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13 12 |      | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR   | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |       |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0     | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

## 66.26.5 ERM Memory 0 Syndrome Register (SYN0)

## Offset

| Register   | Offset   |
|------------|----------|
| SYN0       | 104h     |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                                                 |
|----------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-24 SYNDROME | SYNDROME Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -         | Reserved                                                                                                                 |

## 66.26.6 ERM Memory 0 Correctable Error Count Register (CORR\_ERR\_CNT0)

## Offset

| Register      | Offset   |
|---------------|----------|
| CORR_ERR_CNT0 | 108h     |

Error Reporting Module (ERM)

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

## NOTE

Non-correctable errors are considered a serious fault, so the ERM does not provide any mechanism to count non-correctable errors. Only correctable errors are counted.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                         |
| 7-0     | Memory n Correctable Error Count                                                                                                                                                                                                                                                                                                                                                                                 |
| COUNT   | For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.27 ERM register descriptions

You can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes

Based on the design implementation, the following XFR error behavior is evident at the IPS interface.

- Within the ERM memory map, an XFR error is evident at reserved addresses from location 20h to FFh.

Error Reporting Module (ERM)

Error Reporting Module (ERM)

- No XFR error is evident at reserved addresses in memory spaces allocated to each channel. For example: For channel 0, for read/write accesses to reserved address 10Ch, the XFR error is 0.
- For accesses to locations beyond the addresses allocated for the final channel, the XFR error is 1.

## NOTE

- See the chip-specific ERM information at the beginning of this chapter for details on Memory channel mapping.
- To access the channel registers, corresponding memory channel clock must be enabled.

## 66.27.1 ERM memory map

LLCE.ERM\_LLCE base address: 4403\_0000h

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | ERM Configuration Register 0 (CR0)                            |                32 | RW       | 0000_0000h    |
| 4h       | ERM Configuration Register 1 (CR1)                            |                32 | RW       | 0000_0000h    |
| 10h      | ERM Status Register 0 (SR0)                                   |                32 | RW       | 0000_0000h    |
| 14h      | ERM Status Register 1 (SR1)                                   |                32 | RW       | 0000_0000h    |
| 100h     | ERM Memory 0 Error Address Register (EAR0)                    |                32 | R        | 0000_0000h    |
| 104h     | ERM Memory 0 Syndrome Register (SYN0)                         |                32 | R        | 0000_0000h    |
| 108h     | ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0) |                32 | RW       | 0000_0000h    |
| 110h     | ERM Memory 1 Error Address Register (EAR1)                    |                32 | R        | 0000_0000h    |
| 114h     | ERM Memory 1 Syndrome Register (SYN1)                         |                32 | R        | 0000_0000h    |
| 118h     | ERM Memory 1 Correctable Error Count Register (CORR_ERR_CNT1) |                32 | RW       | 0000_0000h    |
| 128h     | ERM Memory 2 Correctable Error Count Register (CORR_ERR_CNT2) |                32 | RW       | 0000_0000h    |
| 130h     | ERM Memory 3 Error Address Register (EAR3)                    |                32 | R        | 0000_0000h    |
| 134h     | ERM Memory 3 Syndrome Register (SYN3)                         |                32 | R        | 0000_0000h    |
| 138h     | ERM Memory 3 Correctable Error Count Register (CORR_ERR_CNT3) |                32 | RW       | 0000_0000h    |
| 140h     | ERM Memory 4 Error Address Register (EAR4)                    |                32 | R        | 0000_0000h    |
| 144h     | ERM Memory 4 Syndrome Register (SYN4)                         |                32 | R        | 0000_0000h    |
| 148h     | ERM Memory 4 Correctable Error Count Register (CORR_ERR_CNT4) |                32 | RW       | 0000_0000h    |
| 150h     | ERM Memory 5 Error Address Register (EAR5)                    |                32 | R        | 0000_0000h    |
| 154h     | ERM Memory 5 Syndrome Register (SYN5)                         |                32 | R        | 0000_0000h    |
| 158h     | ERM Memory 5 Correctable Error Count Register (CORR_ERR_CNT5) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

## Table continued from the previous page...

| Offset   | Register                                                      |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------------------|-------------------|----------|---------------|
| 160h     | ERM Memory 6 Error Address Register (EAR6)                    |                32 | R        | 0000_0000h    |
| 164h     | ERM Memory 6 Syndrome Register (SYN6)                         |                32 | R        | 0000_0000h    |
| 168h     | ERM Memory 6 Correctable Error Count Register (CORR_ERR_CNT6) |                32 | RW       | 0000_0000h    |
| 178h     | ERM Memory 7 Correctable Error Count Register (CORR_ERR_CNT7) |                32 | RW       | 0000_0000h    |
| 188h     | ERM Memory 8 Correctable Error Count Register (CORR_ERR_CNT8) |                32 | RW       | 0000_0000h    |

## 66.27.2 ERM Configuration Register 0 (CR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CR0        | 0h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30    | 29   | 28   | 27    | 26    | 25   | 24   | 23     | 22    | 21   | 20   | 19   | 18    | 17   | 16   |
|--------|------|-------|------|------|-------|-------|------|------|--------|-------|------|------|------|-------|------|------|
| R      | 0    | ENCIE | 0    | 0    | ENCIE |       |      |      | 0      | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 0     |      |      |       | 1     |      |      |        | 2     |      |      |      | 3     |      |      |
| Reset  | 0    | 0     | 0 0  |      | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |
| Bits   | 15   | 14    | 13   | 12   | 11    | 10    | 9    | 8    | 7      | 6     | 5    | 4    | 3    | 2     | 1    | 0    |
| R      | 0    | ENCIE | 0    | 0    | 0     | ENCIE |      | 0    | Reserv | ENCIE | 0    |      | 0    | ENCIE | 0    |      |
| W      |      | 4     |      |      |       | 5     |      |      | ed     | 6     |      |      |      | 7     |      |      |
| Reset  | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0    | 0      | 0     | 0    | 0    | 0    | 0     | 0    | 0    |

## Fields

|   Field | Function   |
|---------|------------|
|      31 | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 ENCIE0 | ENCIE0 Enable Memory 0 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 0 non-correctable error events is disabled. 1b - Interrupt notification of Memory 0 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |
| 27 -      | Reserved                                                                                                                                                                                                                         |
| 26 ENCIE1 | ENCIE1 Enable Memory 1 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 1 non-correctable error events is disabled. 1b - Interrupt notification of Memory 1 non-correctable error events is enabled. |
| 25-24 -   | Reserved                                                                                                                                                                                                                         |
| 23 -      | Reserved                                                                                                                                                                                                                         |
| 22 ENCIE2 | ENCIE2 Enable Memory 2 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 2 non-correctable error events is disabled. 1b - Interrupt notification of Memory 2 non-correctable error events is enabled. |
| 21-20 -   | Reserved                                                                                                                                                                                                                         |
| 19 -      | Reserved                                                                                                                                                                                                                         |
| 18 ENCIE3 | ENCIE3 Enable Memory 3 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 3 non-correctable error events is disabled. 1b - Interrupt notification of Memory 3 non-correctable error events is enabled. |
| 17-16 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 -      | Reserved                                                                                                                                                                                                                         |
| 14 ENCIE4 | ENCIE4 Enable Memory 4 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 4 non-correctable error events is disabled. 1b - Interrupt notification of Memory 4 non-correctable error events is enabled. |
| 13-12 -   | Reserved                                                                                                                                                                                                                         |
| 11 -      | Reserved                                                                                                                                                                                                                         |
| 10 ENCIE5 | ENCIE5 Enable Memory 5 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 5 non-correctable error events is disabled. 1b - Interrupt notification of Memory 5 non-correctable error events is enabled. |
| 9-8 -     | Reserved                                                                                                                                                                                                                         |
| 7 -       | Reserved                                                                                                                                                                                                                         |
| 6 ENCIE6  | ENCIE6 Enable Memory 6 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 6 non-correctable error events is disabled. 1b - Interrupt notification of Memory 6 non-correctable error events is enabled. |
| 5-4 -     | Reserved                                                                                                                                                                                                                         |
| 3 -       | Reserved                                                                                                                                                                                                                         |
| 2 ENCIE7  | ENCIE7 Enable Memory 7 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 7 non-correctable error events is disabled. 1b - Interrupt notification of Memory 7 non-correctable error events is enabled. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 1-0     | Reserved   |

## 66.27.3 ERM Configuration Register 1 (CR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CR1        | 4h       |

## Function

This 32-bit control register configures the interrupt notification capability for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30     | 29   | 28   | 27     | 26     | 25   | 24   | 23   | 22     | 21   | 20   | 19   | 18     | 17   | 16   |
|--------|------|--------|------|------|--------|--------|------|------|------|--------|------|------|------|--------|------|------|
| R      | 0    | ENCIE  | 0    | 0    | Reserv |        |      |      | 0    | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | 8      |      |      |        | ed     |      |      |      | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0      | 0 0  |      | 0      | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |
| Bits   | 15   | 14     | 13   | 12   | 11     | 10     | 9    | 8    | 7    | 6      | 5    | 4    | 3    | 2      | 1    | 0    |
| R      | 0    | Reserv | 0    | 0    | 0      | Reserv |      | 0    | 0    | Reserv | 0    |      | 0    | Reserv |      | 0    |
| W      |      | ed     |      |      |        | ed     |      |      |      | ed     |      |      |      | ed     |      |      |
| Reset  | 0    | 0      | 0    | 0    | 0      | 0      | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0      | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31        | Reserved                                                                                                                                                                                                                         |
| 30 ENCIE8 | ENCIE8 Enable Memory 8 Non-Correctable Interrupt Notification 0b - Interrupt notification of Memory 8 non-correctable error events is disabled. 1b - Interrupt notification of Memory 8 non-correctable error events is enabled. |
| 29-28 -   | Reserved                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25-24 - | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17-16 - | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13-12 - | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9-8     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5-4 -   | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1-0 -   | Reserved   |

## 66.27.4 ERM Status Register 0 (SR0)

## Offset

| Register   | Offset   |
|------------|----------|
| SR0        | 10h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC0 | NCE0 | 0    | SBC1 | NCE1 |      |      |      | SBC2 | NCE2 | 0    |      | SBC3 | NCE3 | 0    |      |
| W      | W1C  | W1C  |      | W1C  | W1C  |      |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | SBC4 | NCE4 | 0    |      | SBC5 | NCE5 |      | 0    | SBC6 | NCE6 | 0    |      | SBC7 | NCE7 |      | 0    |
| W      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      | W1C  | W1C  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SBC0 | SBC0 Memory 0 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 0 detected. 1b - Single-bit correction event on Memory 0 detected.                                                                                            |
| 30 NCE0 | NCE0 Memory 0 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE0] is enabled. 0b - No non-correctable error event on Memory 0 detected. 1b - Non-correctable error event on Memory 0 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                           |
| 27 SBC1 | SBC1 Memory 1 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 1 detected. 1b - Single-bit correction event on Memory 1 detected.                                                                                            |
| 26 NCE1 | NCE1 Memory 1 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE1] is enabled. 0b - No non-correctable error event on Memory 1 detected. 1b - Non-correctable error event on Memory 1 detected. |
| 25-24 - | Reserved                                                                                                                                                                                                                                                                           |
| 23 SBC2 | SBC2 Memory 2 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 2 detected. 1b - Single-bit correction event on Memory 2 detected.                                                                                            |
| 22      | NCE2                                                                                                                                                                                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NCE2    | Memory 2 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE2] is enabled. 0b - No non-correctable error event on Memory 2 detected. 1b - Non-correctable error event on Memory 2 detected.      |
| 21-20 - | Reserved                                                                                                                                                                                                                                                                           |
| 19 SBC3 | SBC3 Memory 3 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 3 detected. 1b - Single-bit correction event on Memory 3 detected.                                                                                            |
| 18 NCE3 | NCE3 Memory 3 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE3] is enabled. 0b - No non-correctable error event on Memory 3 detected. 1b - Non-correctable error event on Memory 3 detected. |
| 17-16 - | Reserved                                                                                                                                                                                                                                                                           |
| 15 SBC4 | SBC4 Memory 4 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 4 detected. 1b - Single-bit correction event on Memory 4 detected.                                                                                            |
| 14 NCE4 | NCE4 Memory 4 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE4] is enabled. 0b - No non-correctable error event on Memory 4 detected. 1b - Non-correctable error event on Memory 4 detected. |
| 13-12   | Reserved                                                                                                                                                                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                                                                                                                    |
| 11 SBC5 | SBC5 Memory 5 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 5 detected. 1b - Single-bit correction event on Memory 5 detected.                                                                                            |
| 10 NCE5 | NCE5 Memory 5 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE5] is enabled. 0b - No non-correctable error event on Memory 5 detected. 1b - Non-correctable error event on Memory 5 detected. |
| 9-8 -   | Reserved                                                                                                                                                                                                                                                                           |
| 7 SBC6  | SBC6 Memory 6 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 6 detected. 1b - Single-bit correction event on Memory 6 detected.                                                                                            |
| 6 NCE6  | NCE6 Memory 6 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE6] is enabled. 0b - No non-correctable error event on Memory 6 detected. 1b - Non-correctable error event on Memory 6 detected. |
| 5-4 -   | Reserved                                                                                                                                                                                                                                                                           |
| 3 SBC7  | SBC7 Memory 7 Single-Bit Correction Event Write 1 to clear this field. 0b - No single-bit correction event on Memory 7 detected. 1b - Single-bit correction event on Memory 7 detected.                                                                                            |

Table continues on the next page...

Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                               |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2          | NCE7                                                                                                                                                                                                                                                                                   |
| NCE7 1-0 - | Memory 7 Non-Correctable Error Event Write 1 to clear this field.This write also clears the corresponding interrupt notification, if CR0[ENCIE7] is enabled. 0b - No non-correctable error event on Memory 7 detected. 1b - Non-correctable error event on Memory 7 detected. Reserved |

## 66.27.5 ERM Status Register 1 (SR1)

## Offset

| Register   | Offset   |
|------------|----------|
| SR1        | 14h      |

## Function

This 32-bit status register reports error events for available channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | SBC8 | NCE8 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | W1C  | W1C  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                             |
|---------|--------------------------------------|
| 31      | SBC8                                 |
| SBC8    | Memory 8 Single-Bit Correction Event |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Write 1 to clear this field. 0b - No single-bit correction event on Memory 8 detected. 1b - Single-bit correction event on Memory 8 detected.                                                                                                                                       |
| 30 NCE8 | NCE8 Memory 8 Non-Correctable Error Event Write 1 to clear this field. This write also clears the corresponding interrupt notification, if CR1[ENCIE8] is enabled. 0b - No non-correctable error event on Memory 8 detected. 1b - Non-correctable error event on Memory 8 detected. |
| 29-28 - | Reserved                                                                                                                                                                                                                                                                            |
| 27-24 - | Reserved                                                                                                                                                                                                                                                                            |
| 23-20 - | Reserved                                                                                                                                                                                                                                                                            |
| 19-16 - | Reserved                                                                                                                                                                                                                                                                            |
| 15-12 - | Reserved                                                                                                                                                                                                                                                                            |
| 11-8 -  | Reserved                                                                                                                                                                                                                                                                            |
| 7-4 -   | Reserved                                                                                                                                                                                                                                                                            |
| 3-0 -   | Reserved                                                                                                                                                                                                                                                                            |

## 66.27.6 ERM Memory a Error Address Register (EAR0 - EAR6)

## Offset

| Register   | Offset   |
|------------|----------|
| EAR0       | 100h     |
| EAR1       | 110h     |
| EAR3       | 130h     |
| EAR4       | 140h     |
| EAR5       | 150h     |
| EAR6       | 160h     |

## Function

Each ERM Memory n Error Address Register is a 32-bit register for capturing the address of the last ECC event in Memoryn, wheren denotes the memory channel. Any attempted write to EARn is ignored.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  | EAR  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-0    | EAR                                                                                                                  |
| EAR     | Memory n Error Address -This field contains the faulting system address of the last recorded ECC event on Memory n . |

Error Reporting Module (ERM)

## 66.27.7 ERM Memory a Syndrome Register (SYN0 - SYN6)

## Offset

| Register   | Offset   |
|------------|----------|
| SYN0       | 104h     |
| SYN1       | 114h     |
| SYN3       | 134h     |
| SYN4       | 144h     |
| SYN5       | 154h     |
| SYN6       | 164h     |

## Function

The ERM Memory n Syndrome Register is a 32-bit register for capturing the calculated syndrome of the last ECC event on Memoryn, wheren denotes the memory channel. Any attempted write to SYNn is ignored. The syndrome value identifies the pertinent bit position on a correctable, single-bit data inversion or a non-correctable, single-bit address inversion. The syndrome value does not provide any additional diagnostic information on non-correctable, multi-bit inversions.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|
| R      | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | SYNDROME | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 31-24    | SYNDROME                                                                                                        |
| SYNDROME | Memory n Syndrome -This field contains the ECCsyndrome associated with the last recorded ECCevent on Memory n . |
| 23-0 -   | Reserved                                                                                                        |

Error Reporting Module (ERM)

Error Reporting Module (ERM)

## 66.27.8 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 - CORR\_ERR\_CNT8)

## Offset

| Register      | Offset   |
|---------------|----------|
| CORR_ERR_CNT0 | 108h     |
| CORR_ERR_CNT1 | 118h     |
| CORR_ERR_CNT2 | 128h     |
| CORR_ERR_CNT3 | 138h     |
| CORR_ERR_CNT4 | 148h     |
| CORR_ERR_CNT5 | 158h     |
| CORR_ERR_CNT6 | 168h     |
| CORR_ERR_CNT7 | 178h     |
| CORR_ERR_CNT8 | 188h     |

## Function

Each 32-bit ERM Memory n Correctable Error Count Register records the count value of the number of correctable ECC error events for Memoryn, wheren denotes the memory channel.

NOTE

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-8    | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-0     | Memory n Correctable Error Count                                                                                                                                                                                                                                                                                                                                                                                 |
| COUNT   | For each correctable error event, the ERMincrements this field's error count value until the counter reaches its maximum value FFh. COUNTvalue will stop when it reaches maximum value FFh and will not wrap even if additional errors occur. Read this field to determine the correctable error count value so far. Write all zeros to this field to reset the counter. Writing a non-zero value has no effect. |

## 66.28 Functional description

## 66.28.1 Single-bit correction events

When a single-bit correction event on Memory n is detected, the ERM:

- Records the event by changing the value of the applicable Status Register bit SRx[SBCn] to 1.
- Increments the correctable error count value (until the counter reaches its maximum value): CORR\_ERR\_CNTn[COUNT].
- Records the corresponding access address that initiated the event in the Memory n Error Address Register: EARn (if this register is present for the channel).
- Stores the corresponding ECC syndrome in the Memory n Error Syndrome Register: SYNn (if this register is present for the channel). This register identifies the bit position of the corrected data on single-bit data inversion.

The ERM holds event information only for the last reported event.

To clear the record of an event, write 1 to SRx[SBCn] to change its value to 0.

To reset the correctable error count value, write all zeros to CORR\_ERR\_CNTn[COUNT].

## Optional interrupt notification for single-bit correction events

The ERM provides an option to generate an interrupt notification upon the report of a single-bit correction event. To enable single-bit correction interrupts for a channel:

1. To enable interrupt notification for single-bit correction events on Memory n
2. Subsequently, when a single-bit correction event on Memory n is detected, the ERM:
- Records the event and address, and stores the ECC syndrome as usual.
- Additionally sends an interrupt notification corresponding to the event.
3. To clear both the record of an event and the corresponding interrupt notification, write 1 to SRx[SBCn] to change its value to 0.

## 66.28.2 Non-correctable error events

When a non-correctable ECC error event on Memory n is detected, the ERM:

- Records the event by changing the value of the applicable Status Register bit: SRx[NCEn] to 1.
- Records the corresponding access address that initiated the event in the Memory n Error Address Register: EARn (if this register is present for the channel).
- Stores the corresponding ECC syndrome in the Memory n Error Syndrome Register: SYNn (if this register is present for the channel).
- In the event of a non-correctable address bit inversion, SYNn identifies the pertinent address bit position.

Error correction code

Error Reporting Module (ERM)

- In the event of a non-correctable, multi-bit data inversion, the syndrome value does not provide any additional diagnostic information.

The ERM holds event information only for the last reported event.

To clear the record of an event, write 1 to SRx[NCEn] to change its value to 0.

## Optional interrupt notification for non-correctable error events

The ERM provides an option to generate an interrupt notification upon the report of a non-correctable ECC event. To enable non-correctable error interrupts for a channel:

1. To enable interrupt notifications for non-correctable error events on Memory n, set CRx[ENCIEn] to 1.
2. Subsequently, when a non-correctable error event on Memory n is detected, the ERM:
- Records the event and address and stores the ECC syndrome as usual.
- Additionally sends an interrupt notification corresponding to the event.
3. To clear both the record of an event and the corresponding interrupt notification, write 1 to SRx[NCEn] to change its value to 0.

NOTE

Parity errors can be mapped to non-correctable errors where error attributes like SYNDROME, ADDRESS are not provided.

## 66.29 Initialization

For each ERM channel supporting memory with ECC, prepare the corresponding memory array before enabling ERM interrupts about errors for that memory.

1. Initialize the memory to a known value so that the correct corresponding ECC codeword is stored.
2. During the memory's initialization, if the ERM captures information about any ECC error event, clear the corresponding SRx[SBCn] or SRx[NCEn] field that stores the record of the event.
3. Program the applicable CRx[ENCIEn] fields to enable ERM interrupts as desired.

## 66.30 Glossary

ECC

## Chapter 67 Fault Collection and Control Unit (FCCU)

## 67.1 Chip-specific FCCU information

## 67.1.1 Chip-boundary FCCU signals

This table lists the FCCU signals on the boundary of this chip.

## Table 592. Chip-boundary FCCU signals

| FCCU signal   | Chip signal   |
|---------------|---------------|
| EOUT0         | FCCU_F0       |
| EOUT1         | FCCU_F1       |

## 67.1.2 Fault mapping

All FCCU faults support FCCU's set or clear injection. See the fault map file attached to this document.

## 67.1.3 Clock frequency

The FCCU SAFECLK is the RC oscillator. The RC oscillator clock provides an independent clock source. The RC oscillator clock frequency is 48 MHz.

## 67.1.4 Single fault signal flow

<!-- image -->

## 67.1.5 FOSU timer interval

The FOSU\_COUNT value determines the FOSU timer interval. On this chip, FOSU\_COUNT = 6\_9780h.

## 67.1.6 Supported internal chip reactions

The short functional reset mentioned in this chapter is equivalent to the chip functional reset that is mentioned throughout this document.

The FCCU in the S32G context does not support 'long functional reset' capability.

## 67.1.7 Supported FCCU EOUT fault output modes (protocols)

This chip supports only the Bi-Stable fault-output mode of FCCU EOUT. Other EOUT fault-output modes and protocols mentioned in this chapter are not supported on this chip.

## 67.1.8 Recommended reaction for the fault NCF[21] NoC Mission\_Fault\_0

You must configure the NCF reaction for NoC Mission\_Fault\_0 as alarm interrupt only, never as functional reset. Then you must configure a software destructive reset inside the interrupt subroutine, to resolve the chip's Fault state.

## 67.1.9 NCFs reaction restriction

For the following NCFs, you must not configure the fault reaction as functional reset:

- 21
- 28
- 47
- 48
- 49
- 59
- 60
- 61
- 62
- 63
- 81
- 82
- 109
- 110
- 111
- 112

You must configure them as either alarm interrupt or NMI. In the interrupt subroutine, you can perform further reaction to create the necessary destructive reset, PoR, or software clearing to clear the NCF source.

## 67.1.10 Clearing FCCU faults

Below are the steps to clear an FCCU fault:

1. Assert NCFx (through source/fake fault).

2. Set NCFx status in FCCU.
3. Wait for FCCU's attempt to clear the status. FCCU does this after the proper reaction. Due to the addition of pipes, it takes 2-3 cycles to deassert the NCF.
4. Clear the fault by writing twice to the NCF status register.

## 67.2 Overview

The FCCU provides a hardware interface to collect faults and to place the device into a safe state when a failure is detected in the device. No CPU intervention is requested for collection and control operations. FCCU offers a systematic approach to fault collection and control. (Master)

## 67.2.1 Block diagram

The following figure represents a top-level diagram of the FCCU module.

<!-- image -->

This table describes the FCCU submodules.

## Table 593. FCCU submodules

| Submodule                              | Description                                                                                                                                                                                           |
|----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| REG intf                               | Includes the register file, the IPS bus interface, the IRQ interface and the parity block (PB) for the configuration registers                                                                        |
| HNSHK blocks (master and slave blocks) | Includes the FSM ability to support the handshake between the REG interface and the FSM unit because of the usage of two asynchronous clocks [CLKPRIM(module clock) and CLKSAFE(RC oscillator clock)] |

Table continues on the next page...

Table 593. FCCU submodules (continued)

| Submodule   | Description                                                                                                   |
|-------------|---------------------------------------------------------------------------------------------------------------|
| FSM unit    | Implements the main functions of FCCU. The FSM also includes the: • Watchdog timer (WDG) • Alarm timer (ALRT) |
| FAULT intf  | Implements the interface for fault conditioning and management                                                |
| EOUTx units | Implement the output stage to manage the EOUT interfaces                                                      |

## 67.2.2 Features

The key features of the FCCU module are these:

- Management of non-critical faults
- HW or SW fault recovery management
- Fault collection from safety relevant modules on the device
- Fault injection (fake faults)
- Collection of test results
- Lockable configuration
- Changes are only possible after entering the CONFIG state
- Supports a transient and a permanent lock
- Configuration changes observed by a watchdog timer
- Configurable fault control
- External reaction (FAULT state): EOUT signaling. Error indication via the pin(s) is controlled by FCCU.
- Internal chip reactions (ALARM state): interrupt request
- Configurable internal chip reactions for each NCF (FAULT state):
- Short functional reset request pulse
- NMI
- No reaction
- IRQ
- In Bi-Stable operational mode, one of the EOUT signals is high to indicate an OK operational state of FCCU.
- After power on, the EOUT signals have high impedance. [8]  They indicate an operational state only after the software configures them.
- In case of a failure event or on software request for error pin indication, the pin(s) are set to faulty state for a minimum time Tmin (see DELTA\_T[DELTA\_T]), even if the software tries to release it before (for the case of error pin configured in Bi-Stable mode only).

The self-checking procedure checks the FCCU circuitry at the start up. The FCCU is operational with the default configuration immediately after the completion of the self-checking procedure. Internal (short functional reset request pulse, interrupt request) and external (EOUT signaling) reactions are statically defined or programmable. The default configuration can be modified only in the Configuration (CONFIG) state. FCCU is designed to function when CLKPRIM is faster than the CLKSAFE clocks.

[8] Actual value depends on device-specific setting at pad level.

## 67.3 Functional description

## 67.3.1 Definitions

In general, the following definitions are applicable for fault management:

- HW recoverable fault: The fault indication is a level-sensitive signal that remains asserted until the fault cause is deasserted. That is, if logical 0 on the fault signal indicates fault, then the status flags are valid as long as the fault line stays at 0. The status is automatically cleared when the fault signal goes to 1. Typically the fault signal is latched external to the FCCU in the module where the fault occurred. The FCCU state transitions are consequently executed on the state changes of the input fault signal. No SW intervention in the FCCU is required to recover the fault condition.
- SW recoverable fault: The fault indication is a signal asserted without a defined time duration. The fault signal is latched in the FCCU. The fault recovery is executed following a SW recovery procedure (status/flag register clearing).

HW recoverable is an option to exclude the handling of error source/s by FCCU management SW, in case it is known that the fault is recoverable by itself when the fault condition is corrected.

For details related to reset interface, see the reset interface section in the chip reference manual.

## 67.3.2 FSM description

The functionality of FCCU is depicted by the FSM state diagram (see Figure 581).

FCCU has four states that are identified with the following meaning:

- CONFIG: Used only to modify the configuration of FCCU from its default. A subset of the FCCU registers, dedicated to define the FCCU configuration (global configuration, reactions to fault, timeout, non-critical fault masking) can be accessed in write mode only in the CONFIG state.

The CONFIG state is accessible only in the NORMAL state and if the configuration is not locked. A permanent configuration lock can be disabled by a reset that also resets the FCCU. The transient lock register is unlocked by writing BCh into it. FCCU gets transiently locked again if an invalid key is written into TRANS\_LOCK[TRANSKEY] (that is, other than BCh). To lock FCCU for configuration, write FFh to PERMNT\_LOCK[PERMNTKEY].

After the release of reset, the state of the transient lock is locked, and the state of the permanent lock is unlocked.

The locking feature only restricts the FSM movement into CONFIG state. After the user enters the CONFIG state and then tries to lock the configuration, the locking of configuration is effective only after FCCU moves to the NORMAL state; it will not be effective in the current CONFIG state.

The CONFIG to NORMAL state transition can be executed by SW or automatically following a timeout condition of the watchdog. In case the timeout information and the SW request for state change to NORMAL appears at the same time, watchdog timeout has the priority and hence the configuration registers (those that are writable only in the CONFIG state) are reset to their default values. The movement to the NORMAL state is made.

The incoming faults, occurring during the configuration phase (CONFIG state) are latched in order to process them when FCCU is moved to the NORMAL state, according to the new configuration.

All pending faults that occur during the CONFIG state result in both of the following:

- Highest-priority state transition
- Interrupt generation (NMI or alarm IRQ)

If the state transition occurs, it gives the reset reaction corresponding to the worst case based on all the faults (pending or non-pending faults) that occurred during the CONFIG state.

- NORMAL: This is FCCU's operating state when no faults are occurring. It is also the default state on the reset exit. Following state transitions occur on one of the following events:
- Unmasked non-critical faults with the timeout disabled: FCCU moves to the FAULT state.
- Unmasked non-critical faults with the timeout enabled: FCCU moves to the ALARM state.
- Masked non-critical faults: FCCU stays in the NORMAL state.

Fault Collection and Control Unit (FCCU)

- ALARM: FCCU moves into the ALARM state when an unmasked non-critical fault occurs and the timeout is enabled. Transition to the ALARM state goes along with an interrupt alarm, if enabled. By definition, this fault may be recovered within a programmable timeout period, before it generates a transition to the FAULT state. The timeout is reinitialized if FCCU enters the NORMAL state. The timeout restarts following the recovery from the FAULT state.
- FAULT: FCCU moves into the FAULT state when one of the following condition occurs:
- Timeout related to a non-critical fault when FCCU is in the ALARM state
- Unmasked non-critical faults with the timeout disabled

The transition from the NORMAL or ALARM to the FAULT state goes along with the generation of:

- Internal chip reaction-NMI interrupt (optional)
- External reaction-EOUT signaling (optional)
- Internal chip reaction-SW option: Soft reaction (Short functional reset request pulse if configured)

After moving to the FAULT state, if there is either a previous pending fault or a new fault for which NMI is enabled, NMI generation takes place.

Multiple faults can occur at the same time.

<!-- image -->

## 67.3.3 Fault priority scheme and nesting

The FAULT state has a higher priority than the ALARM state in case of concurrent fault events (non-critical) that occur in the NORMAL state.

The ALARM to FAULT state transition occurs if a non-critical fault (unmasked and with timeout disabled) is asserted in the ALARM state.

The ALARM to NORMAL state transition occurs only if all the non-critical faults (including the faults that have been collected after the entry in the ALARM state) have been cleared (SW or HW recovery); otherwise the FCCU remains in the ALARM state.

Fault Collection and Control Unit (FCCU)

The FAULT to NORMAL state transition occurs only if all the non-critical faults (including the faults that have been collected after the entry in the FAULT/ALARM state) have been cleared (SW or HW recovery); otherwise the FCCU moves to the ALARM state (if any non-critical fault is still pending and the timeout is not elapsed).

In general, no fault nesting is supported except for the non-critical faults that cause an ALARM to FAULT state transition. In this case, the NCF timer is stopped until the FAULT state is recovered. If FCCU is in the ALARM state and another fault occurs, which has its alarm timeout enabled, then the alarm timer shall not reload and shall not start again.

## 67.3.4 Fault recovery

The following timing diagrams describe the main use cases of FCCU in terms of fault events and related recovery.

A typical sequence related to non-critical fault management (ALARM state), see Figure 582 and Figure 583, is as follows:

1. Non-critical fault assertion
2. FCCU state transition (automatic): NORMAL to ALARM
- Alarm interrupt request (if enabled)
- Timeout running
3. System state: RUN
4. Alarm interrupt management: fault recovery
- FCCU state transition: ALARM to NORMAL

<!-- image -->

Fault Collection and Control Unit (FCCU)

<!-- image -->

A typical sequence related to non-critical fault management (ALARM to FAULT state), see Figure 584, is as follows:

1. Non-critical fault assertion
2. FCCU state transition (automatic): NORMAL to ALARM
- Alarm interrupt request (if enabled)
- Timeout running
3. FCCU state transition (following the timeout trigger): ALARM to FAULT
- NMI assertion (if enabled)
4. NMI interrupt management (if enabled)
- Fault recovery (by software): FCCU state transition: FAULT to NORMAL

<!-- image -->

## 67.3.5 EOUT interface

## Introduction

You use the EOUT[1:0] signals to indicate FCCU's condition to off-chip logic.

## NOTE

For information on the availability and names of these FCCU signals on the boundary of this chip, see the chip-specific FCCU information.

## The FCCU conditions

There are three FCCU conditions:

| Condition     | Description                                                                                                                                                                        |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Faulty        | All of the following are true: • The fault-output (EOUT) timer is running (see How the fault-output (EOUT) timer works in Bi-Stable fault- output mode). • FCCU is in FAULT state. |
| Non-faulty    | All of the following are true: • The fault-output (EOUT) timer is not running. • FCCU is in ALARM or NORMAL state.                                                                 |
| Configuration | All of the following are true: • The fault-output (EOUT) timer is not running. • FCCU is in CONFIG state.                                                                          |

## How the fault-output (EOUT) timer works in Bi-Stable fault-output mode

In Bi-Stable fault-output mode (FOM), FCCU starts the fault-output (EOUT) timer when all of the following are true:

- If the EOUT signals are in Bi-Stable FOM, and the EOUT signals are not programmed to be always low (CFG[FCCU\_SET\_CLEAR]).
- The EOUT timer is not already running.
- FCCU enters the FAULT state as the result of a fault.

When the fault-output (EOUT) timer is already running and a new fault occurs:

- If FCCU is in the CONFIG state: FCCU does not restart the EOUT timer.
- If FCCU is in the NORMAL or ALARM state:
- And ALARM state is enabled for the fault (non-critical): FCCU enters (or remains in) the ALARM state but does not restart the EOUT timer.
- And ALARM state is disabled for the fault (non-critical): FCCU enters the FAULT state and restarts the EOUT timer.
- If FCCU is in the FAULT state: FCCU restarts the fault-output (EOUT) timer.

FCCU stops and reinitializes the fault-output (EOUT) timer when all of the following are true:

- If the EOUT signals are in Bi-Stable fault-output mode (CFG[FOM]), and T min (see DELTA\_T[DELTA\_T]) has expired.

## NOTE

See the chip-specific FCCU information for the fault-output modes supported by this chip.

You can further configure the fault-output modes using the following attributes:

| Attribute          | Field   | Setting used in the example diagrams and tables that follow   |
|--------------------|---------|---------------------------------------------------------------|
| Polarity selection | CFG[PS] | For the faulty indication, EOUT1 is high, and EOUT0 is low.   |

EOUT frequency: This frequency is generated by dividing the CLKSAFE frequency by a fixed factor of 2 18 .

<!-- formula-not-decoded -->

For example, with a CLKSAFE frequency of 16 MHz, this drives a signal of 61 Hz on EOUT.

In case of a failure event or on software request for EOUT indication, the signal(s) are set to the faulty state for a minimum time (Tmin), even if software tries to release it before. If software configures the error pins to OK(1), and if a fault comes trying to drive the pin to NOK(0), then priority is given to the fault indication and the error signals indicate NOK, such as an incoming fault is not masked even when software has set the error signal to high. Also, if the error signals are forced to low by software by writing to CFG[FCCU\_SET\_CLEAR], then the signals shall remain low (or high) for the entire duration of T min . During the T min by a non-software fault, the FCCU FSM moves independently of this signal state (low), and as soon as the timer expires, the pin behavior is dictated by the state in which the FSM finds itself in, and it is not possible to set the signals to OK by software moving FCCU to the CONFIG state, as long as this timer is running. No software intervention is needed to bring the signal from the low state.

Software can bring the pin back to OK state by clearing the faults and waiting for the T min interval to expire, after which the FCCU automatically enters the NORMAL state and the error signal indicates OK.

In case another failure event happens within T min after a first one, the T min counter is restarted.

## 67.3.5.1 Bi-Stable protocol

The encoding scheme is provided in Table 594 and the related timing diagram is shown in Figure 585.

Fault Collection and Control Unit (FCCU)

- All faults that caused FCCU to enter or remain in the FAULT state since FCCU started the fault-output (EOUT) timer have been cleared, causing FCCU to return to the NORMAL state.

## Prepare the EOUT signals to indicate FCCU's condition

- If the EOUT signals are in Bi-Stable fault-output mode (CFG[FOM]), ensure that the EOUT signals are controlled by FCCU's FSM (CFG[FCCU\_SET\_CLEAR]).
- Ensure that the EOUT signals are active (CFG[FCCU\_SET\_AFTER\_RESET]).

## NOTE

If the EOUT signals are in Bi-Stable fault-output mode, you must deactivate and then reactivate the EOUT signals (CFG[FCCU\_SET\_AFTER\_RESET]) to correctly initialize them so they have opposite states.

## More about the EOUT interface

Different fault-output modes (protocols) for the fault-output (EOUT) interface are supported (CFG[FOM]):

- Bi-Stable

## Table 594. Bi-Stable encoding

| Condition     | EOUT[1:0] (CFG[PS] is 0)       | EOUT[1:0] (CFG[PS] is 1)     |
|---------------|--------------------------------|------------------------------|
| Non-faulty    | Static 01                      | Static 10                    |
| Faulty        | Static 10                      | Static 01                    |
| Reset         | High-impedance (no toggling) 1 | High-impedance (no toggling) |
| Configuration | Static 01                      | Static 10                    |

1. Final value depends on device specific settings at pad level.

## NOTE

Figure 585 is formatted to display the behavior in all four conditions (reset, non-faulty, faulty, and configuration), not to imply transitions between one condition and another. In particular, a transition from the faulty condition to the configuration condition is not possible.

<!-- image -->

## 67.3.6 Modes of operation

## 67.3.6.1 Put FCCU in the NORMAL state

## 67.3.6.1.1 Introduction

You put FCCU in the NORMAL state to save changes to the configuration, and to allow FCCU to enter the ALARM or FAULT state when a fault occurs on an enabled fault channel.

## 67.3.6.1.2 About putting FCCU in NORMAL state

When putting FCCU in the NORMAL state:

- If you attempt to lock the configuration while FCCU is in CONFIG state, FCCU does not actually lock the configuration until FCCU leaves CONFIG state-that is, either you put FCCU in the NORMAL state, or FCCU puts itself in the NORMAL state because the Configuration-state timeout interval (CFG\_TO[TO]) expires.
- After you permanently lock the configuration, you must reset FCCU before you can put FCCU in the CONFIG state.

## 67.3.6.1.3 Put FCCU in the NORMAL state

1. Check the FCCU status (STAT[STATUS]).
- If the FCCU status is NORMAL, go to step 6.
- If the FCCU status is CONFIG, go to step 2.

- If the FCCU status is ALARM or FAULT, go to step 4.
2. Run the OP2 operation (see Run an operation).
3. Check the operation status (CTRL[OPS]).
- If the operation status is Successful, FCCU is in the NORMAL state. Go to step 6.
- If the operation status is Aborted, go to step 2.
4. Recover all faults (see Fault recovery).
5. Go to step 1.
6. Lock the configuration if you want to prevent any changes to it:
- To require a key to unlock the configuration, from Supervisor mode, temporarily lock the configuration (TRANS\_LOCK[TRANSKEY]).
- To require a reset of FCCU to unlock the configuration, from Supervisor mode, permanently lock the configuration (PERMNT\_LOCK[PERMNTKEY]).

The configuration is permanently locked until FCCU is reset.

## 67.3.6.2 Manage faults

## 67.3.6.2.1 Introduction

After saving changes to the configuration, you are ready to use FCCU to manage faults.

## 67.3.6.2.2 Determine if there are any unrecovered non-critical faults

Check the unrecovered-fault indicators for the non-critical faults (NCF\_Sa[NCFSn]).

## 67.3.6.2.3 Recover a software-recoverable non-critical fault

1. Resolve the source of the software-recoverable non-critical fault.
2. Unlock the NCF\_Sa registers (NCFK[NCFK]) using a 32-bit write.
3. Initiate clearing of the unrecovered-fault indicator for the software-recoverable non-critical fault (NCF\_Sa[NCFSn]) using a 32-bit write.

FCCU initiates the OP12 operation.

## NOTE

If you want to clear multiple unrecovered-fault indicators and those indicators reside in different NCF\_Sa registers, you must perform steps 2 and 3 for each individual register.

4. Check the operation status (CTRL[OPS]).
- If the operation status is In Progress, go to step 4.
- If the operation status is Successful, go to step 5.
- If the operation status is Aborted, go to step 2.
5. Check the unrecovered-fault indicator for the software-recoverable non-critical fault (NCF\_Sa[NCFSn]).
- If the indicator indicates no unrecovered fault, the fault has been recovered. Stop.
- If the indicator still indicates an unrecovered fault, go to step 2.

## 67.3.6.2.4 Clear the freeze-status indicators

1. Run the OP13 operation (see Run an operation).

Fault Collection and Control Unit (FCCU)

2. Check the operation status (CTRL[OPS]).
- If the operation status is Successful, stop .
- If the operation status is Aborted, go to step 1.

## 67.3.6.3 Run operations

## 67.3.6.3.1 Introduction

You run operations to perform actions such as putting FCCU in the CONFIG state or setting the operation status to Idle. For a complete list of operations you can run, see CTRL[OPR].

## 67.3.6.3.2 About running operations

When running operations:

- FCCU ignores any operations initiated while the operation status is In Progress.
- Certain operations must be unlocked before you can initiate them. After you initiate them, they are locked again.

## 67.3.6.3.3 Run an operation

1. Check the operation status (CTRL[OPS]).
2. Go to step 1 if the operation status is In Progress.
3. Unlock the operation (CTRLK[CTRLK]) using a 32-bit write, if the operation must be unlocked before you can initiate it.

## NOTE

The Control Key (CTRLK) register used in this step and the Control (CTRL) register used in the next step must be written with consecutive instructions. Do not use read-modify-write instructions, such as bit-field instructions, to modify these registers.

4. Initiate the operation (CTRL[OPR]) using a 32-bit write.
5. Check the operation status (CTRL[OPS]).
6. Go to step 5 if the operation status is In Progress.

The operation status is now Idle (OP15 only), Aborted, or Successful.

## 67.3.7 FOSU

The FOSU provides a supervision of the primary fault notification path by analyzing FCCU's behavior for correctness. It waits for any reaction of the FCCU in a fixed time window after a fault is signaled.

The intention of the FOSU is to provide a secondary fault reaction path in most cases when the FCCU fails but not to needlessly propagate a fault which is already handled by the FCCU in a full chip reset. Only a failed primary fault reaction (that is, FCCU's failure) is a reason for the secondary reaction to take over (and generate a destructive reset request).

There is a 'do nothing' input coming from FCCU which indicates that the FCCU is programmed for no reaction for ALL FAULTS. It is a "static" input in the sense that it does not change after FCCU configuration. The FOSU masks the incoming faults with the 'do nothing' control from the FCCU, meaning that a fault is not captured by the FOSU if the 'do nothing' signal is asserted (that is, a disabled fault). There is no minimum pulse width requirement on the fault indication other than what is required by the technology, which is the same as that of the FCCU. FOSU does not monitor FCCU for the case of faults occurring during the CONFIG state.

The FOSU contains a timer with a duration of FOSU\_COUNT, driven by CLKSAFE. The timer is initialized and started on any captured, enabled fault. While the timer is running, any subsequent captured fault will neither restart nor reinitialize the timer. The timer is stopped when the FCCU shows any of the following reactions (the FOSU does not check whether the reaction is the configured one for the faults which occurred):

Fault Collection and Control Unit (FCCU)

- Reset: short functional reset
- IRQ (triggered by ALARM state)
- NMI
- Error out triggered (by FCCU or by SW)

When the timer is stopped, the fault capture logic is cleared to ensure that the timer is not restarted because of faults still 'stuck' in the capture logic. The timer is then restarted by the next new failure indication. When the timer expires, the FOSU's failure indicator output is asserted after it ensures that the fault is enabled and the static "fccu program to do nothing" signal is deasserted. This is because FCCU uses settings after it exits CONFIG state, even if fault captured before the exit.

The FOSU's failure indicator output is connected to one of the MC\_RGM's 'destructive' reset inputs, so its assertion will cause a reset sequence to be initiated starting at DEST0. The FOSU module is reset with the same reset as is used by the FCCU. When this reset is asserted, the FOSU's capture logic is cleared, its timer is kept stopped and in a non-expired state, and its failure indicator output is deasserted.

FOSU is triggered on assertion of enabled fault. In case the triggering fault is disabled, FOSU times out without reaction. NOTE

<!-- image -->

Figure 586. FOSU connections to the FCCU and MC\_RGM

## 67.3.8 Clocking

This module has no clocking considerations.

## 67.3.9 Interrupts

This module has no interrupts.

## 67.4 External signals

This table describes the signals on the boundary of FCCU.

| Signal          | Direction       | Function                                                                                                                                                                                                | Sensitivity     | Clock              |
|-----------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|--------------------|
| Clock and reset | Clock and reset | Clock and reset                                                                                                                                                                                         | Clock and reset | Clock and reset    |
| CLKPRIM         | Input           | Primary Clock-supplies the primary clock.                                                                                                                                                               | Rising edge     | -                  |
| CLKSAFE0        | Input           | Safe Clock 0-supplies one of two 48 MHz clocks for use by various redundant submodules. This clock and CLKSAFE1 are often referred to as the same clock (CLKSAFE).                                      | Rising edge     | -                  |
| CLKSAFE1        | Input           | Safe Clock 1-supplies one of two 48 MHz clocks for use by various redundant submodules. This clock and CLKSAFE0 are often referred to as the same clock (CLKSAFE).                                      | Rising edge     | -                  |
| Fault interface | Fault interface | Fault interface                                                                                                                                                                                         | Fault interface | Fault interface    |
| NCF[127:0]      | Input           | Non-critical Fault Channels-receive indications of non-critical faults from various sources. See the fault map file attached to this document.                                                          | Programmable    | Asynchronous       |
| EOUT interface  | EOUT interface  | EOUT interface                                                                                                                                                                                          | EOUT interface  | EOUT interface     |
| EIN[1:0]        | Input           | Error Inputs-provide the mechanism for FCCU to capture the states that off-chip logic drives on the associated EOUT[1:0] signals. FCCU captures the states in the EINOUT[EIN1] and EINOUT[EIN0] fields. | -               | Asynchronous       |
| EOUT[1:0]       | Output          | Error Outputs-indicate FCCU's condition (faulty, nonfaulty, or configuration) to off-chip logic.                                                                                                        | Programmable    | CLKSAFE0, CLKSAFE1 |
| FOSU interface  | FOSU interface  | FOSU interface                                                                                                                                                                                          | FOSU interface  | FOSU interface     |
| FIF             | Output          | FCCU In Fault-indicates to the FOSU module, if present, that FCCU is recognizing a fault. FCCU asserts and then deasserts this signal in two cases: Case 1                                              | High            | CLKSAFE0, CLKSAFE1 |

Table continues on the next page...

Table continued from the previous page...

| Signal              | Direction   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Sensitivity   | Clock   |
|---------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|---------|
|                     |             | When the EOUT signals are programmed to be always low (CFG[FCCU_SET_CLEAR]), FCCU asserts this signal until the EOUT signals are programmed not to be always low. Case 2 When the EOUT signals are programmed not to be always low (CFG[FCCU_SET_CLEAR]), FCCU asserts this signal when all of the following are true: • FCCU enters the FAULT state as the result of a fault. • If the fault is a non- critical fault, the associated EOUT_SIG_ENa[EOUTENn] field is set to enabled. FCCU deasserts this signal when FCCU leaves the FAULT state. |               |         |
| Interrupt interface |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |               |         |
| NMIOUT              | Output      | Non-maskable Interrupt Output- Sends a non-maskable interrupt request to the processor core or cores when FCCUenters the FAULT state as the result of a non-critical fault for which NMI is enabled as the reaction (NMI_ENa[NMIENn]).                                                                                                                                                                                                                                                                                                             | Low           | CLKPRIM |

## 67.5 Initialization

## 67.5.1 Prepare FCCU for configuration

## 67.5.1.1 Introduction

You prepare FCCU for configuration by first configuring the CONFIG state and then putting FCCU in that state.

## 67.5.1.2 About preparing FCCU for configuration

When preparing FCCU for configuration, keep the following in mind:

- To put FCCU in CONFIG state, FCCU must be in NORMAL state.
- After FCCU is reset, the configuration is temporarily locked. You must temporarily unlock the configuration before you can put FCCU in the CONFIG state.

Fault Collection and Control Unit (FCCU)

- When FCCU is in the CONFIG state, FCCU does not actually save the changes you make to the configuration. To save changes to the configuration, you must manually put FCCU in the NORMAL state. If FCCU automatically leaves the CONFIG state and enters the NORMAL state because the Configuration-state timeout interval (CFG\_TO[TO]) expires (called a Configuration-state timeout), FCCU changes the value of the Configuration (CFG) register to its Configuration-state-timeout value and the value of each of the other configuration registers to its reset value. FCCU also changes the value of the Configuration-State Timeout Interval (CFG\_TO) register to its reset value. For information on the Configuration-state timeout value, see CFG register bit value at different events. For a list of configuration registers, see Configuration registers.

## 67.5.1.3 Configure the CONFIG state

1. Set the Configuration-state timeout interval (CFG\_TO[TO]).
2. Enable the Configuration-state-timeout interrupt signal (IRQ\_EN[CFG\_TO\_IEN]), if you want FCCU to request an interrupt when a Configuration-state timeout occurs.

## 67.5.1.4 Put FCCU in the CONFIG state

1. Unlock the configuration temporarily (TRANS\_LOCK[TRANSKEY]) in Supervisor mode.
2. Check the FCCU status (STAT[STATUS]).
- If the FCCU status is CONFIG, FCCU is in the CONFIG state. Stop.
- If the FCCU status is NORMAL, go to step 3.
- If the FCCU status is ALARM or FAULT, go to step 5.
3. Run the OP1 operation (see Run an operation).
4. Check the operation status (CTRL[OPS]).
- If the operation status is Successful, FCCU is in the CONFIG state. Stop.
- If the operation status is Aborted, the configuration is probably permanently locked. Go to step 7.
5. Recover all faults (see Fault recovery).
6. Go to step 2.
7. Reset FCCU.

## 67.5.2 Configure FCCU

## 67.5.2.1 Introduction

You configure FCCU so it functions according to the needs of your particular application.

## 67.5.2.2 About configuring FCCU

When configuring FCCU:

- If you enable a non-critical fault channel but disable all reactions for that channel, FCCU changes state when necessary but does not perform any reaction because reactions are disabled. If you enable reactions for a non-critical fault channel but disable that channel, and FCCU is in the NORMAL state when a fault occurs on the channel, FCCU does not enter the ALARM or FAULT state and therefore does not perform any reaction.

## 67.5.2.3 Configure the non-critical fault channels

For each non-critical fault channel that you want FCCU to monitor:

1. Set the recovery type (NCF\_CFGa[NCFCn]).
2. Enable at least one type of Fault-state reaction:
- Chip functional reset (NCFS\_CFGa[NCFSCn])

- Non-maskable interrupt (NMI\_ENa[NMIENn])
- EOUT signaling (EOUT\_SIG\_ENa[EOUTENn])

## NOTE

If you enable the chip functional reset as the type of Fault-state reaction for a channel, enable at least one other type of Fault-state reaction for the channel or enable the ALARM state (step 4) for the channel.

3. Set the Alarm-state timeout interval (NCF\_TO[TO]), if you plan to enable the ALARM state for any non-critical fault channel.

## NOTE

Ensure that the Alarm-state timeout interval is less than the FOSU module's timeout interval; otherwise, FOSU generates a chip reset every time a fault occurs on the channel. The FOSU timeout interval (FOSU\_COUNT) is a chip-specific value. See the chip-specific FCCU information.

4. Enable the ALARM state (NCF\_TOEa[NCFTOEn]) for any non-critical fault channel for which you want FCCU to enter the ALARM state before entering the FAULT state.
5. Enable the Alarm-state reaction (IRQ\_ALARM\_ENa[IRQENn]) for each non-critical fault channel for which you enabled the ALARM state.
6. Enable the corresponding NCF\_Ea[NCFEn] field for each non-critical fault channel that you want FCCU to monitor.

## 67.6 Application information

## 67.6.1 Use cases and limitations

## Configuration guidelines

Follow these guidelines to configure FCCU:

- If you want FCCU to react to a fault on a non-critical fault channel:
- Enable the channel (Non-critical Fault Enable (NCF\_E0 - NCF\_E3)).
- Enable at least one type of Fault-state reaction for the channel: chip reset (Non-critical Fault-State Configuration (NCFS\_CFG0 - NCFS\_CFG7)), fault-output (EOUT) signaling (Non-critical Fault-State EOUT Signaling Enable (EOUT\_SIG\_EN0 - EOUT\_SIG\_EN3)), or non-maskable interrupt (Non-critical Fault-State Non-maskable-InterruptRequest Enable (NMI\_EN0 - NMI\_EN3)).
- If you enable chip reset as the type of Fault-state reaction for the channel (Non-critical Fault-State Configuration (NCFS\_CFG0 - NCFS\_CFG7)), enable either ALARM state (Non-critical-Fault Alarm-State Timeout Enable (NCF\_TOE0 - NCF\_TOE3)) or at least one other type of Fault-state reaction for the channel: fault-output (EOUT) signaling (Non-critical Fault-State EOUT Signaling Enable (EOUT\_SIG\_EN0 - EOUT\_SIG\_EN3)) or non-maskable interrupt (Non-critical Fault-State Non-maskable-Interrupt-Request Enable (NMI\_EN0 - NMI\_EN3)).
- If you enable ALARM state for the channel (Non-critical-Fault Alarm-State Timeout Enable (NCF\_TOE0 - NCF\_TOE3)), enable the Alarm-state reaction (Non-critical Alarm-State Interrupt-Request Enable (IRQ\_ALARM\_EN0 - IRQ\_ALARM\_EN3)).
- If you enable ALARM state for the channel (Non-critical-Fault Alarm-State Timeout Enable (NCF\_TOE0 -NCF\_TOE3)), make sure the Alarm-state timer interval (Non-critical-Fault Alarm-State Timeout Interval (NCF\_TO)) is less than the FOSU module's timer interval; otherwise, FOSU generates a chip reset every time a fault occurs on the channel. The FOSU timer interval (FOSU\_COUNT) is chip-specific. See the chip-specific FCCU information.

## Recommendations to configure FCCU

1. After a power on, or 'destructive' reset (when initiated by the assertion of the chip reset pin, RESET\_B), where both system and FCCU are reset, the following steps could be followed to configure FCCU:
- a. Check and clear any pending fault status

Fault Collection and Control Unit (FCCU)

- b. Verify FCCU is in NORMAL state, else repeat step(a) above
- c. Configure FCCU
2. After any 'functional' reset of the system, arising out of a reset request from FCCU or other sources, the following steps could be followed to reconfigure FCCU:
- a. If active, wait for the Error out T min to expire
- b. Check and clear fault status
- c. Error pin moves to "non faulty" state, once fault status is cleared and T min expires
- d. Verify FCCU is in NORMAL state, else repeat step(a) above
- e. Read and verify value in NCF\_En
- f. Reconfigure FCCU, if necessary

## 67.7 Register descriptions

## 67.7.1 FCCU register descriptions

The FCCU registers are listed in the table below. Any address offset not explicitly mentioned in this table is reserved.

The FCCU supports word (32-bit), half-word (16-bit), and byte (8-bit) read and write accesses.

Follow these register-access guidelines:

- Do not read from or write to any addresses that are not shown in the following table. Doing so may or may not result in a transfer error.
- Do not write to any of the configuration registers unless FCCU is in the CONFIG state. Doing so results in a transfer error.
- Do not write to the Transient Configuration Lock (TRANS\_LOCK) or Permanent Configuration Lock (PERMNT\_LOCK) registers unless your code runs in the Supervisor mode. Doing so results in a transfer error.

For each possible NCF failure source, a different reaction-including no reaction-is configurable through the use of NMI, IRQ, and short reset selection registers. It is not possible for a single event upset to switch off all reactions on failures as implementation is per fault source (but it will be possible to switch them all off by SW if intended). Failures themselves are not able to disable all reactions and indications.

## 67.7.1.1 FCCU memory map

FCCU base address: 4030\_C000h

| Offset    | Register                                                       |   Width (In bits) | Access   | Reset value   |
|-----------|----------------------------------------------------------------|-------------------|----------|---------------|
| 0h        | Control (CTRL)                                                 |                32 | RW       | 0000_00C0h    |
| 4h        | Control Key (CTRLK)                                            |                32 | W        | 0000_0000h    |
| 8h        | Configuration (CFG)                                            |                32 | RW       | 0000_0000h    |
| 1Ch - 28h | Non-critical Fault Configuration (NCF_CFG0 - NCF_CFG3)         |                32 | RW       | FFFF_FFFFh    |
| 4Ch - 68h | Non-critical Fault-State Configuration (NCFS_CFG0 - NCFS_CFG7) |                32 | RW       | 0000_0000h    |
| 80h - 8Ch | Non-critical Fault Status (NCF_S0 - NCF_S3)                    |                32 | RW       | 0000_0000h    |
| 90h       | Non-critical Fault Key (NCFK)                                  |                32 | W        | 0000_0000h    |

Table continues on the next page...

## Table continued from the previous page...

| Offset      | Register                                                                           |   Width (In bits) | Access   | Reset value   |
|-------------|------------------------------------------------------------------------------------|-------------------|----------|---------------|
| 94h - A0h   | Non-critical Fault Enable (NCF_E0 - NCF_E3)                                        |                32 | RW       | 0000_0000h    |
| A4h - B0h   | Non-critical-Fault Alarm-State Timeout Enable (NCF_TOE0 - NCF_TOE3)                |                32 | RW       | FFFF_FFFFh    |
| B4h         | Non-critical-Fault Alarm-State Timeout Interval (NCF_TO)                           |                32 | RW       | 0003_A980h    |
| B8h         | Configuration-State Timeout Interval (CFG_TO)                                      |                32 | RW       | 0000_0005h    |
| BCh         | IO Control (EINOUT)                                                                |                32 | RW       | See section   |
| C0h         | Status (STAT)                                                                      |                32 | R        | 0000_0010h    |
| C4h         | Normal-to-Alarm Freeze Status (N2AF_STATUS)                                        |                32 | R        | 0000_0000h    |
| C8h         | Alarm-to-Fault Freeze Status (A2FF_STATUS)                                         |                32 | R        | 0000_0000h    |
| CCh         | Normal-to-Fault Freeze Status (N2FF_STATUS)                                        |                32 | R        | 0000_0000h    |
| D0h         | Fault-to-Alarm Freeze Status (F2AF_STATUS)                                         |                32 | R        | 0000_0000h    |
| DCh         | Non-critical Fault Fake (NCFF)                                                     |                32 | RW       | 0000_0000h    |
| E0h         | IRQ Status (IRQ_STAT)                                                              |                32 | RW       | 0000_0000h    |
| E4h         | IRQ Enable (IRQ_EN)                                                                |                32 | RW       | 0000_0000h    |
| F0h         | Transient Configuration Lock (TRANS_LOCK)                                          |                32 | RW       | 0000_0000h    |
| F4h         | Permanent Configuration Lock (PERMNT_LOCK)                                         |                32 | RW       | 0000_0000h    |
| F8h         | Delta T (DELTA_T)                                                                  |                32 | RW       | 0000_0000h    |
| FCh - 108h  | Non-critical Alarm-State Interrupt-Request Enable (IRQ_ALARM_EN0 - IRQ_ALARM_EN3)  |                32 | RW       | 0000_0000h    |
| 10Ch - 118h | Non-critical Fault-State Non-maskable-Interrupt-Request Enable (NMI_EN0 - NMI_EN3) |                32 | RW       | 0000_0000h    |
| 11Ch - 128h | Non-critical Fault-State EOUT Signaling Enable (EOUT_SIG_EN0 - EOUT_SIG_EN3)       |                32 | RW       | 0000_0000h    |
| 12Ch        | Alarm-State Timer (TMR_ALARM)                                                      |                32 | R        | 0003_A980h    |
| 134h        | Configuration-State Timer (TMR_CFG)                                                |                32 | R        | 000F_FFFFh    |
| 138h        | Fault-Output Timer (TMR_ETMR)                                                      |                32 | R        | 0000_0000h    |

## 67.7.1.2 Control (CTRL)

## Offset

| Register   | Offset   |
|------------|----------|
| CTRL       | 0h       |

## Function

Initiates and indicates the status of operations-and enables the Debug mode.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    |      |      |      |      |      |      |      | 0    |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | DEBU | 0    | OPS  |      | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      | G    |      |      |      |      |      |      | OPR  |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 30-29 - | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 28-10 - | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 9 DEBUG | Debug Mode Enable Specifies whether the Debug mode is enabled. If so, FCCUenters the Debug mode when the Debug signal is asserted. When FCCUenters the Debug mode, it halts operation and remains in the state it was in before it entered this mode. FOSU does not halt when FCCU enters the Debug mode. Therefore, FOSU can still cause a reset if a fault occurs while FCCU is in the Debug mode. NOTE 0b - Disabled 1b - Enabled |
| 8 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 7-6 OPS | Operation Status This field can be read and cleared (via OP15 operation) by the software.                                                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 00b - Idle 01b - In progress 10b - Aborted 11b - Successful                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 5 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 4-0 OPR | Operation Run Initiates operations that perform actions such as putting FCCUin the CONFIG state or setting the operation status to Idle. For information on how to run operations, see Run operations. FCCU ignores any write to this field while the operation status (CTRL[OPS]) is "In progress". After completion of an operation, FCCU sets this field to OP0. The following events result in an operation status (CTRL[OPS]) of "Aborted": • Writing to a NCF_Sa register (which automatically initiates the OP12 operation) without first successfully unlocking the register (NCFK[NCFK]) • Initiating an OP1 operation when FCCU is not in the NORMAL state or the configuration is locked • Initiating an OP1, or OP2, operation without first unlocking the operation (CTRLK[CTRLK]) 00000 OP0-No operation 00001 OP1-Applies only when the configuration is unlocked, when FCCU is in the NORMAL state, and immediately after you unlock the operation (CTRLK[CTRLK]). Put FCCU in the CONFIG state. 00010 OP2-Applies only immediately after you unlock the operation (CTRLK[CTRLK]). Put FCCU in the NORMAL state. 00011 Reserved 00100 Reserved 00101 Reserved 00110 Reserved 00111 Reserved 01000 Reserved 01001 Reserved 01010 Reserved 01011 Reserved 01100 OP12-Do not initiate this operation; it is automatically initiated by the FCCU. A NCF_Sa register status clear operation is in progress. 01101 OP13-Clear the freeze status registers. 01110 OP14-Do not initiate this operation; it is automatically initiated by the FCCU. A Configuration-state timeout is in progress. For more information, see Configuration registers. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                        |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 01111 OP15-Set the operation status (CTRL[OPS]) to Idle. 10000 Reserved 10001 Reserved 10010 Reserved 10011 Reserved 10100 Reserved 10101-11110 Forbidden. Writing any of these values returns an operation status (CTRL[OPS]) of "Aborted" with no side effect. 11111 Reserved |

## 67.7.1.3 Control Key (CTRLK)

## Offset

| Register   | Offset   |
|------------|----------|
| CTRLK      | 4h       |

## Function

See CTRLK[CTRLK].

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| W      | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| W      | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK | CTRLK |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function                     |
|---------|------------------------------|
| 31-0    | Locked-Operation Control Key |
| CTRLK   |                              |

Table continues on the next page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Writable only with a 32-bit write. Unlocks locked operations (CTRL[OPR]) so you can initiate them. For information on how to unlock locked operations before you initiate them, see Run an operation. • Youmustinitiate an operation in the FCCUregister access that immediately follows the one that unlocks it; otherwise, the operation is again locked. • Reading from this register always returns the value 0000_0000h. NOTE Operations not listed here are not locked and do not need to be unlocked. 9137_56AFh: Unlock OP1. 825A_132Bh: Unlock OP2. Any other value: Do nothing. |

## 67.7.1.4 Configuration (CFG)

## Offset

| Register   | Offset   |
|------------|----------|
| CFG        | 8h       |

## Function

Writable only when FCCU is in the CONFIG state. Changed by FCCU to another value when the chip resets FCCU, a Configuration-state timeout occurs, or you run an OP31 operation. See CFG register bit value at different events for more information. Specifies the global configuration for FCCU.

NOTE

If you specify a new value for any of the fields in this register that affect the EOUT signals while the fault-output (EOUT) timer is running (FCCU is indicating a fault on the EOUT signals), FCCU does not use the new settings you specified until after the fault-output (EOUT) timer expires (FCCU stops indicating a fault on the EOUT signals).

## Diagram

<!-- image -->

| Bits   | 31        | 30       | 29       | 28        | 27        | 26        | 25       | 24    | 23          | 22          | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|-----------|----------|----------|-----------|-----------|-----------|----------|-------|-------------|-------------|----------|----------|----------|----------|----------|----------|
| R      | Reserved  | Reserved | Reserved | Reserved  | Reserved  | Reserved  | Reserved | FCCU_ | FCCU_SET_CL | FCCU_SET_CL | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |           |          |          |           |           |           |          | SE... | EAR         | EAR         |          |          |          |          |          |          |
| Reset  | 0         | 0        | 0        | 0         | 0         | 0         | 0        | 0     | 0           | 0           | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15        | 14       | 13       | 12        | 11        | 10        | 9        | 8     | 7           | 6           | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserv ed | Reserved | Reserved | Reserv ed | Reserv ed | Reserv ed | PS       |       | FOM         |             | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |           |          |          |           |           |           | PS       |       |             |             |          |          |          |          |          |          |
| Reset  | 0         | 0        | 0        | 0         | 0         | 0         | 0        | 0     | 0           | 0           | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field                    | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|--------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 -                  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 24 FCCU_SET_AF TER_RESET | Fault-Output (EOUT) Activate For fault-output (EOUT) signaling, controls whether the EOUT signals are active. 0b - Inactive (the EOUT signals are in a high-impedance state) 1b - Active (the EOUT signals indicate FCCU's condition)                                                                                                                                                                                                                                                                                                           |
| 23-22 FCCU_SET_CL EAR    | Fault-Output (EOUT) Control Applies only to Bi-Stable fault-output mode (CFG[FOM]) and when the EOUT signals are active (CFG[FCCU_SET_AFTER_RESET]). Controls whether the fault-output (EOUT) signals are managed by FCCU's FSM. 00b - Controlled by the FSM 01b - Always low 10b - Controlled by the FSM 11b - High until a fault occurs on a channel, regardless of whether that fault is disabled; thereafter, controlled by the FSM. Note: FCCU ignores an attempt to write this value if the fault-output (EOUT) timer is already running. |
| 21-20 -                  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 19-16 -                  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 15 -                     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 14-13 -                  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 12 -                     | Reserved Always write the reset value to this field.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 11 -                     | Reserved Always write the reset value to this field.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 10 -                     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 9                        | Fault-Output (EOUT) Polarity Selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PS      | Applies to fault-output (EOUT) signaling and controls the polarity of the signals for fault-output mode indications that hold the signals low or high (versus toggling them or placing them in a high-impedance state). Applies only to Bi-Stable fault-output mode (for all indications). 0b - For the faulty indication, EOUT1 is high, and EOUT0 is low. 1b - For the faulty indication, EOUT1 is low, and EOUT0 is high.                               |
| 8-6 FOM | Fault-Output (EOUT) Mode For fault-output (EOUT) signaling, controls the protocol of the signaling. 000b - Reserved 001b - Reserved 010b - Bi-Stable 011b - Reserved 100b - Reserved 101b - Test 0 (controlled by the EINOUT register; EOUT1 is an output; EOUT0 is an input) 110b - Test 1 (controlled by the EINOUT register; EOUT1 and EOUT0 are both outputs) 111b - Test 2 (controlled by the EINOUT register; EOUT1 is an input; EOUT0 is an output) |
| 5-0 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                   |

## 67.7.1.5 Non-critical Fault Configuration (NCF\_CFG0 - NCF\_CFG3)

## Offset

| Register   | Offset   |
|------------|----------|
| NCF_CFG0   | 1Ch      |
| NCF_CFG1   | 20h      |
| NCF_CFG2   | 24h      |
| NCF_CFG3   | 28h      |

## Function

See NCF\_CFGa[NCFCn].

| Non-critical Fault Configuration (NCF_CFG0 -   |        | NCF_CFGa[NCFCn] fields (value of n)   | NCF_CFGa[NCFCn] fields (value of n)   |
|------------------------------------------------|--------|---------------------------------------|---------------------------------------|
| NCF_CFG3) register                             | Offset | Most significant (leftmost) bit       | Least significant (rightmost) bit     |
| 0                                              | 1Ch    | 31                                    | 0                                     |
| 1                                              | 20h    | 63                                    | 32                                    |
| 2                                              | 24h    | 95                                    | 64                                    |
| 3                                              | 28h    | 127                                   | 96                                    |

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R W    | NCFC 31 | NCFC 30 | NCFC 29 | NCFC 28 | NCFC 27 | NCFC 26 | NCFC 25 | NCFC 24 | NCFC 23 | NCFC 22 | NCFC 21 | NCFC 20 | NCFC 19 | NCFC 18 | NCFC 17 | NCFC 16 |
| Reset  | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R W    | NCFC 15 | NCFC 14 | NCFC 13 | NCFC 12 | NCFC 11 | NCFC 10 | NCFC 9  | NCFC 8  | NCFC 7  | NCFC 6  | NCFC 5  | NCFC 4  | NCFC 3  | NCFC 2  | NCFC 1  | NCFC 0  |
| Reset  | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 NCFCn | Non-critical Fault Configuration n Writable only when FCCU is in the CONFIG state. Changed by FCCU to its reset value when a Configuration-state timeout occurs. Controls the recovery type (HW or SW) of the associated non-critical fault channel (n). For information on how to configure the non-critical fault channels, see Configure the non-critical fault channels. Configure a non-critical fault channel as hardware-recoverable only if the source continues to indicate a fault on the fault channel's input (NCFn) until the condition that caused the fault is no longer true; otherwise, configure the non-critical fault channel as software- recoverable. NOTE For the mapping of the NCF_CFGa[NCFCn] fields among registers, see the earlier table in this register description. 0b - Hardware-recoverable 1b - Software-recoverable |

## 67.7.1.6 Non-critical Fault-State Configuration (NCFS\_CFG0 - NCFS\_CFG7)

## Offset

For a = 0 to 7:

| Register   | Offset         |
|------------|----------------|
| NCFS_CFGa  | 4Ch + (a × 4h) |

## Function

See NCFS\_CFGa[NCFSCn].

| Non-critical Fault- State Configuration (NCFS_CFG0 - NCFS_CFG7) register   | Offset   | NCFS_CFGa[NCFSCn] fields (value of n)   | NCFS_CFGa[NCFSCn] fields (value of n)   |
|----------------------------------------------------------------------------|----------|-----------------------------------------|-----------------------------------------|
| Non-critical Fault- State Configuration (NCFS_CFG0 - NCFS_CFG7) register   | Offset   | Most significant (leftmost) bit         | Least significant (rightmost) bit       |
| 0                                                                          | 4Ch      | 15                                      | 0                                       |
| 1                                                                          | 50h      | 31                                      | 16                                      |
| 2                                                                          | 54h      | 47                                      | 32                                      |
| 3                                                                          | 58h      | 63                                      | 48                                      |
| 4                                                                          | 5Ch      | 79                                      | 64                                      |
| 5                                                                          | 60h      | 95                                      | 80                                      |
| 6                                                                          | 64h      | 111                                     | 96                                      |
| 7                                                                          | 68h      | 127                                     | 112                                     |

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19     | 18     | 17     | 16     |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|
| R W    | NCFSC15 | NCFSC15 | NCFSC14 | NCFSC14 | NCFSC13 | NCFSC13 | NCFSC12 | NCFSC12 | NCFSC11 | NCFSC11 | NCFSC10 | NCFSC10 | NCFSC9 | NCFSC9 | NCFSC8 | NCFSC8 |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0      | 0      | 0      |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3      | 2      | 1      | 0      |
| R W    | NCFSC7  | NCFSC7  | NCFSC6  | NCFSC6  | NCFSC5  | NCFSC5  | NCFSC4  | NCFSC4  | NCFSC3  | NCFSC3  | NCFSC2  | NCFSC2  | NCFSC1 | NCFSC1 | NCFSC0 | NCFSC0 |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0      | 0      | 0      |

## Fields

| Field                                                                                                                                                                                                                       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30: NCFSC15 29-28: NCFSC14 27-26: NCFSC13 25-24: NCFSC12 23-22: NCFSC11 21-20: NCFSC10 19-18: NCFSC9 17-16: NCFSC8 15-14: NCFSC7 13-12: NCFSC6 11-10: NCFSC5 9-8: NCFSC4 7-6: NCFSC3 5-4: NCFSC2 3-2: NCFSC1 1-0: NCFSC0 | Non-critical Fault-State Configuration n Writable only when FCCU is in the CONFIG state. Changed by FCCU to its reset value when a Configuration-state timeout occurs. Controls whether the chip functional reset is enabled as a Fault-state reaction for the associated non-critical fault channel (n). When the chip functional reset is enabled for an enabled non-critical fault channel, a fault on that channel causes FCCU to assert the rst_sfunc_b signal whenFCCUenters the FAULTstate. For information on howto configure the non-critical fault channels, see Configure the non-critical fault channels. For the mapping of the NCFS_CFGa[NCFSCn] fields among registers, see the earlier table in this register description. 00b - Disabled 01b - Enabled (rst_sfunc_b) (short) 10b - Reserved 11b - Disabled |

## 67.7.1.7 Non-critical Fault Status (NCF\_S0 - NCF\_S3)

## Offset

| Register   | Offset   |
|------------|----------|
| NCF_S0     | 80h      |
| NCF_S1     | 84h      |
| NCF_S2     | 88h      |
| NCF_S3     | 8Ch      |

## Function

See NCF\_Sa[NCFSn].

| Non-critical Fault Status (NCF_S0 -   |        | NCF_Sa[NCFSn] fields (value of n)   | NCF_Sa[NCFSn] fields (value of n)   |
|---------------------------------------|--------|-------------------------------------|-------------------------------------|
| NCF_S3) register                      | Offset | Most significant (leftmost) bit     | Least significant (rightmost) bit   |
| 0                                     | 80h    | 31                                  | 0                                   |
| 1                                     | 84h    | 63                                  | 32                                  |
| 2                                     | 88h    | 95                                  | 64                                  |
| 3                                     | 8Ch    | 127                                 | 96                                  |

## Diagram

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      | NCFS 31 | NCFS 30 | NCFS 29 | NCFS 28 | NCFS 27 | NCFS 26 | NCFS 25 | NCFS 24 | NCFS 23 | NCFS 22 | NCFS 21 | NCFS 20 | NCFS 19 | NCFS 18 | NCFS 17 | NCFS 16 |
| W      | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | NCFS 15 | NCFS 14 | NCFS 13 | NCFS 12 | NCFS 11 | NCFS 10 | NCFS 9  | NCFS 8  | NCFS 7  | NCFS 6  | NCFS 5  | NCFS 4  | NCFS 3  | NCFS 2  | NCFS 1  | NCFS 0  |
| W      | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     | W1C     |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 NCFSn | Non-critical Fault Status n Indicates whether there is an unrecovered fault on the associated non-critical fault channel (n). To recover a software-recoverable non-critical fault, which includes clearing its unrecovered-fault indicator, see Recover a software-recoverable non-critical fault. FCCU clears the unrecovered-fault indicator for a hardware-recoverable non-critical fault automatically when the source no longer indicates a fault on the fault channel's input signal; if you attempt to clear the unrecovered-fault indicator for a hardware-recoverable non-critical fault, FCCU does not clear the indicator and does not indicate an error. NOTE For the mapping of the NCF_Sa[NCFSn] fields among registers, see the earlier table in this register description. 0b - No unrecovered fault 1b - Unrecovered fault |

## 67.7.1.8 Non-critical Fault Key (NCFK)

## Offset

| Register   | Offset   |
|------------|----------|
| NCFK       | 90h      |

## Function

See NCFK[NCFK].

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK | NCFK |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Non-critical Fault Key Writable only with a 32-bit write. Unlocks the NCF_Sa registers so you can write to them while recovering a software-recoverable non-critical fault. For information on how to unlock the NCF_Sa registers before writing to them, see Recover a software-recoverable non-critical fault. • You must write to one of the NCF_Sa registers immediately after unlocking it (that is, in the FCCU register access that immediately follows the one that unlocks them); otherwise the registers are again locked. If you want to write to multiple NCF_Sa registers, you must unlock each register immediately before you write to it. • Reading from this register always returns the value 0000_0000h. NOTE AB34_98FEh: Unlock. |
| NCFK    | Any other value: Do nothing.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

## 67.7.1.9 Non-critical Fault Enable (NCF\_E0 - NCF\_E3)

## Offset

| Register   | Offset   |
|------------|----------|
| NCF_E0     | 94h      |
| NCF_E1     | 98h      |
| NCF_E2     | 9Ch      |
| NCF_E3     | A0h      |

## Function

See NCF\_Ea[NCFEn].

| Non-critical Fault Enable (NCF_E0 -   |        | NCF_Ea[NCFEn] fields (value of n)   | NCF_Ea[NCFEn] fields (value of n)   |
|---------------------------------------|--------|-------------------------------------|-------------------------------------|
| NCF_E3) register                      | Offset | Most significant (leftmost) bit     | Least significant (rightmost) bit   |
| 0                                     | 94h    | 31                                  | 0                                   |
| 1                                     | 98h    | 63                                  | 32                                  |
| 2                                     | 9Ch    | 95                                  | 64                                  |
| 3                                     | A0h    | 127                                 | 96                                  |

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R W    | NCFE 31 | NCFE 30 | NCFE 29 | NCFE 28 | NCFE 27 | NCFE 26 | NCFE 25 | NCFE 24 | NCFE 23 | NCFE 22 | NCFE 21 | NCFE 20 | NCFE 19 | NCFE 18 | NCFE 17 | NCFE 16 |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R W    | NCFE 15 | NCFE 14 | NCFE 13 | NCFE 12 | NCFE 11 | NCFE 10 | NCFE 9  | NCFE 8  | NCFE 7  | NCFE 6  | NCFE 5  | NCFE 4  | NCFE 3  | NCFE 2  | NCFE 1  | NCFE 0  |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field   | Function                                                                                                                                                                                        |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Non-critical Fault Enable n                                                                                                                                                                     |
| NCFEn   | Writable only when FCCU is in the CONFIG state. Changed by FCCU to its reset value when a Configuration-state timeout occurs. Controls whether the associated non-critical fault channel (n) is |

Table continues on the next page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | enabled. When a non-critical fault channel is enabled, a fault on that channel causes FCCU to leave the NORMAL state and enter the FAULT state (or ALARM state if enabled for the channel). For information on how to configure the non-critical fault channels, see Configure the non-critical fault channels. For the mapping of the NCF_Ea[NCFEn] fields among registers, see the earlier table in this register description. 0b - Disabled 1b - Enabled |

## 67.7.1.10 Non-critical-Fault Alarm-State Timeout Enable (NCF\_TOE0 - NCF\_TOE3)

## Offset

| Register   | Offset   |
|------------|----------|
| NCF_TOE0   | A4h      |
| NCF_TOE1   | A8h      |
| NCF_TOE2   | ACh      |
| NCF_TOE3   | B0h      |

## Function

See NCF\_TOEa[NCFTOEn].

| Non-critical-Fault Alarm-State Timeout Enable (NCF_TOE0 -   |        | NCF_TOEa[NCFTOEn] fields (value of n)   | NCF_TOEa[NCFTOEn] fields (value of n)   |
|-------------------------------------------------------------|--------|-----------------------------------------|-----------------------------------------|
| NCF_TOE3) register                                          | Offset | Most significant (leftmost) bit         | Least significant (rightmost) bit       |
| 0                                                           | A4h    | 31                                      | 0                                       |
| 1                                                           | A8h    | 63                                      | 32                                      |
| 2                                                           | ACh    | 95                                      | 64                                      |
| 3                                                           | B0h    | 127                                     | 96                                      |

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R W    | NCFT OE31 | NCFT OE30 | NCFT OE29 | NCFT OE28 | NCFT OE27 | NCFT OE26 | NCFT OE25 | NCFT OE24 | NCFT OE23 | NCFT OE22 | NCFT OE21 | NCFT OE20 | NCFT OE19 | NCFT OE18 | NCFT OE17 | NCFT OE16 |
| Reset  | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R W    | NCFT OE15 | NCFT OE14 | NCFT OE13 | NCFT OE12 | NCFT OE11 | NCFT OE10 | NCFT OE9  | NCFT OE8  | NCFT OE7  | NCFT OE6  | NCFT OE5  | NCFT OE4  | NCFT OE3  | NCFT OE2  | NCFT OE1  | NCFT OE0  |
| Reset  | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         |

## Fields

| Field        | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 NCFTOEn | Non-critical-Fault Alarm-State Timeout Enable n Writable only when FCCU is in the CONFIG state. Changed by FCCU to its reset value when a Configuration-state timeout occurs. Controls whether the ALARM state is enabled for the associated non-critical fault channel (n). When the ALARM state is enabled for an enabled non-critical fault channel, a fault on that channel causes FCCU to leave the NORMAL state and enter the ALARM state instead of FAULT state. If the fault is not recovered within the Alarm-state timeout interval, then FCCU leaves the ALARM state and enters the FAULT state. For information on how to configure the non-critical fault channels, see Configure the non-critical fault channels. For the mapping of the NCF_TOEa[NCFTOEn] fields among registers, see the earlier table in this register description. 0b - Disabled 1b - Enabled |

## 67.7.1.11 Non-critical-Fault Alarm-State Timeout Interval (NCF\_TO)

## Offset

| Register   | Offset   |
|------------|----------|
| NCF_TO     | B4h      |

## Function

See NCF\_TO[TO]

Fault Collection and Control Unit (FCCU)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 1    | 0    | 1    | 0    | 1    | 0    | 0    | 1    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 TO | Non-critical-Fault Alarm-State Timeout Interval Writable only when FCCU is in the CONFIG state. Changed by FCCU to its reset value when a Configuration-state timeout occurs. Controls the maximum amount of time that FCCU can be in the ALARM state ( T Max Alarm ) according to this equation: T Max Alarm = TO × T CLKSAFE where T CLKSAFE is the safe-clock period. If FCCU enters the ALARM state (because a fault occurs on an enabled non-critical fault channel for which the ALARM state is enabled) and this timeout interval expires (called an Alarm-state timeout), then FCCU leaves the ALARM state and enters the FAULT state. Make sure the Alarm-state timeout interval is less than the FOSUmodule's timeout interval; otherwise, a fault that occurs while FCCU is in the ALARM state can cause FOSU to generate a chip reset. The FOSUtimeout interval (FOSU_COUNT) is chip-specific. See the chip-specific FCCU information. NOTE |

## 67.7.1.12 Configuration-State Timeout Interval (CFG\_TO)

## Offset

| Register   | Offset   |
|------------|----------|
| CFG_TO     | B8h      |

## Function

See CFG\_TO[TO]

Fault Collection and Control Unit (FCCU)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | TO   |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-3 -  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 2-0 TO  | Configuration-State Timeout Interval Writable only when FCCU is in the NORMAL, ALARM, or FAULT state (not in the CONFIG state). Changed by FCCU to its reset value when a Configuration-state timeout occurs. Not accessible while a Configuration-state timeout (OP14 operation) is in progress. Controls the maximum amount of time that FCCU can be in the CONFIG state ( T Max configuration ) according to this equation: T Max configuration = T CLKSAFE × 2 (TO + 13) where T CLKSAFE is the safe-clock period. If you put FCCUintheCONFIGstateandthis timeout interval expires (called a Configuration-state timeout), then FCCU: • Automatically leaves the CONFIG state and enters the NORMAL state • Changes the value of the Configuration (CFG) register to its Configuration-state-timeout value and the value of each of the other configuration registers to its reset value. For information on the Configuration (CFG) register's Configuration-state-timeout value, see CFG register bit value at different events. For a list of configuration registers, see Configuration registers. |

## 67.7.1.13 IO Control (EINOUT)

## Offset

| Register   | Offset   |
|------------|----------|
| EINOUT     | BCh      |

## Function

The EINOUT register allows the following operations typically in the NORMAL state:

- To control the EOUT[1] output level when the FCCU is configured in "Test1" or "Test0" fault output mode (CFG[FOM])

Fault Collection and Control Unit (FCCU)

Fault Collection and Control Unit (FCCU)

- To control the EOUT[0] output level when the FCCU is configured in "Test1" or "Test2" fault output mode (CFG[FOM])
- to observe the state of signals at EIN[1:0] pins

The following table shows Bi-Stable encoding.

## Table 595. Bi-Stable encoding

| Mode = CFG[FOM]   | EOUT[0]   | EOUT[1]   |
|-------------------|-----------|-----------|
| Test1             | output    | output    |
| Test2             | output    | input     |
| Test0             | input     | output    |

## NOTE

Because of the resynchronization stage of the EOUT interface, there is a latency of a few CLKSAFE cycles following a write/read operation of the EINOUT register.

<!-- image -->

1. Reset value varies as per the corresponding EIN signal.

## Fields

| Field   | Function                                                                                                                                       |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-6 -  | Reserved                                                                                                                                       |
| 5 EIN1  | Error Input 1 Applies only when the EOUT signals are active (FCCU_SET_AFTER_RESET). Indicates the state of the EIN1 signal. 0b - Low 1b - High |
| 4 EIN0  | Error Input 0                                                                                                                                  |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                      |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Applies only when the EOUT signals are active (FCCU_SET_AFTER_RESET). Indicates the state of the EIN0 signal. 0b - Low 1b - High                                                                                                                                                                                                                                                              |
| 3-2 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                      |
| 1 EOUT1 | EOUT1 Error out 1 (significant only if the CFG.FOM = Test1 or Test0 => EOUT[1] configured in output mode). The EOUT1 set/clear the respective EOUT[1] output signal if CFG.FOM = 110 or 101, otherwise it is a "don't-care" value. When the configuration watchdog timer expires, FCCU changes the value of this field to its reset value. NOTE 0b - force EOUT[1] = 0 1b - force EOUT[1] = 1 |
| 0 EOUT0 | EOUT0 Error out 0 (significant only if the CFG.FOM = Test1 or Test2 => EOUT[0] configured in output mode). The EOUT0 set/clear the respective EOUT[0] output signal if CFG.FOM = 110 or 111, otherwise it is a "don't care" value. When the configuration watchdog timer expires, FCCU changes the value of this field to its reset value. NOTE 0b - force EOUT[0] = 0 1b - force EOUT[0] = 1 |

## 67.7.1.14 Status (STAT)

## Offset

| Register   | Offset   |
|------------|----------|
| STAT       | C0h      |

## Function

This register indicates the following:

- States that FCCU is driving on the EOUT signals
- Whether FCCU is in a faulty condition

## · Current state of FCCU

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21             | 20             | 19    | 18     | 17     | 16     |
|--------|------|------|------|------|------|------|------|------|------|------|----------------|----------------|-------|--------|--------|--------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0              | 0              | 0     | 0      | 0      | 0      |
| W      |      |      |      |      |      |      |      |      |      |      |                |                |       |        |        |        |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0              | 0              | 0     | 0      | 0      | 0      |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5              | 4              | 3     | 2      | 1      | 0      |
| R      |      |      |      |      |      |      |      |      |      |      | PhysicErrorPin | PhysicErrorPin | ESTAT | STATUS | STATUS | STATUS |
| W      |      |      |      |      |      |      |      |      |      |      |                |                |       |        |        |        |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0              | 1              | 0     | 0      | 0      | 0      |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                 |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-6 -             | Reserved                                                                                                                                                                                                                                                                                                 |
| 5-4 PhysicErrorPin | EOUT Signal States Applies only when the EOUT signals are active (CFG[FCCU_SET_AFTER_RESET]). Indicates the states that FCCU is driving on the EOUT signals. 00b - EOUT1 is low; EOUT0 is low. 01b - EOUT1 is low; EOUT0 is high. 10b - EOUT1 is high; EOUT0 is low. 11b - EOUT1 is high; EOUT0 is high. |
| 3 ESTAT            | FCCU Faulty Condition Indicates whether FCCUis in faulty condition (as indicated by the EOUTsignals). For more information, see The FCCU conditions. 0b - Not in faulty condition (in non-faulty or configuration condition) 1b - In faulty condition                                                    |
| 2-0 STATUS         | FCCU State Indicates the current state of FCCU 000b - NORMAL 001b - CONFIG 010b - ALARM 011b - FAULT 100b - Reserved                                                                                                                                                                                     |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                        |
|---------|-------------------------------------------------|
|         | 101b - Reserved 110b - Reserved 111b - Reserved |

## 67.7.1.15 Normal-to-Alarm Freeze Status (N2AF\_STATUS)

## Offset

| Register    | Offset   |
|-------------|----------|
| N2AF_STATUS | C4h      |

## Function

See N2AF\_STATUS[NAFS].

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | NAFS | NAFS | NAFS | NAFS | NAFS | NAFS | NAFS | NAFS |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                               |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -  | Reserved                                                                                                                                                                                                               |
| 7-0     | Normal-to-Alarm Freeze Status                                                                                                                                                                                          |
| NAFS    | Used only for testing and debugging. Indicates whether FCCU left the NORMAL state and entered the ALARM state since the last time this register was cleared and, if so, which non-critical fault caused FCCU to do so. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | To clear this register and the other freeze status registers, see Clear the freeze- status indicators. NOTE 00h: No Normal-to-Alarm-state transition (cleared) 01h: NCF0 10h: NCF1 ... 7Fh: NCF126 80h: NCF127 ... FFh: Multiple Normal-to-Alarm-state transitions |

## 67.7.1.16 Alarm-to-Fault Freeze Status (A2FF\_STATUS)

## Offset

| Register    | Offset   |
|-------------|----------|
| A2FF_STATUS | C8h      |

## Function

Used only for testing and debugging. Indicates whether FCCU left the ALARM state and entered the FAULT state since the last time this register was cleared and, if so, which type of fault caused FCCU to do so.

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-10 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 9-8 AF_SRC | Alarm-to-Fault Source Used only for testing and debugging. Indicates the type of fault that caused FCCUtoleave the ALARMstate and enter the FAULT state since the last time this register was cleared. To clear this register and the other freeze status registers, see Clear the freeze- status indicators. NOTE 00b - No Alarm-to-Fault-state fault 01b - Reserved 10b - Non-critical fault 11b - Multiple Alarm-to-Fault-state faults                                                                                                                                                                                           |
| 7-0 AFFS   | Alarm-to-Fault Freeze Status Used only for testing and debugging. Indicates whether FCCUleft the ALARMstate and entered theFAULT state since the last time this register was cleared and, if so, which fault caused FCCU to do so. To clear this register and the other freeze status registers, see Clear the freeze- status indicators. NOTE 00h: No Alarm-to-Fault-state transition (cleared) 01h: NCF0 (due to an Alarm-state timeout) 10h: NCF1 (due to an Alarm-state timeout) ... 7Fh: NCF126 (due to an Alarm-state timeout) 80h: NCF127 (due to an Alarm-state timeout) ... FFh: Multiple Alarm-to-Fault-state transitions |

## 67.7.1.17 Normal-to-Fault Freeze Status (N2FF\_STATUS)

## Offset

| Register    | Offset   |
|-------------|----------|
| N2FF_STATUS | CCh      |

## Function

Used only for testing and debugging. Indicates whether FCCU left the NORMAL state and entered the FAULT state since the last time this register was cleared and, if so, which type of fault caused FCCU to do so.

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25     | 24     | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|--------|--------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |        |        |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9      | 8      | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | NF_SRC | NF_SRC | NFFS | NFFS | NFFS | NFFS | NFFS | NFFS | NFFS | NFFS |
| W      |      |      |      |      |      |      |        |        |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-10 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 9-8 NF_SRC | Normal-to-Fault Source Used only for testing and debugging. Indicates the type of fault that caused FCCU to leave the NORMAL state and enter the FAULT state since the last time this register was cleared. To clear this register and the other freeze status registers, see Clear the freeze- status indicators. NOTE 00b - No Normal-to-Fault-state fault 01b - Reserved 10b - Non-critical fault 11b - Multiple Normal-to-Fault-state faults |
| 7-0 NFFS   | Normal-to-Fault Freeze Status Used only for testing and debugging. Indicates whether FCCU left the NORMAL state and entered the FAULT state since the last time this register was cleared and, if so, which fault caused FCCU to do so. To clear this register and the other freeze status registers, see Clear the freeze- status indicators. NOTE                                                                                              |

Table continues on the next page...

Fault Collection and Control Unit (FCCU)

Table continued from the previous page...

| Field   | Function                                                                                                                                               |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 00h: No Normal-to-Fault-state transition (cleared) 01h: NCF0 10h: NCF1 ... 7Fh: NCF126 80h: NCF127 ... FFh: Multiple Normal-to-Fault-state transitions |

## 67.7.1.18 Fault-to-Alarm Freeze Status (F2AF\_STATUS)

## Offset

| Register    | Offset   |
|-------------|----------|
| F2AF_STATUS | D0h      |

## Function

See F2AF\_STATUS[FAFS].

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29     | 28     | 27     | 26     | 25     | 24     | 23     | 22     | 21     | 20     | 19     | 18     | 17     | 16     |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| R      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| W      |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |
| Reset  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| Bits   | 15     | 14     | 13     | 12     | 11     | 10     | 9      | 8      | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| R      | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS | 0 FAFS |
| W      |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |
| Reset  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

## Fields

| Field   | Function   |
|---------|------------|
| 31-9    | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 8-0 FAFS | Fault-to-Alarm Freeze Status Used only for testing and debugging. Indicates whether FCCUleft the FAULTstate and enteredtheALARM state since the last time this register was cleared and, if so, which non-critical fault caused FCCU to do so. To clear this register and the other freeze status registers, see Clear the freeze- status indicators. NOTE 00h: No Fault-to-Alarm-state transition (cleared) 01h: NCF0 10h: NCF1 ... 7Fh: NCF126 80h: NCF127 ... FFh: Multiple Fault-to-Alarm-state transitions |

## 67.7.1.19 Non-critical Fault Fake (NCFF)

## Offset

| Register   | Offset   |
|------------|----------|
| NCFF       | DCh      |

## Function

This register contains a unique code to set a non-critical fault in mutually exclusive mode by the external FAULT interface (signal setting). It allows the SW emulation of the non-critical faults, by injecting the fault directly in the FAULT root, to verify the entire path and reaction. The reaction following a fake non-critical fault cannot be masked.

This is a write-only register with a set of codes corresponding to each non-critical fault injection.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|------|------|------|------|------|------|------|------|------|-------|-------|-------|-------|-------|-------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| W      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |       |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| W      |      |      |      |      |      |      |      |      |      | FNCFC | FNCFC | FNCFC | FNCFC | FNCFC | FNCFC | FNCFC |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-7 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 6-0 FNCFC | FNCFC Fake non-critical fault code Writing to this field injects fake faults; writing 00 and the default value being 0 renders different results. NOTE 00h: Fake non-critical fault injection at non-critical fault source 0 01h: Fake non-critical fault injection at non-critical fault source 1 02h: Fake non-critical fault injection at non-critical fault source 2 ... 7Fh: Fake non-critical fault injection at non-critical fault source 127 |

## 67.7.1.20 IRQ Status (IRQ\_STAT)

## Offset

| Register   | Offset   |
|------------|----------|
| IRQ_STAT   | E0h      |

## Function

This register provides the FCCU interrupt status related to the following events:

- Configuration-state timeout error
- Alarm interrupt
- NMI interrupt

Fault Collection and Control Unit (FCCU)

Fault Collection and Control Unit (FCCU)

The configuration-state timeout interrupt is asserted if both IRQ\_STAT[CFG\_TO\_STAT] and IRQ\_EN[CFG\_TO\_IEN] bits are asserted. It is cleared when a 1 is written to the IRQ\_STAT[CFG\_TO\_STAT] bit.

The NMI and ALARM interrupts are asserted and cleared according to the FCCU state. The status bits of the IRQ\_STAT trace the status of the related interrupt lines.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20        | 19        | 18        | 17          | 16          |
|--------|------|------|------|------|------|------|------|------|------|------|------|-----------|-----------|-----------|-------------|-------------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         | 0         | 0         | 0           | 0           |
| W      |      |      |      |      |      |      |      |      |      |      |      |           |           |           |             |             |
| Reset  | 0    | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0         | 0         | 0         | 0           | 0           |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4         | 3         | 2         | 1           | 0           |
| R      |      |      |      |      |      | 0    |      |      |      |      |      | Reserv ed | Reserv ed | NMI_ STAT | ALRM _ST... | CFG_T O_... |
| W      |      |      |      |      |      |      |      |      |      |      |      |           |           |           |             | W1C         |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         | 0         | 0         | 0           | 0           |

## Fields

| Field         | Function                                                                                                           |
|---------------|--------------------------------------------------------------------------------------------------------------------|
| 31-5 -        | Reserved                                                                                                           |
| 4 -           | Reserved                                                                                                           |
| 3 -           | Reserved                                                                                                           |
| 2 NMI_STAT    | NMI Interrupt Status 0b - NMI interrupt is OFF 1b - NMI interrupt is ON                                            |
| 1 ALRM_STAT   | Alarm Interrupt Status 0b - Alarm interrupt is OFF 1b - Alarm interrupt is ON                                      |
| 0 CFG_TO_STAT | Configuration-State Timeout Status 0b - No configuration-stat timeout error 1b - Configuration-state timeout error |

## 67.7.1.21 IRQ Enable (IRQ\_EN)

## Offset

| Register   | Offset   |
|------------|----------|
| IRQ_EN     | E4h      |

## Function

This register is used to configure enabling of interrupt related to the "Configuration-state timeout error".

The configuration-state timeout interrupt is asserted if both the IRQ\_STAT[CFG\_TO\_STAT] and IRQ\_EN[CFG\_TO\_IEN] fields are set to 1.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                            |
|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-4 -       | Reserved                                                                                                                                            |
| 3 -          | Reserved                                                                                                                                            |
| 2-1 -        | Reserved                                                                                                                                            |
| 0 CFG_TO_IEN | Configuration-State Timeout Interrupt Enable 0b - Configuration-state timeout interrupt disabled 1b - Configuration-state timeout interrupt enabled |

## 67.7.1.22 Transient Configuration Lock (TRANS\_LOCK)

## Offset

| Register   | Offset   |
|------------|----------|
| TRANS_LOCK | F0h      |

## Function

See TRANS\_LOCK[TRANSKEY]

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-9 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 8-0 TRANSKEY | Transient Configuration Lock Writable only by code running in Supervisor mode. Temporarily locks and unlocks the configuration. Locking the configuration prevents FCCU from entering the CONFIG state. For information about putting FCCU in configuration, see Prepare FCCU for configuration and Configure FCCU. You can write to this field when FCCUis in any state, but the lock will not get into effect until FCCU is in the NORMAL state. NOTE BCh: Unlock. Any other value: Lock. |

## 67.7.1.23 Permanent Configuration Lock (PERMNT\_LOCK)

## Offset

| Register    | Offset   |
|-------------|----------|
| PERMNT_LOCK | F4h      |

## Function

See PERMNT\_LOCK[PERMNTKEY]

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|------|------|------|------|------|------|------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| W      |      |      |      |      |      |      |      |           |           |           |           |           |           |           |           |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| W      |      |      |      |      |      |      |      | PERMNTKEY | PERMNTKEY | PERMNTKEY | PERMNTKEY | PERMNTKEY | PERMNTKEY | PERMNTKEY | PERMNTKEY | PERMNTKEY |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-9 -        | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 8-0 PERMNTKEY | Permanent Configuration Lock Writable only by code running in the Supervisor mode. Permanently locks the configuration, which prevents FCCU from entering the CONFIG state until FCCU is reset. For information about putting FCCU in configuration, see Prepare FCCU for configuration and Configure FCCU. You can write to this field when FCCUis in any state, but the lock will not get into effect until FCCU is in NORMAL state. NOTE FFh: Lock. Any other value: Do nothing. |

## 67.7.1.24 Delta T (DELTA\_T)

## Offset

| Register   | Offset   |
|------------|----------|
| DELTA_T    | F8h      |

## Function

The DELTA\_T register is used for programming the value of delta\_T constant (see DELTA\_T), in microseconds.

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                                                      |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -      | Reserved                                                                                                                                                                                                                                                      |
| 29-16 -      | Reserved                                                                                                                                                                                                                                                      |
| 15-14 -      | Reserved                                                                                                                                                                                                                                                      |
| 13-0 DELTA_T | Minimum Fault-Output (EOUT) Timer Interval Applies only to Bi-Stable mode (CFG[FOM]). Controls the minimum amount of time ( T min ) that the fault-output (EOUT) timer runs according to this equation: T min = (250+ DELTA_T) µs * (48000/CLKSAFE freq KHz ) |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                  |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | The durations shown for the DELTA_T values depend on CLKSAFE signals. For frequency of CLKSAFEsignals see the chip-specific FCCUinformation). Also see chip's data sheet for the trimmed frequency variation (for example, δF var ). NOTE |

## 67.7.1.25 Non-critical Alarm-State Interrupt-Request Enable (IRQ\_ALARM\_EN0 - IRQ\_ALARM\_EN3)

## Offset

| Register      | Offset   |
|---------------|----------|
| IRQ_ALARM_EN0 | FCh      |
| IRQ_ALARM_EN1 | 100h     |
| IRQ_ALARM_EN2 | 104h     |
| IRQ_ALARM_EN3 | 108h     |

## Function

See IRQ\_ALARM\_ENa[IRQENn].

| Non-critical Alarm- State Interrupt- Request Enable (IRQ_ALARM_EN0 IRQ_ALARM_EN3) register   | Offset   | IRQ_ALARM_ENa[IRQENn] fields (value of n)   | IRQ_ALARM_ENa[IRQENn] fields (value of n)   |
|----------------------------------------------------------------------------------------------|----------|---------------------------------------------|---------------------------------------------|
| -                                                                                            | Offset   | Most significant (leftmost) bit             | Least significant (rightmost) bit           |
| 0                                                                                            | 0FCh     | 31                                          | 0                                           |
| 1                                                                                            | 100h     | 63                                          | 32                                          |
| 2                                                                                            | 104h     | 95                                          | 64                                          |
| 3                                                                                            | 108h     | 127                                         | 96                                          |

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | IRQEN 31 | IRQEN 30 | IRQEN 29 | IRQEN 28 | IRQEN 27 | IRQEN 26 | IRQEN 25 | IRQEN 24 | IRQEN 23 | IRQEN 22 | IRQEN 21 | IRQEN 20 | IRQEN 19 | IRQEN 18 | IRQEN 17 | IRQEN 16 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    | IRQEN 15 | IRQEN 14 | IRQEN 13 | IRQEN 12 | IRQEN 11 | IRQEN 10 | IRQEN 9  | IRQEN 8  | IRQEN 7  | IRQEN 6  | IRQEN 5  | IRQEN 4  | IRQEN 3  | IRQEN 2  | IRQEN 1  | IRQEN 0  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 IRQENn | Non-critical Alarm-State Interrupt-Request Enable n Writable only when FCCU is in the CONFIG state. Changed by FCCU to its reset value when a Configuration-state timeout occurs. Controls whether the interrupt request is enabled as the Alarm-state reaction for the associated non-critical fault channel (n). When the ALARM state and the Alarm-state interrupt request are enabled for an enabled non-critical fault channel, a fault on that channel causesFCCU to assert the irq_alarm signal when FCCUenters the ALARM state; irq_alarm remains asserted untilFCCU is in the NORMAL state. For information on how to configure the non-critical fault channels, see Configure the non-critical fault channels. For the mapping of the IRQ_ALARM_ENa[IRQENn] fields among registers, see the earlier table in this register description. 0b - Disabled 1b - Enabled |

## 67.7.1.26 Non-critical Fault-State Non-maskable-Interrupt-Request Enable (NMI\_EN0 - NMI\_EN3)

## Offset

| Register   | Offset   |
|------------|----------|
| NMI_EN0    | 10Ch     |
| NMI_EN1    | 110h     |
| NMI_EN2    | 114h     |
| NMI_EN3    | 118h     |

## Function

See NMI\_ENa[NMIENn].

Fault Collection and Control Unit (FCCU)

| Non-critical Fault- State Non-maskable- Interrupt-Request Enable (NMI_EN0 -   |        | NMI_ENa[NMIENn] fields (value of n)   | NMI_ENa[NMIENn] fields (value of n)   |
|-------------------------------------------------------------------------------|--------|---------------------------------------|---------------------------------------|
| NMI_EN3) register                                                             | Offset | Most significant (leftmost) bit       | Least significant (rightmost) bit     |
| 0                                                                             | 10Ch   | 31                                    | 0                                     |
| 1                                                                             | 110h   | 63                                    | 32                                    |
| 2                                                                             | 114h   | 95                                    | 64                                    |
| 3                                                                             | 118h   | 127                                   | 96                                    |

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | NMIE N31 | NMIE N30 | NMIE N29 | NMIE N28 | NMIE N27 | NMIE N26 | NMIE N25 | NMIE N24 | NMIE N23 | NMIE N22 | NMIE N21 | NMIE N20 | NMIE N19 | NMIE N18 | NMIE N17 | NMIE N16 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    | NMIE N15 | NMIE N14 | NMIE N13 | NMIE N12 | NMIE N11 | NMIE N10 | NMIE N9  | NMIE N8  | NMIE N7  | NMIE N6  | NMIE N5  | NMIE N4  | NMIE N3  | NMIE N2  | NMIE N1  | NMIE N0  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 NMIENn | Non-critical Fault-State Non-maskable-Interrupt-Request Enable n Writable only when FCCU is in the CONFIG state. Changed by FCCU to its reset value when a Configuration-state timeout occurs. Controls whether the non-maskable interrupt request is enabled as a Fault-state reaction for the associated non-critical fault channel (n). When the non-maskable interrupt request is enabled for an enabled non-critical fault channel, a fault on that channel causes FCCU to assert the NMIOUT signal when FCCU enters the FAULT state; NMIOUT remains asserted until FCCU exits FAULT state. For information on how to configure the non-critical fault channels, see Configure the non-critical fault channels. For the mapping of the NMI_ENa[NMIENn] fields among registers, see the earlier table in this register description. 0b - Disabled 1b - Enabled |

Fault Collection and Control Unit (FCCU)

## 67.7.1.27 Non-critical Fault-State EOUT Signaling Enable (EOUT\_SIG\_EN0 - EOUT\_SIG\_EN3)

## Offset

| Register     | Offset   |
|--------------|----------|
| EOUT_SIG_EN0 | 11Ch     |
| EOUT_SIG_EN1 | 120h     |
| EOUT_SIG_EN2 | 124h     |
| EOUT_SIG_EN3 | 128h     |

## Function

See EOUT\_SIG\_ENa[EOUTENn].

| Non-critical Fault- State EOUT Signaling Enable (EOUT_SIG_EN0 - EOUT_SIG_EN3) register   | Offset   | EOUT_SIG_ENa[EOUTENn] fields (value of n)   | EOUT_SIG_ENa[EOUTENn] fields (value of n)   |
|------------------------------------------------------------------------------------------|----------|---------------------------------------------|---------------------------------------------|
|                                                                                          | Offset   | Most significant (leftmost) bit             | Least significant (rightmost) bit           |
| 0                                                                                        | 11Ch     | 31                                          | 0                                           |
| 1                                                                                        | 120h     | 63                                          | 32                                          |
| 2                                                                                        | 124h     | 95                                          | 64                                          |
| 3                                                                                        | 128h     | 127                                         | 96                                          |

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R W    | EOUT EN31 | EOUT EN30 | EOUT EN29 | EOUT EN28 | EOUT EN27 | EOUT EN26 | EOUT EN25 | EOUT EN24 | EOUT EN23 | EOUT EN22 | EOUT EN21 | EOUT EN20 | EOUT EN19 | EOUT EN18 | EOUT EN17 | EOUT EN16 |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R W    | EOUT EN15 | EOUT EN14 | EOUT EN13 | EOUT EN12 | EOUT EN11 | EOUT EN10 | EOUT EN9  | EOUT EN8  | EOUT EN7  | EOUT EN6  | EOUT EN5  | EOUT EN4  | EOUT EN3  | EOUT EN2  | EOUT EN1  | EOUT EN0  |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                                         |
|---------|--------------------------------------------------|
| 31-0    | Non-critical Fault-State EOUT Signaling Enable n |

Table continues on the next page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EOUTENn | Writable only when FCCU is in the CONFIG state. Changed by FCCU to its reset value when a Configuration-state timeout occurs. Applies only when the EOUT signals are active (CFG[FCCU_SET_AFTER_RESET]). When FCCU is configured for Bi-Stable fault-output mode (CFG[FOM]), controls whether EOUT signaling is enabled as a Fault-state reaction for the associated non-critical fault channel (n). (For other fault-output modes, EOUT signaling is always enabled, regardless of the value of this field.) When EOUT signaling is enabled for an enabled non-critical fault channel, a fault on that channel causes FCCU to indicate the faulty condition on the EOUT[1:0] signals when FCCU enters the FAULT state. For information on how to configure the non-critical fault channels, see Configure the non-critical fault channels. For all fault-output modes, also controls whether FCCUassertsthe FIF signal whenafault on the associated non-critical fault channel (n) causes FCCU to enter the FAULT state. For all fault-output modes, you must set this field to enabled to ensure that FCCU asserts the FIF signal when FCCU enters FAULT state as the result of a fault on the associated non-critical fault channel (n) so the FOSUmodule does not mistakenly generate a destructive chip reset. NOTE For the mapping of the EOUT_SIG_ENa[EOUTENn] fields among registers, see the earlier table in this register description. 0b - In Bi-Stable fault-output mode, both EOUT signaling and FIF assertion are disabled; in other fault-output modes, EOUT signaling is enabled and FIF assertion is disabled. 1b - Both EOUT signaling and FIF assertion are enabled in all fault-output modes. |

## 67.7.1.28 Alarm-State Timer (TMR\_ALARM)

## Offset

| Register   | Offset   |
|------------|----------|
| TMR_ALARM  | 12Ch     |

## Function

See TMR\_ALARM[COUNT].

This table shows how the Alarm-state timer's state and value vary by FCCU state:

## Table 596. TMR\_ALARM reset value

| FCCU state   | Timer state   | Timer value               |
|--------------|---------------|---------------------------|
| CONFIG       | Idle          | 0000_0000h                |
| NORMAL       | Idle          | Initial value: NCF_TO[TO] |
| ALARM        | Running       | Value when read           |
| FAULT        | Idle          | End of count              |

## Diagram

<!-- image -->

1. The default reset value is provided by NCF\_TO[TO]. See Table 596 for the reset value at different FCCU states.

## Fields

| Field   | Function                                                         |
|---------|------------------------------------------------------------------|
| 31-0    | Alarm-State Timer Count                                          |
| COUNT   | Specifies the value of the Alarm-state timer in CLKSAFE periods. |

## 67.7.1.29 Configuration-State Timer (TMR\_CFG)

## Offset

| Register   | Offset   |
|------------|----------|
| TMR_CFG    | 134h     |

## Function

See TMR\_CFG[COUNT].

This table shows how the Configuration-state timer's state and value vary by FCCU state:

| FCCU state   | Timer state   | Timer value     |
|--------------|---------------|-----------------|
| CONFIG       | Running       | Value when read |
| NORMAL       | Idle          | 000F_FFFFh      |
| ALARM        | Idle          | 000F_FFFFh      |
| FAULT        | Idle          | 000F_FFFFh      |

Fault Collection and Control Unit (FCCU)

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 1     |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     |

## Fields

| Field   | Function                                                                 |
|---------|--------------------------------------------------------------------------|
| 31-0    | Configuration-State Timer Count                                          |
| COUNT   | Specifies the value of the Configuration-state timer in CLKSAFE periods. |

## 67.7.1.30 Fault-Output Timer (TMR\_ETMR)

## Offset

| Register   | Offset   |
|------------|----------|
| TMR_ETMR   | 138h     |

## Function

See TMR\_ETMR[COUNT].

This table shows how the fault-output timer's state and value vary by FCCU state:

| FCCU state   | Timer state (value)       |
|--------------|---------------------------|
| CONFIG       | Idle (0000_0000h)         |
| NORMAL       | Idle (0000_0000h)         |
| ALARM        | Idle (0000_0000h)         |
| FAULT        | Running (value when read) |

Fault Collection and Control Unit (FCCU)

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT | COUNT |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function                                                          |
|---------|-------------------------------------------------------------------|
| 31-0    | Fault-Output Timer Count                                          |
| COUNT   | Specifies the value of the fault-output timer in CLKSAFE periods. |

## 67.7.2 Configuration registers

## 67.7.2.1 Definition

Configuration registers are registers that:

- Let you configure FCCU's Alarm-state timer interval, fault channels, and fault-output (EOUT) signals.
- You can write to only when the configuration is not locked and FCCU is in CONFIG state (see Put FCCU in the CONFIG state).
- Save the values you write to them while FCCU is in CONFIG state only after you manually put FCCU in NORMAL state. If FCCU automatically leaves CONFIG state and enters NORMAL state because the configuration-timer interval (CFG\_TO[TO]) expires (called a Configuration-state timeout), FCCU changes the value of the Configuration (CFG) register to its Configuration-state-timeout value and the value of each of the other configuration registers to its reset value; FCCU also changes the value of the Configuration-State Timeout Interval (CFG\_TO) register to its reset value. For information on the Configuration-state timeout value, see CFG register bit value at different events.

## 67.7.2.2 Configuration registers

Following is the list of configuration registers in this module. They are listed in an offset order from lowest to highest.

- Configuration (CFG)
- Non-critical Fault Configuration (NCF\_CFGa)
- Non-critical Fault-State Configuration (NCFS\_CFG0 - NCFS\_CFG7)
- Non-critical Fault Enable (NCF\_E0 - NCF\_E3)
- Non-critical-Fault Alarm-State Timeout Enable (NCF\_TOE0 - NCF\_TOE3)
- Non-critical-Fault Alarm-State Timeout Interval (NCF\_TO)
- Delta T (DELTA\_T)
- Non-critical Alarm-State Interrupt-Request Enable (IRQ\_ALARM\_EN0 - IRQ\_ALARM\_EN3)
- Non-critical Fault-State Non-maskable-Interrupt-Request Enable (NMI\_EN0 - NMI\_EN3)

Fault Collection and Control Unit (FCCU)

- Non-critical Fault-State EOUT Signaling Enable (EOUT\_SIG\_EN0 - EOUT\_SIG\_EN3)

## 67.7.3 CFG register bit value at different events

In this chip, there are no events that affect the bits in the configuration register.

## 67.8 Glossary

| CF   | Critical fault               |
|------|------------------------------|
| EOUT | Error out                    |
| FOSU | FCCU output supervision unit |
| FSM  | Finite state machine         |
| intf | Interface                    |
| IRQ  | Interrupt request            |
| NCF  | Non-critical fault           |
| NMI  | Non-maskable interrupt       |

Fault Collection and Control Unit (FCCU)

## Chapter 68 Clock Monitoring Unit-Frequency Check (CMU\_FC)

## 68.1 Chip-specific CMU\_FC information

## 68.1.1 Clock-monitoring modules

This chip uses these modules for clock monitoring:

- CMU\_FC (for frequency checking)
- CMU\_FM (for frequency metering)

For details on CMU\_FM, see the CMU\_FM chapter. For details on clocks that each module monitors, see the "Clock input sources" section of the Clocking chapter.

## 68.1.2 Interrupts

Each CMU\_FC instance has an Interrupt Enable Register (IER) for enabling module interrupts. However, enabled CMU\_FC interrupt requests:

- Do not map to system-level interrupts.
- Map to system-level FCCU faults as events.

## 68.1.3 CMU 27 and CMU 28 accessibility

CMU 27 and CMU 28 are accessible only after enabling partition 1 through MC\_ME.

## 68.2 Overview

CMU\_FC ensures the clock integrity of selected clocks and allows continuous clock integrity verification.

CMU\_FC checks if the frequency of a monitored clock (monitored\_clock) is within a programmable frequency range specified by the user. If the frequency is outside the specified limits, it could lead to performance, protocol, and timing failures. CMU\_FC requires a clock used as a base reference for the frequency check operation. This reference clock (reference\_clock) must be within documented limits for correct CMU\_FC operation.

## 68.2.1 Block diagram

CMU\_FC counts clock cycles of the monitored clock during a user programmable time duration of n clock cycles of the reference clock. There is a comparison between the final count of the monitored clock and the user programmable upper and lower threshold count limits. The control logic determines whether the cycle count is within the programmed limits. If not it sets the Frequency Higher than High frequency reference threshold event status (FHH) field or the Frequency Lower than Low frequency reference threshold event status (FLL) field in the Status Register (SR). If you enable interrupts, an interrupt asserts when the status flag sets.

Clock Monitoring Unit-Frequency Check (CMU\_FC)

<!-- image -->

CMU\_FC cannot detect the following:

- Monitored clock duty cycle variations
- Instantaneous monitored clock frequency variations that do not cross upper or lower threshold limits

## 68.2.2 Features

The CMU\_FC features are:

- Programmable duration of reference clock cycles
- Initiates an event if a monitored clock frequency is higher than high frequency reference (FHH)
- Initiates an event if a monitored clock frequency is lower than low frequency reference (FLL)
- Timeout functionality generates an FLL event(if enable) when monitored clock is very slow or stop functioning.
- Masking of FHH event interrupt
- Masking of FLL event interrupt

## 68.3 CMU\_FC register descriptions

## 68.3.1 CMU\_FC memory map

This section describes the address order of all the CMU\_FC registers. Each description includes a standard register diagram and associated field descriptions.

CMU\_FC\_0 base address: 4005\_C000h

CMU\_FC\_5 base address: 4005\_C0A0h

CMU\_FC\_6 base address: 4005\_C0C0h

CMU\_FC\_7 base address: 4005\_C0E0h

CMU\_FC\_8 base address: 4005\_C100h

CMU\_FC\_9 base address: 4005\_C120h

CMU\_FC\_10 base address: 4005\_C140h

CMU\_FC\_11 base address: 4005\_C160h

CMU\_FC\_12 base address: 4005\_C180h

CMU\_FC\_13 base address: 4005\_C1A0h

CMU\_FC\_14 base address: 4005\_C1C0h

CMU\_FC\_15 base address: 4005\_C1E0h

CMU\_FC\_16 base address: 4005\_C200h

CMU\_FC\_17 base address: 4005\_C220h

CMU\_FC\_18 base address: 4005\_C240h

CMU\_FC\_20 base address: 4005\_C280h

CMU\_FC\_21 base address: 4005\_C2A0h

CMU\_FC\_22 base address: 4005\_C2C0h

CMU\_FC\_27 base address: 4005\_C360h

CMU\_FC\_28 base address: 4005\_C380h

CMU\_FC\_39 base address: 4005\_C4E0h

CMU\_FC\_46 base address: 4005\_C5C0h

CMU\_FC\_47 base address: 4005\_C5E0h

CMU\_FC\_48 base address: 4005\_C600h

CMU\_FC\_49 base address: 4005\_C620h

CMU\_FC\_50 base address: 4005\_C640h

CMU\_FC\_51 base address: 4005\_C660h

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 0h       | Global Configuration Register (GCR)           |                32 | RW       | 0000_0000h    |
| 4h       | Reference Count Configuration Register (RCCR) |                32 | RW       | 0000_0000h    |
| 8h       | High Threshold Configuration Register (HTCR)  |                32 | RW       | 00FF_FFFFh    |
| Ch       | Low Threshold Configuration Register (LTCR)   |                32 | RW       | 0000_0000h    |
| 10h      | Status Register (SR)                          |                32 | RW       | 0000_0000h    |
| 14h      | Interrupt Enable Register (IER)               |                32 | RW       | 0000_0000h    |

## 68.3.2 Global Configuration Register (GCR)

## Offset

| Register   | Offset   |
|------------|----------|
| GCR        | 0h       |

Clock Monitoring Unit-Frequency Check (CMU\_FC)

## Function

Controls module level configurations such as enabling frequency check.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | FCE  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | FCE  |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                                                                                                     |
| 0 FCE   | Frequency Check Enable Starts or stops frequency checking. FCE is disabled by default. Software can enable FCE at any time. To stop the ongoing operation, write 0 to FCE only when SR[RS] = 1. 0b - Stops frequency checking 1b - Starts frequency checking |

## 68.3.3 Reference Count Configuration Register (RCCR)

## Offset

| Register   | Offset   |
|------------|----------|
| RCCR       | 4h       |

## Function

Programs reference count duration of the frequency check window.

## NOTE

Write to RCCR only when GCR[FCE] = 0. A bus transfer error results if software writes RCCR when GCR[FCE] = 1.

Clock Monitoring Unit-Frequency Check (CMU\_FC)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24      | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|---------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |         |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8       | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      | REF_CNT |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                     |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16   | Reserved                                                                                                                                                                                     |
| 15-0    | Reference clock count                                                                                                                                                                        |
| REF_CNT | Total number of counts of reference_clock for which frequency check runs. This field defines the duration of one frequency check window. See Programming RCCR[REF_CNT] for RCCR calculation. |

## 68.3.4 High Threshold Configuration Register (HTCR)

## Offset

| Register   | Offset   |
|------------|----------|
| HTCR       | 8h       |

## Function

Determines the high threshold limit of the monitored clock counter.

## NOTE

Write HTCR only when GCR[FCE] = 0. A bus transfer error results if software writes HTCR when GCR[FCE] = 1.

Clock Monitoring Unit-Frequency Check (CMU\_FC)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|---------|------|------|------|------|------|------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |       |       |       |       |       |       |       |       |
| W       |      |      |      |      |      |      |      |       | HFREF | HFREF | HFREF | HFREF | HFREF | HFREF | HFREF | HFREF |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R       |      |      |      |      |      |      |      | HFREF |       |       |       |       |       |       |       |       |
| W Reset | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     |

## Fields

| Field      | Function                                                                                                                                                                                                                             |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -    | Reserved                                                                                                                                                                                                                             |
| 23-0 HFREF | High frequency reference threshold HFREF determines the high reference value for the monitored clock frequency. See Programming HFREF and LFREF for HFREF calculation. Do not program HFREF to a value greater than 0x00FFFFFC. NOTE |

## 68.3.5 Low Threshold Configuration Register (LTCR)

## Offset

| Register   | Offset   |
|------------|----------|
| LTCR       | Ch       |

## Function

Determines the low threshold limit of the monitored clock counter.

## NOTE

Write LTCR only when GCR[FCE] = 0. A bus transfer error results if software writes LTCR when GCR[FCE] = 1.

Clock Monitoring Unit-Frequency Check (CMU\_FC)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|------|------|------|------|------|------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |       |       |       |       |       |       |       |       |
| W      |      |      |      |      |      |      |      |       | LFREF | LFREF | LFREF | LFREF | LFREF | LFREF | LFREF | LFREF |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R W    |      |      |      |      |      |      |      | LFREF |       |       |       |       |       |       |       |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field      | Function                                                                                                                                                                                                                        |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -    | Reserved                                                                                                                                                                                                                        |
| 23-0 LFREF | Low Frequency Reference Threshold LFREF determines the low reference value for the monitored clock frequency. See Programming HFREF and LFREF for LFREF calculation. Do not program LFREF to a value less than 0x00000003. NOTE |

## 68.3.6 Status Register (SR)

## Offset

| Register   | Offset   |
|------------|----------|
| SR         | 10h      |

## Function

Provides the internal status of the module.

Clock Monitoring Unit-Frequency Check (CMU\_FC)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19       | 18       | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|----------|----------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |          |          |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3        | 2        | 1    | 0    |
| R      |      |      |      |      |      | 0    |      |      |      |      |      | RS   | Reserved | Reserved | FHH  | FLL  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |          |          | W1C  | W1C  |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5 -  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                            |
| 4 RS    | Run Status Shows the running status of module internal operation. After enabling the frequency check operation (GCR[FCE] = 1), there is a fixed delay before this field shows running status. If the system wants to disable the frequency check operation, then the software should read this register and write GCR[FCE] = 0 only when this field is 1. 0b - Frequency check stopped 1b - Frequency check running |
| 3-2 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                            |
| 1 FHH   | Frequency higher than high frequency reference threshold event status Hardware writes 1 to FHH when the monitored clock frequency becomes higher than the high threshold value in HTCR[HFREF]. FHH clears when software writes 1. 0b - No FHH event 1b - FHH event occurred                                                                                                                                         |
| 0 FLL   | Frequency lower than low frequency reference threshold event status Hardware writes 1 to FLL when the monitored clock frequency becomes lower than the low threshold value in LTCR[LFREF]. FLL clears when software writes 1. 0b - No FLL event 1b - FLL event occurred                                                                                                                                             |

Clock Monitoring Unit-Frequency Check (CMU\_FC)

## 68.3.7 Interrupt Enable Register (IER)

## Offset

| Register   | Offset   |
|------------|----------|
| IER        | 14h      |

## Function

Enables CMU\_FC interrupts.

## NOTE

Write IER only when GCR[FCE] = 0. A bus transfer error results if software writes IER when GCR[FCE] = 1.

See Clocking chapter for interrupt usage information based on CMU\_FC instances.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-24 - | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21-20 - | Reserved   |
| 19-18 - | Reserved   |

Table continues on the next page...

Clock Monitoring Unit-Frequency Check (CMU\_FC)

Clock Monitoring Unit-Frequency Check (CMU\_FC)

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                            | Function                                                                                                                                                                                                                                                            | Function                                                                                                                                                                                                                                                            |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17-16 -  | Reserved                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                            |
| 15-4 -   | Reserved                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                            |
| 3 FHHAIE | Frequency Higher than High Frequency Reference Threshold Asynchronous Interrupt Enable FHHAIE enables FHH asynchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE | Frequency Higher than High Frequency Reference Threshold Asynchronous Interrupt Enable FHHAIE enables FHH asynchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE | Frequency Higher than High Frequency Reference Threshold Asynchronous Interrupt Enable FHHAIE enables FHH asynchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE |
| 3 FHHAIE | Instance                                                                                                                                                                                                                                                            | Field supported in                                                                                                                                                                                                                                                  | Field not supported                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_0                                                                                                                                                                                                                                                            | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
| 3 FHHAIE | CMU_FC_5                                                                                                                                                                                                                                                            | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
| 3 FHHAIE | CMU_FC_6                                                                                                                                                                                                                                                            | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
| 3 FHHAIE | CMU_FC_7                                                                                                                                                                                                                                                            | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_8                                                                                                                                                                                                                                                            | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
| 3 FHHAIE | CMU_FC_9                                                                                                                                                                                                                                                            | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
| 3 FHHAIE | CMU_FC_10                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_11                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_12                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_13                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_14                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_15                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_16                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_17                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_18                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
| 3 FHHAIE | CMU_FC_20                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                          | Function                                                                                                                                                                                                                                                          | Function                                                                                                                                                                                                                                                          |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | Instance                                                                                                                                                                                                                                                          | Field supported in                                                                                                                                                                                                                                                | Field not supported in                                                                                                                                                                                                                                            |
|          | CMU_FC_21                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_22                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_27                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_28                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_39                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_46                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_47                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_48                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_49                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_50                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_51                                                                                                                                                                                                                                                         | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | 0b - Asynchronous FHH event interrupt disabled 1b - Asynchronous FHH event interrupt enabled                                                                                                                                                                      | 0b - Asynchronous FHH event interrupt disabled 1b - Asynchronous FHH event interrupt enabled                                                                                                                                                                      | 0b - Asynchronous FHH event interrupt disabled 1b - Asynchronous FHH event interrupt enabled                                                                                                                                                                      |
| 2 FLLAIE | Frequency Lower than Low Frequency Reference Threshold Asynchronous Interrupt Enable FLLAIE enables FLL asynchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE | Frequency Lower than Low Frequency Reference Threshold Asynchronous Interrupt Enable FLLAIE enables FLL asynchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE | Frequency Lower than Low Frequency Reference Threshold Asynchronous Interrupt Enable FLLAIE enables FLL asynchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE |
|          | Instance                                                                                                                                                                                                                                                          | Field supported in                                                                                                                                                                                                                                                | Field not supported in                                                                                                                                                                                                                                            |
|          | CMU_FC_0                                                                                                                                                                                                                                                          | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|          | CMU_FC_5                                                                                                                                                                                                                                                          | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|          | CMU_FC_6                                                                                                                                                                                                                                                          | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|          | CMU_FC_7                                                                                                                                                                                                                                                          | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
|          | CMU_FC_8                                                                                                                                                                                                                                                          | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   | Function           | Function               |
|---------|------------|--------------------|------------------------|
|         | Instance   | Field supported in | Field not supported in |
|         | CMU_FC_9   | IER                | -                      |
|         | CMU_FC_10  | -                  | IER                    |
|         | CMU_FC_11  | -                  | IER                    |
|         | CMU_FC_12  | -                  | IER                    |
|         | CMU_FC_13  | -                  | IER                    |
|         | CMU_FC_14  | -                  | IER                    |
|         | CMU_FC_15  | -                  | IER                    |
|         | CMU_FC_16  | -                  | IER                    |
|         | CMU_FC_17  | -                  | IER                    |
|         | CMU_FC_18  | -                  | IER                    |
|         | CMU_FC_20  | -                  | IER                    |
|         | CMU_FC_21  | -                  | IER                    |
|         | CMU_FC_22  | -                  | IER                    |
|         | CMU_FC_27  | -                  | IER                    |
|         | CMU_FC_28  | -                  | IER                    |
|         | CMU_FC_39  | -                  | IER                    |
|         | CMU_FC_46  | -                  | IER                    |
|         | CMU_FC_47  | -                  | IER                    |
|         | CMU_FC_48  | -                  | IER                    |
|         | CMU_FC_49  | -                  | IER                    |
|         | CMU_FC_50  | -                  | IER                    |
|         | CMU_FC_51  | -                  | IER                    |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                            | Function                                                                                                                                                                                                                                                            | Function                                                                                                                                                                                                                                                            |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Asynchronous FLL event interrupt disabled 1b - Asynchronous FLL event interrupt enabled                                                                                                                                                                        | 0b - Asynchronous FLL event interrupt disabled 1b - Asynchronous FLL event interrupt enabled                                                                                                                                                                        | 0b - Asynchronous FLL event interrupt disabled 1b - Asynchronous FLL event interrupt enabled                                                                                                                                                                        |
| 1 FHHIE | Frequency Higher than High Frequency Reference Threshold Synchronous Interrupt Enable FHHIE enables an FHH synchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE | Frequency Higher than High Frequency Reference Threshold Synchronous Interrupt Enable FHHIE enables an FHH synchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE | Frequency Higher than High Frequency Reference Threshold Synchronous Interrupt Enable FHHIE enables an FHH synchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE |
|         | Instance                                                                                                                                                                                                                                                            | Field supported in                                                                                                                                                                                                                                                  | Field not supported                                                                                                                                                                                                                                                 |
|         | CMU_FC_0                                                                                                                                                                                                                                                            | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
|         | CMU_FC_5                                                                                                                                                                                                                                                            | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
|         | CMU_FC_6                                                                                                                                                                                                                                                            | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
|         | CMU_FC_7                                                                                                                                                                                                                                                            | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_8                                                                                                                                                                                                                                                            | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
|         | CMU_FC_9                                                                                                                                                                                                                                                            | -                                                                                                                                                                                                                                                                   | IER                                                                                                                                                                                                                                                                 |
|         | CMU_FC_10                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_11                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_12                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_13                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_14                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_15                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_16                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_17                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_18                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_20                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_21                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |
|         | CMU_FC_22                                                                                                                                                                                                                                                           | IER                                                                                                                                                                                                                                                                 | -                                                                                                                                                                                                                                                                   |

Table continues on the next page...

Clock Monitoring Unit-Frequency Check (CMU\_FC)

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                          | Function                                                                                                                                                                                                                                                          | Function                                                                                                                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Instance                                                                                                                                                                                                                                                          | Field supported in                                                                                                                                                                                                                                                | Field not supported in                                                                                                                                                                                                                                            |
|         | CMU_FC_27                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | CMU_FC_28                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | CMU_FC_39                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | CMU_FC_46                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | CMU_FC_47                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | CMU_FC_48                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | CMU_FC_49                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | CMU_FC_50                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | CMU_FC_51                                                                                                                                                                                                                                                         | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
|         | 0b - Synchronous FHH event interrupt disabled 1b - Synchronous FHH event interrupt enabled                                                                                                                                                                        | 0b - Synchronous FHH event interrupt disabled 1b - Synchronous FHH event interrupt enabled                                                                                                                                                                        | 0b - Synchronous FHH event interrupt disabled 1b - Synchronous FHH event interrupt enabled                                                                                                                                                                        |
| 0 FLLIE | Frequency Lower than Low Frequency Reference Threshold Synchronous Interrupt Enable FLLIE enables an FLL synchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE | Frequency Lower than Low Frequency Reference Threshold Synchronous Interrupt Enable FLLIE enables an FLL synchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE | Frequency Lower than Low Frequency Reference Threshold Synchronous Interrupt Enable FLLIE enables an FLL synchronous interrupt at the module boundary. This field is not supported in every instance. The following table includes only supported registers. NOTE |
| 0 FLLIE | Instance                                                                                                                                                                                                                                                          | Field supported in                                                                                                                                                                                                                                                | Field not supported in                                                                                                                                                                                                                                            |
| 0 FLLIE | CMU_FC_0                                                                                                                                                                                                                                                          | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
| 0 FLLIE | CMU_FC_5                                                                                                                                                                                                                                                          | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
| 0 FLLIE | CMU_FC_6                                                                                                                                                                                                                                                          | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
| 0 FLLIE | CMU_FC_7                                                                                                                                                                                                                                                          | IER                                                                                                                                                                                                                                                               | -                                                                                                                                                                                                                                                                 |
| 0 FLLIE | CMU_FC_8                                                                                                                                                                                                                                                          | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |
| 0 FLLIE | CMU_FC_9                                                                                                                                                                                                                                                          | -                                                                                                                                                                                                                                                                 | IER                                                                                                                                                                                                                                                               |

Table continues on the next page...

Clock Monitoring Unit-Frequency Check (CMU\_FC)

Table continued from the previous page...

| Field   | Function                                                                             | Function                                                                             | Function                                                                             |
|---------|--------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|
|         | Instance                                                                             | Field supported in                                                                   | Field not supported in                                                               |
|         | CMU_FC_11                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_12                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_13                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_14                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_15                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_16                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_17                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_18                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_20                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_21                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_22                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_27                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_28                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_39                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_46                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_47                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_48                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_49                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_50                                                                            | IER                                                                                  | -                                                                                    |
|         | CMU_FC_51                                                                            | IER                                                                                  | -                                                                                    |
|         | - Synchronous FLL event interrupt disabled - Synchronous FLL event interrupt enabled | - Synchronous FLL event interrupt disabled - Synchronous FLL event interrupt enabled | - Synchronous FLL event interrupt disabled - Synchronous FLL event interrupt enabled |

## 68.4 Functional description

## 68.4.1 Frequency checking

Frequency checking starts when software writes GCR[FCE] = 1. The Run Status field SR[RS] shows 1 after frequency check operation starts.

CMU\_FC performs continuous periodic clock checking of the monitored clock. Each checking window involves the following operations:

- Stage 1 - Reference clock counter runs for RCCR[REF\_CNT] reference clock cycles. Monitored clock counter runs in parallel for the same time duration as reference clock counter.
- Stage 2 - After stage 1, the module compares the final monitored clock count against the programmed thresholds.

If the monitored clock count is greater than the high threshold value in HTCR[HFREF], an FHH event occurs.

If the monitored clock count is lower than the low threshold value in LTCR[LFREF], an FLL event occurs.

<!-- image -->

## 68.4.1.1 Monitored clock lost

If a monitored clock ceases operation before evaluation of that clock (Stage 2, see Frequency checking), CMU\_FC waits for RCCR[REF\_CNT] reference clock periods by extending Stage 2 before triggering an FLL event.

- If monitored\_clock is not running when enabling CMU\_FC:

Worst case FLL response time = (2 × RCCR[REF\_CNT] + 12) reference\_clock cycles + 15 bus\_clock cycles

Clock Monitoring Unit-Frequency Check (CMU\_FC)

- If monitored\_clock stops when the CMU\_FC is running:

Worst case FLL response time = (2 × RCCR[REF\_CNT] + 2) reference\_clock cycles + 3 bus\_clock cycles

## 68.4.2 Clocking

This module has the following clock sources.

Table 597. Clock description

| Clock           | I/O   | Description                                                                  |
|-----------------|-------|------------------------------------------------------------------------------|
| reference_clock | I     | Clock signal that the module uses as a reference to evaluate monitored_clock |
| monitored_clock | I     | Clock signal on which frequency check is performed                           |
| bus_clock       | I     | Clock signal on which register read/write operation is performed             |

## NOTE

See the Clocking chapter for details of monitored and reference clocks used on this chip.

## 68.4.3 Reset

This module has the following reset sources.

- Global hard reset input
- Reset port synchronized to reference clock domain input
- Reset port synchronized to monitored clock domain input

## 68.5 External signals

This module has no external signals.

## 68.6 Programming guidelines

## 68.6.1 Programming RCCR[REF\_CNT]

RCCR[REF\_CNT] defines the duration of the checking operation in number of reference\_clock cycles. The minimum RCCR[REF\_CNT] value can be calculated using the following formula:

<!-- image -->

## ...where:

- f reference\_clock is the frequency of the reference clock
- f bus\_clock is the frequency of the bus clock
- f monitored\_clock is the frequency of the monitored clock

## Example to determine RCCR[REF\_CNT]:

- f bus\_clock = 16 MHz

- f reference\_clock = 8 MHz
- f monitored\_clock = 48 MHz

## Formula #1:

$$reference_clock bus_clock 3 X$$

Inserting the values:

$$3 × (8 / 16) = 1.5$$

Formula #2:

$$8 + 5 X reference_clock monitored_clock$$

Inserting the values:

$$8 + 5 × (8 / 48) ≈ 8.83$$

MAX (1.5, 8.83):

8.83

CEILING value of MAX:

9

Therefore, minimum RCCR[REF\_CNT]:

9

<!-- image -->

<!-- image -->

Programmed RCCR[REF\_CNT] value must be greater than or equal to the calculated minimum value and should be decided after considering application requirements of frequency check completion response time and overall accuracy required from CMU\_FC.

- Higher values of RCCR[REF\_CNT] results in longer measurement window, leading to better accuracy in monitored clock check.
- Lower values of RCCR[REF\_CNT] results in shorter measurement window, leading to faster FHH and FLL event response, but higher inaccuracy in reported result.

For measurement window calculation, see step 8 in Programming HFREF and LFREF

## 68.6.2 Programming HFREF and LFREF

You must consider the following when programming HFREF/LFREF:

- Tolerable monitored clock frequency variation
- Maximum reference clock frequency variation
- Inherent module inaccuracy

CMU\_FC has an expected maximum deviation of ± 3 monitored\_clock cycles (CMU\_FCVAR+ = 3, CMU\_FCVAR- = -3).

The following procedure shows how to calculate optimum values for HTCR[HFREF] and LTCR[LFREF] (numbers shown are from example in table):

1. Determine the ideal monitored\_clock frequency (f monitored\_clock (ideal), 48 MHz).
2. Determine the specified variation of the monitored\_clock (1.1%).
3. Calculate monitored\_clock frequency variation: .

<!-- formula-not-decoded -->

<!-- formula-not-decoded -->

- f monitored\_clock (max) = 48 MHz × (1 + (1.1 ÷ 100)) = 48.53 MHz
- f monitored\_clock (min)= 48 MHz × (1 - (1.1 ÷ 100)) = 47.47 MHz

4. Determine the ideal reference\_clock frequency (f reference\_clock (ideal), 8 MHz).
5. Determine the specified variation of the reference\_clock (3.3%).
6. Calculate ideal reference\_clock frequency variation:

<!-- formula-not-decoded -->

- f reference\_clock (max) = 8 MHz × (1 + (3.3 ÷ 100)) = 8.26 MHz
- f reference\_clock (min) = 8 MHz × (1 - (3.3 ÷ 100)) = 7.74 MHz
7. Select the value of RCCR[REF\_CNT] needed (80). See Programming RCCR[REF\_CNT].
8. Calculate ideal measurement window:

<!-- formula-not-decoded -->

- 80 ÷ 8 MHz = 10000 ns
9. Calculate ideal monitored\_clock count:

<!-- formula-not-decoded -->

<!-- formula-not-decoded -->

- 80 ÷ 8 MHz × 48 MHz = 480.00 (round off this value, 480 in this case)
10. Calculate high threshold value (HTCR[HFREF]):

<!-- formula-not-decoded -->

- HTCR[HFREF] = Ceiling(48.53 MHz ÷ 7.74 MHz × 80 + 3) = 505
11. Calculate low threshold value (LTCR[LFREF]):

<!-- formula-not-decoded -->

- LTCR[LFREF] = Floor(47.47 MHz ÷ 8.26 MHz × 80 - 3) = 456

## Table 598. HTCR[HFREF] and LTCR[LFREF] calculation example

| Property                                               |   Value | Unit   |
|--------------------------------------------------------|---------|--------|
| Bus clock frequency ( f bus_clock )                    |    16   | MHz    |
| Monitored clock frequency ( f monitored_clock (ideal)) |    48   | MHz    |
| Specified variation of monitored clock                 |     1.1 | %      |

Table continues on the next page...

Table 598. HTCR[HFREF] and LTCR[LFREF] calculation example (continued)

| Property                                                                               |    Value | Unit   |
|----------------------------------------------------------------------------------------|----------|--------|
| Monitored clock frequency (maximum after specified variation, f monitored_clock (max)) |    48.53 | MHz    |
| Monitored clock frequency (minimum after specified variation, f monitored_clock (min)) |    47.47 | MHz    |
| Reference clock frequency ( f reference_clock (ideal))                                 |     8    | MHz    |
| Specified variation of reference clock                                                 |     3.3  | %      |
| Reference clock frequency (maximum after specified variation, f reference_clock (max)) |     8.26 | MHz    |
| Reference clock frequency (minimum after specified variation, f reference_clock (min)) |     7.74 | MHz    |
| Minimum reference count (RCCR[REF_CNT])                                                |     9    | -      |
| Programmed reference count (RCCR[REF_CNT]) (must be ≥ minimum RCCR[REF_CNT])           |    80    | -      |
| Measurement window                                                                     | 10000    | ns     |
| Calculated monitored clock count                                                       |   480    | -      |
| Calculated monitored clock Count (rounded)                                             |   480    | -      |
| Module positive variation (CMU_FC VAR+ )                                               |     3    | -      |
| Module negative variation (CMU_FC VAR- )                                               |    -3    | -      |
| Programmed higher threshold (HTCR[HFREF])                                              |   505    | -      |
| Programmed lower threshold (LTCR[LFREF])                                               |   456    | -      |

## 68.6.3 Module programming sequence

The recommended programming sequence for CMU\_FCfrequency checking is:

1. In any order, complete the following:
- Program RCCR[REF\_CNT] to define the frequency measuring window duration in reference\_clock cycles.
- Program LTCR[LFREF] and HTCR[HFREF] to set the permissible frequency range of the monitored\_clock.
- Program IER to enable interrupt.
2. Write GCR[FCE] = 1 to start the frequency check operation.

## NOTE

When GCR[FCE] = 1, you must not write to RCCR, HTCR, LTCR, or IER. Attempting to do so generates a bus transfer error.

3. To reconfigure RCCR, LTCR, HTCR , and IER or to stop frequency check operation, wait for SR[RS] = 1, then write GCR[FCE] = 0.

## 68.7 Glossary

- FHH The state that the monitored clock frequency is higher than the high frequency reference. FHH is also the name of the register field that indicates this state.
- FHH event The event that the module triggers when it detects FHH.
- FLL The state that the monitored clock frequency is lower than the lower frequency reference. FLL is also the name of the register field that indicates this state.
- FLL event The event that the module triggers when it detects FLL.

Clock Monitoring Unit-Frequency Check (CMU\_FC)

## Chapter 69 Clock Monitoring Unit - Frequency Meter (CMU\_FM)

## 69.1 Chip-specific CMU\_FM information

## 69.1.1 Clock-monitoring modules

This chip uses these modules for clock monitoring:

- CMU\_FM (for frequency metering)
- CMU\_FC (for frequency checking)

For details on CMU\_FC, see the CMU\_FC chapter. For details on clocks that each module monitors, see the "Clock input sources" section of the Clocking chapter.

## 69.2 Overview

CMU\_FM measures the frequency of the metered clock (metered\_clock) using another clock as reference. This reference clock (reference\_clock) must be within documented limits for correct CMU\_FM operation. CMU\_FM operation is only guaranteed if a reference clock is within normal operating parameters.

## 69.2.1 Block diagram

The CMU\_FM counts the clock cycles of a metered clock in the user programmable time duration n number of clock cycles of the reference clock. After completion of a metered clock operation, a register field sets, indicating the operation has completed. The count of the metered clock also updates in the Status Register (SR) after completion of a metered clock operation.

<!-- image -->

## 69.2.2 Features

Features of the CMU\_FM are:

- Programmable duration of reference\_clock cycles
- Timeout feature indicates loss of metered\_clock

## 69.3 CMU\_FM register descriptions

## 69.3.1 CMU\_FM memory map

This section describes the address order of all the CMU\_FM registers. Each description includes a standard register diagram and associated field descriptions.

CMU\_FM\_1 base address: 4005\_C020h

CMU\_FM\_2 base address: 4005\_C040h

CMU\_FM\_3 base address: 4005\_C060h

CMU\_FM\_4 base address: 4005\_C080h

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 0h       | Global Configuration Register (GCR)           |                32 | RW       | 0000_0000h    |
| 4h       | Reference Count Configuration Register (RCCR) |                32 | RW       | 0000_0000h    |
| 8h       | Status Register (SR)                          |                32 | RW       | 0000_0000h    |

## 69.3.2 Global Configuration Register (GCR)

## Offset

| Register   | Offset   |
|------------|----------|
| GCR        | 0h       |

## Function

Controls module level configurations such as enabling frequency metering.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-1    | Reserved   |

Table continues on the next page...

Clock Monitoring Unit - Frequency Meter (CMU\_FM)

Clock Monitoring Unit - Frequency Meter (CMU\_FM)

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                            |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                                                                                                                                                     |
| 0       | Frequency Meter Enable                                                                                                                                                                                                                                                                                              |
| FME     | Starts or stops frequency metering. FME is disabled by default. Software can enable FME at any time. To stop the ongoing operation, write 0 to FME only when SR[RS] = 1. FME automatically clears upon frequency metering completion or timeout event. 0b - Stops frequency metering 1b - Starts frequency metering |

## 69.3.3 Reference Count Configuration Register (RCCR)

## Offset

| Register   | Offset   |
|------------|----------|
| RCCR       | 4h       |

## Function

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24      | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|---------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |         |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8       | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      | REF_CNT |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function   |
|---------|------------|
| 31-16   | Reserved   |
| -       |            |

Table continues on the next page...

Programs reference count duration of the frequency meter window.

## NOTE

Write to RCCR only when GCR[FME] = 0. A bus transfer error results if software writes RCCR when GCR[FME] = 1.

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                           |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0    | Reference Clock Count                                                                                                                                                                              |
| REF_CNT | Total number of counts of reference_clock for which frequency metering runs. This field defines the duration of one frequency metering window. See Programming RCCR[REF_CNT] for RCCR calculation. |

## 69.3.4 Status Register (SR)

## Offset

| Register   | Offset   |
|------------|----------|
| SR         | 8h       |

## Function

Provides the internal status of the module and metered clock count.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                                                                         |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 MET_CNT | Meter Clock Count This field stores the count value of the metered clock cycles when frequency metering operation is complete, in other words, SR[FMC] = 1. CMU_FM has a maximum deviation of ± 3 metered_clock cycles over the ideal metered_clock cycles expected by the user. |
| 7-5 -        | Reserved                                                                                                                                                                                                                                                                         |
| 4            | Run Status Shows the running status of module internal operation. After enabling the frequency metering operation                                                                                                                                                                |
| RS           | (GCR[FME] = 1), there is a fixed delay before this field shows running status. If the system wants                                                                                                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                             |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | to disable the frequency metering operation, then the software should read this register and write GCR[FME] = 0 only when this field is 1. 0b - Frequency meter stopped 1b - Frequency meter running                                                                                                 |
| 3-2 -   | Reserved                                                                                                                                                                                                                                                                                             |
| 1 FMTO  | Frequency Meter Time Out Sets if there is a loss of metered clock during the metering operation. After metering window, the module waits for a timeout duration of RCCR[REF_CNT] cycles before writing one to this field. GCR[FME] = 0 and SR[FMC] = 0 when FMTO = 1. Writing one clears this field. |
| 0 FMC   | Frequency Meter Operation Complete On completion of frequency metering operation, FMC = 1, SR[MET_CNT] field updates, and GCR[FME] clears. Writing one clears this field.                                                                                                                            |

## 69.4 Functional description

The frequency meter operation initiates when software writes GCR[FME] = 1. When the operation starts, hardware writes SR[RS] = 1. Safety critical applications must poll SR[RS] to determine when metering operation starts.

Frequency metering window involves these operations:

1. Stage 1 - The reference clock counter runs for RCCR[REF\_CNT] cycles of reference\_clock. The metered clock counter runs in parallel for the same time duration as the reference\_clock counter.
2. Stage 2 - At the end of stage 1, SR[FMC] = 1, SR[MET\_CNT] updates with the metered\_clock count, and CMU\_FM writes GCR[FME] = 0.

## 69.4.1 Clocking

The following table lists the clock sources for this module.

## Table 599. Clock description

| Clock           | I/O   | Description                                                                |
|-----------------|-------|----------------------------------------------------------------------------|
| reference_clock | I     | Clock signal that the module uses as a reference to evaluate metered_clock |
| metered_clock   | I     | Clock signal on which frequency metering is performed                      |
| bus_clock       | I     | Clock signal on which register read/write operation is performed           |

## NOTE

See the Clocking chapter for details of metered and reference clocks used on this chip.

## 69.4.2 Reset

This module has the following reset sources.

- Global hard reset input
- Reset port synchronized to reference clock domain input
- Reset port synchronized to monitored clock domain input

## 69.5 Programming guidelines

## 69.5.1 Programming RCCR[REF\_CNT]

RCCR[REF\_CNT] defines the duration of the metering operation in number of reference\_clock cycles. The minimum RCCR[REF\_CNT] value can be calculated using the following formula:

<!-- image -->

<!-- formula-not-decoded -->

## ...where:

- f reference\_clock is the frequency of the reference clock
- f bus\_clock is the frequency of the bus clock
- f metering\_clock is the frequency of the metered clock

## Example to determine RCCR[REF\_CNT]:

- f bus\_clock = 16 MHz
- f reference\_clock = 8 MHz
- f metered\_clock = 48 MHz

## Formula #1:

Inserting the values:

Formula #2:

Inserting the values:

<!-- formula-not-decoded -->

<!-- formula-not-decoded -->

<!-- image -->

8 + 5 × (8 / 48) ≈ 8.83

MAX (1.5, 8.83):

8.83

CEILING value of MAX:

9

Therefore, minimum RCCR[REF\_CNT]:

9

Programmed RCCR[REF\_CNT] value must be greater than or equal to the calculated minimum value and should be decided after considering application requirements of frequency metering completion response time and overall accuracy required from CMU\_FM.

- Higher values of RCCR[REF\_CNT] results in longer metering window, leading to better accuracy in metered clock measurement.
- Lower values of RCCR[REF\_CNT] results in shorter metering window, leading to faster FMC response, but higher inaccuracy in reported result.

## 69.5.2 Module programming sequence

The recommended programming sequence of CMU\_FM is:

1. Program RCCR[REF\_CNT] to define the frequency metering window duration in reference\_clock cycles.
2. Write GCR[FME] = 1 to start frequency metering operation. Write to RCCR is disabled after GCR[FME] = 1. Attempting a write to RCCR after GCR[FME] = 1 generates a bus transfer error.
3. To reconfigure RCCR or to stop frequency metering operation, wait for SR[RS] = 1, then write GCR[FME] = 0.

Upon completion of metering operations:

- Hardware writes SR[FMC] = 1
- SR[MET\_CNT] updates with metered count value
- Hardware writes GCR[FME] = 0

## 69.6 External signals

This module has no external signals.

## Chapter 70 Selftest Top General Purpose Registers (SELFTEST\_GPR\_TOP)

## 70.1 Introduction

SELFTEST\_GPR\_TOP contains control and status registers that are used for the global configuration of STCU2 self-tests. The configuration includes:

- Enabling self-test in different reset domains
- Providing status of self-test enablement

See the "Software resettable domains" section in the Reset chapter for more information on this chip's available reset domains.

## NOTE

The register space allotted to SELFTEST\_GPR\_TOP is of 32 bytes. Transfer error might not be issued for the reserved or hidden register space access.

## 70.2 SELFTEST\_GPR\_TOP register descriptions

## 70.2.1 SELFTEST\_GPR\_TOP memory map

SELFTEST\_GPR\_TOP base address: 4001\_CFE0h

| Offset   | Register                                                                            |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Reset Domain Self-test Enable (Reset_Domain_Selftest_Enable_Register)               |                32 | RW       | 0000_0000h    |
| 4h       | Reset Domain Self-test Enable Status (Reset_Domain_Selftest_Enable_Status_Register) |                32 | RW       | 0000_0000h    |

## 70.2.2 Reset Domain Self-test Enable (Reset\_Domain\_Selftest\_Enable\_Register)

## Offset

| Register                               | Offset   |
|----------------------------------------|----------|
| Reset_Domain_Selftest_ Enable_Register | 0h       |

## Function

Enables self-test in various reset domains on the chip.

The fields in this register automatically become 0 when STCU2 stops self-test execution.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26       | 25   | 24       | 23   | 22   | 21   | 20   | 19          | 18          | 17          | 16          |
|--------|------|------|------|------|------|----------|------|----------|------|------|------|------|-------------|-------------|-------------|-------------|
| R W    |      |      |      |      |      |          |      | Reserved |      |      |      |      |             |             |             |             |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0        | 0    | 0    | 0    | 0    | 0           | 0           | 0           | 0           |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10       | 9    | 8        | 7    | 6    | 5    | 4    | 3           | 2           | 1           | 0           |
| R W    |      |      |      |      |      | Reserved |      |          |      |      |      |      | RESE T_D... | RESE T_D... | RESE T_D... | RESE T_D... |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0        | 0    | 0    | 0    | 0    | 0           | 0           | 0           | 0           |

## Fields

| Field                                | Function                                                                                                                                                                                                                                                                                                                              | Function                                                                                                                                                                                                                                                                                                                              |
|--------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-4 -                               | Reserved                                                                                                                                                                                                                                                                                                                              | Reserved                                                                                                                                                                                                                                                                                                                              |
| 3-0 RESET_DOMAI N_n_SELFTES T_ENABLE | Reset Domain Self-Test Enable Enables and disables self-test on the BIST partitions of reset domain n . The following table shows the mapping of field and reset domain. Furthermore, for the exact mapping of fields to reset domains, see the "List of software reset domains/partitions on the chip" section in the Reset chapter. | Reset Domain Self-Test Enable Enables and disables self-test on the BIST partitions of reset domain n . The following table shows the mapping of field and reset domain. Furthermore, for the exact mapping of fields to reset domains, see the "List of software reset domains/partitions on the chip" section in the Reset chapter. |
| 3-0 RESET_DOMAI N_n_SELFTES T_ENABLE | Field name                                                                                                                                                                                                                                                                                                                            | Reset domain                                                                                                                                                                                                                                                                                                                          |
| 3-0 RESET_DOMAI N_n_SELFTES T_ENABLE | RESET_DOMAIN_3_SELFTEST_ENABLE                                                                                                                                                                                                                                                                                                        | Software-resettable domain RD3                                                                                                                                                                                                                                                                                                        |
| 3-0 RESET_DOMAI N_n_SELFTES T_ENABLE | RESET_DOMAIN_2_SELFTEST_ENABLE                                                                                                                                                                                                                                                                                                        | Software-resettable domain RD2                                                                                                                                                                                                                                                                                                        |
| 3-0 RESET_DOMAI N_n_SELFTES T_ENABLE | RESET_DOMAIN_1_SELFTEST_ENABLE                                                                                                                                                                                                                                                                                                        | Software-resettable domain RD1                                                                                                                                                                                                                                                                                                        |
| 3-0 RESET_DOMAI N_n_SELFTES T_ENABLE | RESET_DOMAIN_0_SELFTEST_ENABLE                                                                                                                                                                                                                                                                                                        | Software-resettable domain RD0                                                                                                                                                                                                                                                                                                        |
| 3-0 RESET_DOMAI N_n_SELFTES T_ENABLE | 0b - Disabled 1b - Enabled                                                                                                                                                                                                                                                                                                            | 0b - Disabled 1b - Enabled                                                                                                                                                                                                                                                                                                            |

## 70.2.3 Reset Domain Self-test Enable Status (Reset\_Domain\_Selftest\_Enable\_Status\_Register)

## Offset

| Register                                      | Offset   |
|-----------------------------------------------|----------|
| Reset_Domain_Selftest_ Enable_Status_Register | 4h       |

Selftest Top General Purpose Registers (SELFTEST\_GPR\_TOP)

## Function

Shows the self-test enable status for various reset domains in the current or last self-test run.

## Diagram

<!-- image -->

## Fields

| Field                                                    | Function                                                                                                                                                                                                                                  |
|----------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-20 -                                                  | Reserved                                                                                                                                                                                                                                  |
| 19-16 RESET_DOMAI N_n_SELFTES T_ENABLE_LA ST_RUN_STAT US | Reset Domain Self-Test Enable Last Run Status Shows whether the self-test was enabled or disabled for reset domain n during the last run. This field is a flag, and you can write 1 to return this field to 0. 0b - Disabled 1b - Enabled |
| 15-4 -                                                   | Reserved                                                                                                                                                                                                                                  |
| 3-0 RESET_DOMAI N_n_SELFTES T_ENABLE_ST ATUS             | Reset Domain Self-Test Enable Status Shows whether self-test of BIST partitions for reset domain n is enabled or disabled. 0b - Disabled 1b - Enabled                                                                                     |

Selftest Top General Purpose Registers (SELFTEST\_GPR\_TOP)

## Chapter 71 Selftest General Purpose Registers (SELFTEST\_GPR)

## 71.1 Introduction

SELFTEST\_GPR configures the STCU2 LBIST shift cycles. Programming self-test GPRs is a part of the self-test programming sequence. See the "Self-test programming sequence" section in the STCU2 chapter.

There are multiple self-test GPR modules in the chip, each corresponding to an LBIST partition.

## 71.2 Memory map for self-test GPRs

The system memory map allots a 4 KB slot for self-test GPRs, divided into 128 slots of 32 bytes each. The base address of the slot is 4001\_C000h. To calculate the base address of a self-test GPR block, use the following equation:

Base address of self-test GPR(n) = Base address of self-test GPRs in system memory map + n * 20h, where n = self-test GPR index.

If you access a self-test GPR region that corresponds to a reserved index or reserved register space, you might not receive a transfer error.

## 71.3 SELFTEST\_GPR register descriptions

For the valid self-test GPR indices, see the LBIST mapping section in the Chip-specific STCU2 information.

## 71.3.1 SELFTEST\_GPR memory map

SELFTEST\_GPR base address: 4001\_C000h

SELFTEST\_GPR\_CHIPTOP base address: 4001\_C560h

SELFTEST\_GPR\_MEM\_NOC\_0 base address: 4001\_C520h

SELFTEST\_GPR\_MEM\_NOC\_1 base address: 4001\_C540h

SELFTEST\_GPR\_MISC base address: 4001\_C500h

SELFTEST\_GPR\_NOC\_PART1 base address: 4001\_C480h

SELFTEST\_GPR\_NOC\_PART2 base address: 4001\_C4A0h

SELFTEST\_GPR\_NOC\_PART3 base address: 4001\_C4C0h

SELFTEST\_GPR\_NOC\_PART4 base address: 4001\_C4E0h

| Offset   | Register                       |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------|-------------------|----------|---------------|
| 0h       | Generic 0 (Generic_Reg0)       |                32 | RW       | 0000_ADD5h    |
| 4h       | Generic 1 (Generic_Reg1)       |                32 | RW       | 0000_0000h    |
| 14h      | LBIST Program (LBIST_Prog_Reg) |                32 | RW       | 0003_0050h    |

## 71.3.2 Generic 0 (Generic\_Reg0)

## Offset

| Register     | Offset   |
|--------------|----------|
| Generic_Reg0 | 0h       |

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                             |
|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-9 -              | Reserved                                                                                                                                                                                             |
| 8 pcs_enable_end    | PCS enable end Enables Progressive Shift Clock Switching for LBIST at end. The feature gets enabled when this bit is set to 1. It is recommended to run LBIST patterns by enabling this feature.     |
| 7 pcs_enable_star t | PCS enable start Enables Progressive Shift Clock Switching for LBIST at start. The feature gets enabled when this bit is set to 1. It is recommended to run LBIST patterns by enabling this feature. |
| 6-4 pcs_step_size   | PCS step size pcs_step_size[2:0] controls the step size for progressive increase of shift frequency: 000 - step size of 1 pattern 001 - step size of 2 patterns ... 111 - step size of 8 patterns    |
| 3-0 -               | Reserved                                                                                                                                                                                             |

Selftest General Purpose Registers (SELFTEST\_GPR)

## 71.3.3 Generic 1 (Generic\_Reg1)

## Offset

| Register     | Offset   |
|--------------|----------|
| Generic_Reg1 | 4h       |

## Function

Provides hard macro bypass values.

## Diagram

<!-- image -->

## Fields

| Field              | Function                                                                                                                                   |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0               | Hard Macro Bypass                                                                                                                          |
| hard_macro_by pass | Controls the scan-chain bypass of hard modules. For LBIST4, you must write FFFF_FFEBh to this field. For others, program it to 0000_0000h. |

## 71.3.4 LBIST Program (LBIST\_Prog\_Reg)

## Offset

| Register       | Offset   |
|----------------|----------|
| LBIST_Prog_Reg | 14h      |

## Function

Configures the LBIST shift count.

Selftest General Purpose Registers (SELFTEST\_GPR)

## Diagram

<!-- image -->

## Fields

| Field              | Function                                                                                           |
|--------------------|----------------------------------------------------------------------------------------------------|
| 31-8               | Reserved                                                                                           |
| 7-0                | LBIST Shift Count                                                                                  |
| LBIST_shift_cou nt | Specifies the number of shift cycles in a scan chain in one pattern count for the LBIST partition. |

Selftest General Purpose Registers (SELFTEST\_GPR)

## Chapter 72 Self-Test Control Unit (STCU2)

## 72.1 Chip-specific STCU2 information

## 72.1.1 BIST sequences

NXP supports only those BIST sequences that are validated for in-field testing usage. The supported self-test configurations are provided as a part of the SAF BIST manager software release. NXP does not support any other custom self-test configuration.

## 72.1.2 Overview

The chip supports two types of BISTs. The self-test infrastructure includes scan-based testing through logic BIST (LBIST) and memory array testing through memory BIST (MBIST). STCU2 divides the logic and memories being tested into multiple groups.

Each partition of digital logic has an LBIST controller that performs the scan-based test. The LBIST controller is responsible for:

- Configuring the partition in the LBIST mode
- Running the test
- Accumulating the pass or fail signature for each partition

The MBIST controller runs algorithms to detect defects in the memory array that behave as:

- Stuck-at faults
- At-speed transition faults
- Coupling faults

The MBIST controller (MCT) connects to multiple local MBIST controllers that carry out the actual memory tests. The central master MBIST controller programs the BIST instances to run memory test algorithms and collect pass or fail status from the local MBIST controllers.

STCU2 provides central control of both the LBIST controllers and the master MBIST controller. This module configures the BIST controllers at the beginning of self-test and collects and stores the final status to be read by the core. The module also schedules the sequence of LBIST self-test between partitions and MBIST instances.

Each logical partition also includes a block called self-test GPR, a set of registers that provide miscellaneous configurations or parameters for LBIST and MBIST operation.

Figure 1 shows a self-test overview.

Self-Test Control Unit (STCU2)

<!-- image -->

A logical partition belongs to either the main reset domain or a software domain. The chip becomes unavailable for software application for the duration of the self-test, if software triggers a self-test on any logical partition of the main reset domain. However, a self-test running on logical partitions of a software reset domain does not affect the functionality of modules present in the main reset domain or other software reset domains. This increases the availability of the system. See the Reset chapter for a list of software reset domains available in this chip. For each LBIST and MBIST controller in the chip, LBIST mapping and MBIST mapping show the associated reset domain.

## 72.1.3 LBIST mapping

## Table 600. LBIST mapping

|   BIST ID | BIST instance name   | Description      | Reset domain   |   Selftest GPR index |
|-----------|----------------------|------------------|----------------|----------------------|
|         0 | LBIST0               | HSE_RUN          | Main           |                    0 |
|         1 | LBIST1               | SerDes_0         | Main           |                    1 |
|         2 | LBIST2               | DDR_0_PARTITION0 | Main           |                    2 |
|         3 | LBIST3               | DDR_0_PARTITION1 | Main           |                    3 |
|         4 | LBIST4               | DDR_0_PARTITION2 | Main           |                    4 |
|         5 | LBIST5               | CLUSTER0_CPU0    | A53            |                    5 |
|         6 | LBIST6               | CLUSTER0_CPU1    | A53            |                    6 |
|         7 | LBIST7               | CLUSTER0_GIC0    | A53            |                    7 |
|         8 | LBIST8               | CLUSTER1_CPU0    | A53            |                    8 |
|         9 | LBIST9               | CLUSTER1_CPU1    | A53            |                    9 |
|        10 | LBIST10              | CLUSTER1_GIC1    | A53            |                   10 |
|        11 | LBIST11              | CM7_0            | Main           |                   11 |
|        12 | LBIST12              | CM7_1            | Main           |                   12 |

Table continues on the next page...

Table 600. LBIST mapping (continued)

|   BIST ID | BIST instance name   | Description          | Reset domain   |   Selftest GPR index |
|-----------|----------------------|----------------------|----------------|----------------------|
|        13 | LBIST13              | CM7_2                | Main           |                   13 |
|        14 | LBIST14              | PERIPH0              | Main           |                   14 |
|        15 | LBIST15              | CHECKER0             | Main           |                   15 |
|        16 | LBIST16              | SRAM_CTRL_PARTITION0 | Main           |                   16 |
|        17 | LBIST17              | SRAM_CTRL_PARTITION1 | Main           |                   17 |
|        18 | LBIST18              | PERIPH1              | Main           |                   18 |
|        19 | LBIST19              | CHECKER1             | Main           |                   19 |
|        20 | LBIST20              | ENET_PARTITION       | Main           |                   20 |
|        21 | LBIST21              | SDHC_QSPI            | Main           |                   21 |
|        22 | LBIST22              | PERIPH2              | Main           |                   22 |
|        23 | LBIST23              | CHECKER2             | Main           |                   23 |
|        24 | LBIST24              | DDR_0_PARTITION3     | Main           |                   24 |
|        25 | LBIST25              | NCORE_PARTITION0     | A53            |                   25 |
|        26 | LBIST26              | NCORE_PARTITION1     | A53            |                   26 |
|        27 | LBIST27              | A53_REST             | Main           |                   27 |
|        28 | LBIST28              | NOC_INTERNAL         | Main           |                   28 |
|        29 | LBIST29              | DDR_0_PARTITION4     | Main           |                   29 |
|        30 | LBIST30              | PFE_PARTITION1       | PFE            |                   30 |
|        31 | LBIST31              | PFE_PARTITION2       | PFE            |                   31 |
|        32 | LBIST32              | PFE_PARTITION3       | PFE            |                   32 |
|        33 | LBIST33              | SerDes_1             | Main           |                   33 |
|        34 | LBIST34              | LLCE_PARTITION1      | LLCE           |                   34 |
|        35 | LBIST35              | LLCE_PARTITION2      | LLCE           |                   35 |
|        36 | LBIST36              | ACCEL_NOC_PARTITION1 | Main           |                   36 |
|        37 | LBIST37              | ACCEL_NOC_PARTITION2 | Main           |                   37 |
|        38 | LBIST38              | ACCEL_NOC_PARTITION3 | Main           |                   38 |
|        39 | LBIST39              | ACCEL_NOC_PARTITION4 | Main           |                   39 |
|        40 | LBIST40              | MISC_PARTITION       | Main           |                   40 |
|        41 | LBIST41              | MEM_NOC_PARTITION1   | Main           |                   41 |
|        42 | LBIST42              | MEM_NOC_PARTITION1   | Main           |                   42 |

Self-Test Control Unit (STCU2)

## 72.1.4 MBIST mapping

## Table 601. MBIST mapping

|   BIST ID/memory partition (NMCUT) | BIST instance name   | Reset domain   |
|------------------------------------|----------------------|----------------|
|                                  0 | HSE_400              | Main           |
|                                  1 | HSE_200              | Main           |
|                                  2 | HSE_BOOT             | Main           |
|                                  3 | HSE_ARM              | Main           |
|                                  4 | SUB_DDR_SS1          | Main           |
|                                  5 | SUB_DDR_SS           | Main           |
|                                  6 | SUB_DDR_SS2          | Main           |
|                                  7 | SUB_PCIE_CORE        | Main           |
|                                  8 | SUB_PCIE_RADM        | Main           |
|                                  9 | SUB_PCIE_SLV         | Main           |
|                                 10 | SUB_PCIE_MDAUX       | Main           |
|                                 11 | SUB_PCIE_PHY0        | Main           |
|                                 12 | a53_c0l1             | A53            |
|                                 13 | a53_c0l2             | A53            |
|                                 14 | a53_gic0             | A53            |
|                                 15 | a53_c1l1             | A53            |
|                                 16 | a53_c1l2             | A53            |
|                                 17 | a53_gic1             | A53            |
|                                 18 | SUB_CM7              | Main           |
|                                 19 | SUB_CM7_1            | Main           |
|                                 20 | SUB_CM7_2            | Main           |
|                                 21 | CAN_CHECKER          | Main           |
|                                 22 | DMA                  | Main           |
|                                 23 | CAN_PRIME            | Main           |
|                                 24 | ADC                  | Main           |
|                                 25 | FLEXRAY_LRAM         | Main           |
|                                 26 | FLEXRAY_DRAM         | Main           |
|                                 27 | ENET                 | Main           |
|                                 28 | ENET_EST             | Main           |
|                                 29 | ETF_CA53             | Main           |
|                                 30 | ETF_MISC             | Main           |

Table continues on the next page...

Self-Test Control Unit (STCU2)

Table 601. MBIST mapping (continued)

|   BIST ID/memory partition (NMCUT) | BIST instance name   | Reset domain   |
|------------------------------------|----------------------|----------------|
|                                 31 | USDHC_FIFO           | Main           |
|                                 32 | HSIO_OTC_QSPI        | Main           |
|                                 33 | NCORE_PAR            | A53            |
|                                 34 | NCORE_SEQ            | A53            |
|                                 35 | CAIU                 | A53            |
|                                 36 | ETF5NOC              | Main           |
|                                 37 | ETF4NOC              | Main           |
|                                 38 | LLCE_PART1_DIV2CLK   | LLCE           |
|                                 39 | LLCE_PART2_FLXPECLK  | LLCE           |
|                                 40 | LLCE_PART2_DIV2CLK   | LLCE           |
|                                 41 | PFE_P2SYSCLK         | PFE            |
|                                 42 | PFE_P3SYSCLK         | PFE            |
|                                 43 | PFE_P3PECLK          | PFE            |
|                                 44 | PFE_P1SYSCLK         | PFE            |
|                                 45 | PFE_P1PECLK          | PFE            |
|                                 46 | PCIE_CORE            | Main           |
|                                 47 | PCIE_RADM            | Main           |
|                                 48 | SUB_PCIE_SLV         | Main           |
|                                 49 | PCIE_MDAUX           | Main           |
|                                 50 | SUB_PCIE_PHY0        | Main           |
|                                 51 | USB_TXRX             | Main           |
|                                 52 | STDBY                | Main           |
|                                 53 | DBG_TRACE            | Main           |
|                                 54 | SRAM_00_0            | Main           |
|                                 55 | SRAM_00_1            | Main           |
|                                 56 | SRAM_01_0            | Main           |
|                                 57 | SRAM_01_1            | Main           |
|                                 58 | SRAM_02_0            | Main           |
|                                 59 | SRAM_02_1            | Main           |
|                                 60 | SRAM_03_0            | Main           |
|                                 61 | SRAM_03_1            | Main           |
|                                 62 | SRAM_04_0            | Main           |

Table continues on the next page...

Self-Test Control Unit (STCU2)

Table 601. MBIST mapping (continued)

|   BIST ID/memory partition (NMCUT) | BIST instance name   | Reset domain   |
|------------------------------------|----------------------|----------------|
|                                 63 | SRAM_04_1            | Main           |
|                                 64 | SRAM_05_0            | Main           |
|                                 65 | SRAM_05_1            | Main           |
|                                 66 | SRAM_06_0            | Main           |
|                                 67 | SRAM_06_1            | Main           |
|                                 68 | SRAM_07_0            | Main           |
|                                 69 | SRAM_07_1            | Main           |
|                                 70 | SRAM_08_0            | Main           |
|                                 71 | SRAM_09_0            | Main           |
|                                 72 | SRAM_10_0            | Main           |
|                                 73 | SRAM_11_0            | Main           |
|                                 74 | SRAM_12_0            | Main           |
|                                 75 | SRAM_13_0            | Main           |
|                                 76 | SRAM_14_0            | Main           |
|                                 77 | SRAM_15_0            | Main           |

## 72.1.5 Running MBIST sequences on CM7 memories

You must enable the corresponding core reset and CM7 core clock to run MBIST sequences on CM7 memories. If the corresponding CM7 core is disabled, then enable its reset and clock as follows:

1. Use the corresponding CM7 GPR to put the core in CPU\_WAIT if you do not need to execute anything with the CM7 core and you need to run MBIST on its memories.
2. Ungate the clock of the corresponding CM7 core using the respective core-related registers in MC\_ME.
3. Deassert the reset of the corresponding CM7 core by writing 0 to the respective field in PRST0\_0.

## 72.1.6 Indicating fault state during main reset domain self-test

The Software must program the MC\_RGM's ERCTRL[ERASSERT] field to 1b prior to initiating the main reset domain self-test. This results in the RESET\_B pin being asserted, The FCCU\_F0 will be driven LOW and FCCU\_F1 will be driven HIGH if FCCU override during selftest is not disabled, and all other pins being put into their default state as indicated by the "Pad State During Main Reset Domain Selftest" column of the "Misc With Pin Controls" tab of the IOMUX sheet.

The override on FCCU EOUT pads will remain asserted until you write 1

to SRC. FCCU\_EOUT\_OVERRIDE\_CLEAR\_REG[EOUT\_OVERRIDE\_CLEAR] after the self-test reset sequence. Configure the EOUT override disable during self-test field in SRC's FCCU\_EOUT\_OVERRIDE\_CLEAR\_REG[EOUT\_OVERRIDE\_DISABLE\_DURING\_SELFTEST] field before configuring MC\_RGM's ERCTRL[ERASSERT] field, if it is not required to override FCCU EOUT pads during the main reset domain self-test.

## 72.1.7 Error events management in main reset domain self-test

You can map error events to unrecoverable faults for the main reset domain self-test by using the ERR\_FM register.

Self-Test Control Unit (STCU2)

## 72.1.8 Online self-test reset or interrupt generation

After an online self-test (LBIST or MBIST) completes or STCU2 detects an ABORT condition during self-test execution, reset is issued to all BIST partitions present inside the reset domains enabled for self-test in that run. This action resets all modules present inside those BIST partitions. Also, if the self-test includes the main reset domain, MC\_RGM executes a functional reset sequence.

You must enable interrupts inside STCU2 using the RUNSW register if the self-test includes only software reset domains. STCU2 generates the interrupts and notifies the target core of those interrupts at the end of the self-test.

Enable STCU2 interrupts for those self-tests that run only on software reset domains. If the self-test includes the main reset domain, disable STCU2 interrupts.

## 72.1.9 AUTOLOCK\_VALUE for register write access through STCU2\_SKC

Register write access to STCU2 registers through the STCU2\_SKC security-key mechanism times out after the number of STCU2 clock cycles as specified by the AUTOLOCK\_VALUE. On this chip, AUTOLOCK\_VALUE is 1\_FFFFh.

## 72.1.10 PLL loss of lock during self test

Detection of PLL loss of lock during LBIST or MBIST causes a destructive reset in the system.

CMU\_0 programming is required before the self-test programming begins.

All the registers present in LBIST domains do not retain their content after self-test reset.

## 72.1.11 STCU2 BIST start (BSTART) register description

Attempted accesses to the BSTART register, using undefined reserved values, can result in an undefined behavior.

## Table 602. BSTART description

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| 31 CLKEN   | Clock Enable Enables BIST clocks. 0b - Disables 1b - Enables                                                          |
| 30-5 -     | Reserved                                                                                                              |
| 4 BSR      | BIST Status Reset Resets result and status information captured from an MBIST run. 0b - Does not reset 1b - Resets    |
| 3 -        | Reserved                                                                                                              |
| 2-0 BSTART | BIST Start Starts a BIST sequence. 000b - NOP (reset value) 001b - Runs selected BISTs without programming them first |

Table continues on the next page...

Self-Test Control Unit (STCU2)

Table 602. BSTART description (continued)

| Field   | Function                                                                                                                                                                                                                                                                        |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 010b-011b - Reserved 100b - Programs BISTs only, but does not start them, enabling different BISTs to be programmed with different algorithms before all the selected BISTs are started by writing 001 to this field 101b - Programs BISTs and starts them 110b-111b - Reserved |

## 72.1.12 STCU2 algorithm select (ALGOSEL) register description

The ALGOSEL register selects any one of the predefined algorithms. The value used in this register is mapped to a predefined algorithm register in BIST. After the MBIST controller programs information on this register and starts a BIST operation, this value is transferred to the predefined algorithm register in every selected BIST.

If you select multiple predefined algorithms, the order of execution starts from LSB and ends at MSB.

Reserved fields of this register do not have predefined algorithms associated with them, and you cannot write data to them. When you read these fields, they always return 0.

Predefined algorithms include information about:

- Background patterns
- Address modes and other register programming information that may be necessary
- The number of BIST runs needed to perform the exact coverage requested

The MBIT controller decodes algorithm information using a series of lookup tables.

The following table describes high-level BIST algorithms that the MBIT controller can invoke. The column headings in this table have the following meanings:

- Index: Position in this register that enables the BIST algorithm.
- Name: Symbolic name for the algorithm.
- Description: Intent and use model of the algorithm.
- BIST run: Sequence of BIST invocations comprising the algorithm.
- Sequence: Ordered list of march elements to be run. Each march element consists of a direction indicator (for increasing and decreasing addresses) and a set of march phases. A march phase involves reading (R) or writing (W) the noninverted (0) or inverted (1) background pattern.
- Used by default: Indicator of whether the algorithm is selected in the post-reset state of this register.

## Table 603. ALGOSEL description

|   Index | Name            | Description                                    | BIST run                    | Sequence                                            | Used by default   |
|---------|-----------------|------------------------------------------------|-----------------------------|-----------------------------------------------------|-------------------|
|       3 | March C+ single | March C+ with column fast and solid background | MarchC+ column fast 1x (#4) | 1. W0 2. R0W1 3. R1W0R0W1 4. R1W0 5. R0W1R1W0 6. R0 | Yes               |

Table continues on the next page...

## Table 603. ALGOSEL description (continued)

|   Index | Name     | Description                                           | BIST run       | Sequence   | Used by default   |
|---------|----------|-------------------------------------------------------|----------------|------------|-------------------|
|      13 | BasicChk | Basic self- contained checkerboard, using column fast | BasicChk (#18) | R0W1R1     | _                 |

## 72.1.13 Self-test programming sequence

This section contains high-level programming sequences for executing self-test in a software reset domain and the main reset domain. Detailed programming sequences for supported configurations are available in a separate application note (contact your NXP sales representative).

## Software reset domain:

1. Turn off the software reset domain following the steps in the "Software reset partition turn-off flowchart" section in the Reset chapter.
2. Configure the software reset domain clocks to initial frequencies.
3. Write 1 to SELFTEST\_GPR\_TOP's Reset\_Domain\_Selftest\_Enable\_Register[RESET\_DOMAIN\_n\_SELFTEST\_ENABLE] field, where n corresponds to the software reset domain(s) in which self-test is to be executed.
4. Wait for SELFTEST\_GPR\_TOP's corresponding Reset\_Domain\_Selftest\_Enable\_Status\_Register[RESET\_DOMAIN\_n\_SELFTEST\_ENABLE\_LAST\_RUN\_STATUS] field to become 1.
5. Program clock sources and MC\_CGMs according to the clock configuration.
6. Program self-test GPR of LBIST partitions and STCU according to the required LBIST or MBIST configuration.
7. Enable LBIST or MBIST interrupt in STCU2 and trigger self-test execution by programming STCU2's RUNSW register.

At the end of the self-test run, an interrupt is generated. You can check the STCU2 status registers and take actions accordingly.

## Main reset domain:

1. Turn off all software reset domains in the chip following the steps in the "Software reset partition turn-off flowchart" section in the Reset chapter.
2. Disable the modules present in the main reset domain (such as GMAC, SerDes, DDR, and TMU).
3. If any software reset domain is enabled for self-test in this run, configure the clocks of that domain to initial frequencies.
4. Write 1 to SELFTEST\_GPR\_TOP's Reset\_Domain\_Selftest\_Enable\_Register[RESET\_DOMAIN\_n\_SELFTEST\_ENABLE] field, where n corresponds to main reset domain. If the self-test run in any software reset domain(s) in the same configuration, write 1 to the corresponding field(s).
5. Wait for SELFTEST\_GPR\_TOP's

field to become 1 for any main reset domains and software reset domains.

- Reset\_Domain\_Selftest\_Enable\_Status\_Register[RESET\_DOMAIN\_n\_SELFTEST\_ENABLE\_LAST\_RUN\_STATUS]
6. Program clock sources and MC\_CGMs according to the clock configuration.
7. Program self-test GPR of LBIST partitions and STCU according to the required LBIST or MBIST configuration.
8. Write 1 to SRC's FCCU\_EOUT\_OVERRIDE\_CLEAR\_REG[EOUT\_OVERRIDE\_DISABLE\_DURING\_SELFTEST] field if you do not want the fault state to be indicated on the EOUT pins.
9. Write 1 to MC\_RGM's ERCTRL[ERASSERT] field to move the GPIO pins to a safe state and to deassert the RESET\_B pin.
10. Trigger self-test execution by programming STCU2's RUNSW register.

Self-Test Control Unit (STCU2)

At the end of the self-test run, a functional reset is generated. After this reset, you can check the STCU2 status registers and take actions accordingly.

## NOTE

If a Cortex-M7 core is in disabled state, you must enable its clock and reset for MBIST execution on its memories. See Running MBIST sequences on CM7 memories for details.

## NOTE

Error injection in a memory using EIM can interfere with its MBIST operation, resulting in incorrect results. You must ensure it is disabled prior to MBIST execution.

## SELFTEST\_GPR\_TOP's

Reset\_Domain\_Selftest\_Enable\_Status\_Register[RESET\_DOMAIN\_n\_SELFTEST\_ENABLE\_LAST\_RUN\_STATUS] fields tell you whether self-test was enabled in a particular reset domain in the last self-test run.

Perform the following instructions for the configurations when the self-test is executed on the software resettable domain followed by the self-test run on the main reset domain, or software resettable domain:

- For the first MBIST run on software resettable domain, write BSTART of STCU2 at 8000\_0005h, and then start self-test.
- For MBIST run on either the main reset domain or software resettable domain just after the MBIST run on the software resettable domain, write BSTART of STCU2 at 8000\_0015h to clear the results and the status information from the previous MBIST run on SRD.

## 72.1.14 Handling unrecoverable faults

Only recoverable and noncritical faults map to FCCU. The unrecoverable faults from STCU2 do not map to FCCU, and the critical ones map to MC\_RGM instead of FCCU. Therefore, ignore this chapter's references to mapping of these faults to FCCU.

## 72.2 Introduction

STCU2 is a comprehensive programmable hardware module that:

- Manages the execution of BISTs
- Indicates whether each BIST passed
- Manages the chip's LBIST and the MBIST blocks

## 72.3 Main features

STCU2 includes:

- System interface for reading from and writing to the STCU2 registers during runtime (online) via the CPU
- Programmable scheduler for BIST execution
- Control over LBIST concurrent or sequential execution
- Control over MBIST concurrent or sequential execution
- Programmable LBIST delayed concurrent start
- Programmable internal clock prescaler to reduce internal and BIST clocks
- Dedicated online MBIST interrupt source generation
- Dedicated online LBIST interrupt source generation
- Programmable BIST-sequence-execution watchdog timer that specifies the maximum time allowed for the execution of a BIST sequence
- Fixed register-write-access watchdog timer that specifies the maximum amount of time that STCU2 allows you to write to its registers after you unlock them

Self-Test Control Unit (STCU2)

- Fields that indicate the execution status of each BIST, see Types of BIST sequences and Types of BIST partitions
- Fields that indicate the status of each type of online STCU2 internal error condition
- Field that indicates the status of an online hardware abort
- Programmable fault mapping of each BIST for controlling the type of fault that STCU2 reports (recoverable or unrecoverable) when the BIST fails to execute
- Programmable fault mapping of each STCU2 internal error condition for controlling the type of fault that STCU2 reports (recoverable or unrecoverable) when the condition occurs
- Signals to report recoverable and unrecoverable faults to the FCCU module
- Redundant recoverable and unrecoverable fault-generation logic to improve reliability
- FCCU recoverable and unrecoverable fault-injection mechanism
- Global register write-protection mechanism that requires two security key codes
- Global automatic power saving after a BIST sequence is completed when watchdog timer time-out is detected
- Watchdog automatic clock wake-up mechanism when software unlocks the STCU2 registers for write access
- Watchdog automatic power saving when the fixed register-write-access watchdog timer times out

## 72.4 Block diagram

This diagram shows the parts of STCU2:

Figure 591. STCU2 block diagram

<!-- image -->

This table describes the parts of STCU2:

Table 604. STCU2 parts

| Part               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Reg interface      | Provides access to: • Registers • The security key logic • The IPS interface                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| Fault interface    | Performs the following tasks: • Collects the fault conditions caused by STCU2internal error conditions and each BIST executed in a sequence • Sets the global recoverable or unrecoverable status flag, depending on the fault mapping for a given BIST • Manages the recoverable and unrecoverable fault lines to and from the FCCU module • Manages the set/clear injection mechanism provided by the FCCU module To improve the intrinsic reliability of this critical logic, the generation logic is duplicated. |
| Clock interface    | Manages the internal and the BIST clock prescaler, the internal clock-gating power saving, and the wake-up clock feature                                                                                                                                                                                                                                                                                                                                                                                             |
| WDG FSM            | Provides the following: • A programmable BIST-sequence-execution watchdog timer that specifies the maximum time allowed for the execution of a BIST sequence • A fixed register-write-access watchdog timer that specifies the maximum amount of time that STCU2 allows you to write to its registers after you unlock them                                                                                                                                                                                          |
| Master FSM         | Coordinates and schedules all of the operations performed during a BIST sequence                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Loader Shifter FSM | Programs the BIST registers and reads back the data to be checked at the end of each test operation                                                                                                                                                                                                                                                                                                                                                                                                                  |
| LBIST interface    | Provides the interface between the chip's LBIST engines and the STCU2 controllers                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| MBIST interface    | Provides the interface between the MBIST controller and the STCU2 controllers                                                                                                                                                                                                                                                                                                                                                                                                                                        |

## 72.5 Peripheral bus interface

The peripheral bus interface is a slave bus used for configuration purposes via CPU. The module supports the following bus read operations:

- Word (32 bits) data read operations to any registers
- Any other operation is not supported.

Word, low and high half-words, byte operations are supported in write mode only:

- Write access is allowed by software only when CFG[WRP] is cleared. The default value of CFG[WRP] is cleared.
- Exceptions are the following read/write fields: CFG[WRP], ERR\_STAT[UFSF] and ERR\_STAT[RFSF].

Self-Test Control Unit (STCU2)

- In all the other conditions, the write operations are not supported and all the STCU2 registers can be only read.
- STCU2 Configuration (CFG) should only be accessed in 32 bit (partial access not allowed).

The STCU2 module generates a transfer error in the following cases:

- Any read access to the registers after writing Key1 and before writing Key2 (in online ) and before register write-access watchdog timer expires.
- Any write/read access to the register addresses not mapped on the peripheral but included in the address space of the peripheral
- Any write/read operation different from byte/halfword/word (free byte enables or other operations) on each register
- Any write operation on Double Security Key register applying a wrong sequence of keys (the two write operations cannot be interleaved with other access to STCU2 registers)
- Any write operation performed on a register when the Double Security keys have not been applied
- Any write operation performed on registers when CFG[WRP] is set and the access is performed through software (internal peripheral interface). The exceptions are SKC register (for valid keys value and sequence) and INT\_FLG register (interrupt flag) in which STCU2 does not assert transfer error.
- Any write operation performed on Read Only registers

The registers of the STCU2 module are accessible (read/write) in each access mode: user, supervisor, or test.

In case there are write operations on bits marked as reserved, the transfer error is not generated.

## NOTE

See the chip-specific STCU2 information for the wait time necessary to write to the online registers.

## 72.6 BISTs and BIST partitions

## 72.6.1 Definition: BIST

A BIST is a test that the chip can execute to verify the functional integrity of a part of itself. The chip uses STCU2 and other on-chip hardware to execute a BIST.

## 72.6.2 Definition: BIST partition

A BIST partition is a part of a chip for which a BIST has been defined. The hardware that is included in a given BIST partition is chip-specific. For a list of the hardware included in each of the BIST partitions on this chip, see the chip-specific STCU2 information.

## 72.6.3 Example: BIST partitions on a chip

This is an example of a chip with six BIST partitions:

<!-- image -->

## 72.6.4 Types of BIST partitions

The STCU2 module on this chip supports the following type or types of BIST partitions:

Table 605. Types of BIST partitions

| BIST partition type   | Description                 |
|-----------------------|-----------------------------|
| MBIST partition       | An SRAM or ROM block        |
| LBIST partition       | One or more digital modules |

## 72.7 BIST sequences

## 72.7.1 Definition: BIST sequence

A BIST sequence is a programmable series of one or more phases, each of which executes one or more individual BISTs.

## 72.7.2 STCU2 executes MBISTs before LBISTs

If a BIST sequence includes both MBISTs and LBISTs; STCU2 executes the MBISTs first.

## 72.7.3 Example: Single-phase BIST sequence

This is an example of a single-phase BIST sequence in which STCU2 executes only one BIST:

Table 606. Example: Single-phase BIST sequence

|   Phase | BIST executed   |
|---------|-----------------|
|       0 | MBIST 16        |

## 72.7.4 Example: Multi-phase BIST sequence

This is an example of a multiphase BIST sequence in which STCU2 executes more than one BIST in parallel in some phases:

Table 607. Example: Multi-phase BIST sequence

|   Phase | BISTs executed       |
|---------|----------------------|
|       0 | MBISTs 7, 30         |
|       1 | MBIST 23             |
|       2 | MBISTs 6, 16, 29, 23 |
|       3 | LBIST 12             |
|       4 | LBISTs 13, 8, 11     |
|       5 | LBISTs 19, 6         |

## 72.7.5 Types of BIST sequences

The STCU2 module on this chip supports these types of BIST sequences:

Table 608. Example: Types of BIST sequences

| BIST sequence type   | Description                                                                                                                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Online BIST sequence | A BIST sequence that STCU2 executes during runtime at the request of software. Application software configures and initiates execution of the BIST sequence by loading values into STCU2 registers. |

## 72.7.6 Supported BIST sequences

NXP supports only a specific set of BIST sequences for this chip. For the list of supported BIST sequences, see the chip-specific STCU2 information.

## 72.8 STCU2 register descriptions

The STCU2 registers are listed in this section.

NOTE

Always write the reset value for the Reserved fields.

During online self-test, after the STCU2 registers are configured, they must not be overridden via internal peripheral system until the self-test is complete.

## 72.8.1 STCU2 memory map

STCU2 base address: 4002\_8000h

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 4h       | STCU2 Run Software (RUNSW)                   |                32 | RW       | 0000_0000h    |
| 8h       | STCU2 SK Code (SKC)                          |                32 | W        | 0000_0000h    |
| Ch       | STCU2 Configuration (CFG)                    |                32 | RW       | 0000_0001h    |
| 14h      | STCU2 Watchdog Granularity (WDG)             |                32 | RW       | 0000_FFFFh    |
| 18h      | STCU2 Interrupt Flag (INT_FLG)               |                32 | RW       | 0000_0000h    |
| 24h      | STCU2 Error (ERR_STAT)                       |                32 | RW       | 0000_0000h    |
| 28h      | STCU2 Error FM (ERR_FM)                      |                32 | RW       | 0000_0000h    |
| 4Ch      | STCU2 Online LBIST Status (LBSSW0)           |                32 | R        | 0000_0000h    |
| 50h      | STCU2 Online LBIST Status (LBSSW1)           |                32 | R        | 0000_0000h    |
| 5Ch      | STCU2 Online LBIST End Flag (LBESW0)         |                32 | R        | 0000_0000h    |
| 60h      | STCU2 Online LBIST End Flag (LBESW1)         |                32 | R        | 0000_0000h    |
| 7Ch      | STCU2 Online LBIST Unrecoverable FM (LBUFM0) |                32 | RW       | 0000_0000h    |
| 80h      | STCU2 Online LBIST Unrecoverable FM (LBUFM1) |                32 | RW       | 0000_0000h    |
| 10Ch     | STCU2 Online MBIST Status (MBSSW0)           |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                             |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------|-------------------|----------|---------------|
| 110h     | STCU2 Online MBIST Status (MBSSW1)                   |                32 | R        | 0000_0000h    |
| 114h     | STCU2 Online MBIST Status (MBSSW2)                   |                32 | R        | 0000_0000h    |
| 118h     | STCU2 Online MBIST Status (MBSSW3)                   |                32 | R        | 0000_0000h    |
| 14Ch     | STCU2 Online MBIST End Flag (MBESW0)                 |                32 | R        | 0000_0000h    |
| 150h     | STCU2 Online MBIST End Flag (MBESW1)                 |                32 | R        | 0000_0000h    |
| 154h     | STCU2 Online MBIST End Flag (MBESW2)                 |                32 | R        | 0000_0000h    |
| 158h     | STCU2 Online MBIST End Flag (MBESW3)                 |                32 | R        | 0000_0000h    |
| 18Ch     | STCU2 MBIST Unrecoverable FM (MBUFM0)                |                32 | RW       | 0000_0000h    |
| 190h     | STCU2 MBIST Unrecoverable FM (MBUFM1)                |                32 | RW       | 0000_0000h    |
| 194h     | STCU2 MBIST Unrecoverable FM (MBUFM2)                |                32 | RW       | 0000_0000h    |
| 198h     | STCU2 MBIST Unrecoverable FM (MBUFM3)                |                32 | RW       | 0000_0000h    |
| 200h     | STCU2 LBIST Control (LB_CTRL0)                       |                32 | RW       | 0000_0000h    |
| 204h     | STCU2 LBIST PC Stop (LB_PCS0)                        |                32 | RW       | 0000_0000h    |
| 220h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW0)  |                32 | RW       | FFFF_FFFFh    |
| 224h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW0) |                32 | RW       | FFFF_FFFFh    |
| 228h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW0)      |                32 | R        | 0000_0000h    |
| 22Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW0)     |                32 | R        | 0000_0000h    |
| 240h     | STCU2 LBIST Control (LB_CTRL1)                       |                32 | RW       | 0000_0000h    |
| 244h     | STCU2 LBIST PC Stop (LB_PCS1)                        |                32 | RW       | 0000_0000h    |
| 260h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW1)  |                32 | RW       | FFFF_FFFFh    |
| 264h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW1) |                32 | RW       | FFFF_FFFFh    |
| 268h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW1)      |                32 | R        | 0000_0000h    |
| 26Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW1)     |                32 | R        | 0000_0000h    |
| 280h     | STCU2 LBIST Control (LB_CTRL2)                       |                32 | RW       | 0000_0000h    |
| 284h     | STCU2 LBIST PC Stop (LB_PCS2)                        |                32 | RW       | 0000_0000h    |
| 2A0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW2)  |                32 | RW       | FFFF_FFFFh    |
| 2A4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW2) |                32 | RW       | FFFF_FFFFh    |
| 2A8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW2)      |                32 | R        | 0000_0000h    |
| 2ACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW2)     |                32 | R        | 0000_0000h    |
| 2C0h     | STCU2 LBIST Control (LB_CTRL3)                       |                32 | RW       | 0000_0000h    |
| 2C4h     | STCU2 LBIST PC Stop (LB_PCS3)                        |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Self-Test Control Unit (STCU2)

Table continued from the previous page...

| Offset   | Register                                             |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------|-------------------|----------|---------------|
| 2E0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW3)  |                32 | RW       | FFFF_FFFFh    |
| 2E4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW3) |                32 | RW       | FFFF_FFFFh    |
| 2E8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW3)      |                32 | R        | 0000_0000h    |
| 2ECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW3)     |                32 | R        | 0000_0000h    |
| 300h     | STCU2 LBIST Control (LB_CTRL4)                       |                32 | RW       | 0000_0000h    |
| 304h     | STCU2 LBIST PC Stop (LB_PCS4)                        |                32 | RW       | 0000_0000h    |
| 320h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW4)  |                32 | RW       | FFFF_FFFFh    |
| 324h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW4) |                32 | RW       | FFFF_FFFFh    |
| 328h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW4)      |                32 | R        | 0000_0000h    |
| 32Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW4)     |                32 | R        | 0000_0000h    |
| 340h     | STCU2 LBIST Control (LB_CTRL5)                       |                32 | RW       | 0000_0000h    |
| 344h     | STCU2 LBIST PC Stop (LB_PCS5)                        |                32 | RW       | 0000_0000h    |
| 360h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW5)  |                32 | RW       | FFFF_FFFFh    |
| 364h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW5) |                32 | RW       | FFFF_FFFFh    |
| 368h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW5)      |                32 | R        | 0000_0000h    |
| 36Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW5)     |                32 | R        | 0000_0000h    |
| 380h     | STCU2 LBIST Control (LB_CTRL6)                       |                32 | RW       | 0000_0000h    |
| 384h     | STCU2 LBIST PC Stop (LB_PCS6)                        |                32 | RW       | 0000_0000h    |
| 3A0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW6)  |                32 | RW       | FFFF_FFFFh    |
| 3A4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW6) |                32 | RW       | FFFF_FFFFh    |
| 3A8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW6)      |                32 | R        | 0000_0000h    |
| 3ACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW6)     |                32 | R        | 0000_0000h    |
| 3C0h     | STCU2 LBIST Control (LB_CTRL7)                       |                32 | RW       | 0000_0000h    |
| 3C4h     | STCU2 LBIST PC Stop (LB_PCS7)                        |                32 | RW       | 0000_0000h    |
| 3E0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW7)  |                32 | RW       | FFFF_FFFFh    |
| 3E4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW7) |                32 | RW       | FFFF_FFFFh    |
| 3E8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW7)      |                32 | R        | 0000_0000h    |
| 3ECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW7)     |                32 | R        | 0000_0000h    |
| 400h     | STCU2 LBIST Control (LB_CTRL8)                       |                32 | RW       | 0000_0000h    |
| 404h     | STCU2 LBIST PC Stop (LB_PCS8)                        |                32 | RW       | 0000_0000h    |
| 420h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW8)  |                32 | RW       | FFFF_FFFFh    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 424h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW8)  |                32 | RW       | FFFF_FFFFh    |
| 428h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW8)       |                32 | R        | 0000_0000h    |
| 42Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW8)      |                32 | R        | 0000_0000h    |
| 440h     | STCU2 LBIST Control (LB_CTRL9)                        |                32 | RW       | 0000_0000h    |
| 444h     | STCU2 LBIST PC Stop (LB_PCS9)                         |                32 | RW       | 0000_0000h    |
| 460h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW9)   |                32 | RW       | FFFF_FFFFh    |
| 464h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW9)  |                32 | RW       | FFFF_FFFFh    |
| 468h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW9)       |                32 | R        | 0000_0000h    |
| 46Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW9)      |                32 | R        | 0000_0000h    |
| 480h     | STCU2 LBIST Control (LB_CTRL10)                       |                32 | RW       | 0000_0000h    |
| 484h     | STCU2 LBIST PC Stop (LB_PCS10)                        |                32 | RW       | 0000_0000h    |
| 4A0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW10)  |                32 | RW       | FFFF_FFFFh    |
| 4A4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW10) |                32 | RW       | FFFF_FFFFh    |
| 4A8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW10)      |                32 | R        | 0000_0000h    |
| 4ACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW10)     |                32 | R        | 0000_0000h    |
| 4C0h     | STCU2 LBIST Control (LB_CTRL11)                       |                32 | RW       | 0000_0000h    |
| 4C4h     | STCU2 LBIST PC Stop (LB_PCS11)                        |                32 | RW       | 0000_0000h    |
| 4E0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW11)  |                32 | RW       | FFFF_FFFFh    |
| 4E4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW11) |                32 | RW       | FFFF_FFFFh    |
| 4E8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW11)      |                32 | R        | 0000_0000h    |
| 4ECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW11)     |                32 | R        | 0000_0000h    |
| 500h     | STCU2 LBIST Control (LB_CTRL12)                       |                32 | RW       | 0000_0000h    |
| 504h     | STCU2 LBIST PC Stop (LB_PCS12)                        |                32 | RW       | 0000_0000h    |
| 520h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW12)  |                32 | RW       | FFFF_FFFFh    |
| 524h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW12) |                32 | RW       | FFFF_FFFFh    |
| 528h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW12)      |                32 | R        | 0000_0000h    |
| 52Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW12)     |                32 | R        | 0000_0000h    |
| 540h     | STCU2 LBIST Control (LB_CTRL13)                       |                32 | RW       | 0000_0000h    |
| 544h     | STCU2 LBIST PC Stop (LB_PCS13)                        |                32 | RW       | 0000_0000h    |
| 560h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW13)  |                32 | RW       | FFFF_FFFFh    |
| 564h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW13) |                32 | RW       | FFFF_FFFFh    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 568h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW13)      |                32 | R        | 0000_0000h    |
| 56Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW13)     |                32 | R        | 0000_0000h    |
| 580h     | STCU2 LBIST Control (LB_CTRL14)                       |                32 | RW       | 0000_0000h    |
| 584h     | STCU2 LBIST PC Stop (LB_PCS14)                        |                32 | RW       | 0000_0000h    |
| 5A0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW14)  |                32 | RW       | FFFF_FFFFh    |
| 5A4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW14) |                32 | RW       | FFFF_FFFFh    |
| 5A8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW14)      |                32 | R        | 0000_0000h    |
| 5ACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW14)     |                32 | R        | 0000_0000h    |
| 5C0h     | STCU2 LBIST Control (LB_CTRL15)                       |                32 | RW       | 0000_0000h    |
| 5C4h     | STCU2 LBIST PC Stop (LB_PCS15)                        |                32 | RW       | 0000_0000h    |
| 5E0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW15)  |                32 | RW       | FFFF_FFFFh    |
| 5E4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW15) |                32 | RW       | FFFF_FFFFh    |
| 5E8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW15)      |                32 | R        | 0000_0000h    |
| 5ECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW15)     |                32 | R        | 0000_0000h    |
| 600h     | STCU2 LBIST Control (LB_CTRL16)                       |                32 | RW       | 0000_0000h    |
| 604h     | STCU2 LBIST PC Stop (LB_PCS16)                        |                32 | RW       | 0000_0000h    |
| 620h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW16)  |                32 | RW       | FFFF_FFFFh    |
| 624h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW16) |                32 | RW       | FFFF_FFFFh    |
| 628h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW16)      |                32 | R        | 0000_0000h    |
| 62Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW16)     |                32 | R        | 0000_0000h    |
| 640h     | STCU2 LBIST Control (LB_CTRL17)                       |                32 | RW       | 0000_0000h    |
| 644h     | STCU2 LBIST PC Stop (LB_PCS17)                        |                32 | RW       | 0000_0000h    |
| 660h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW17)  |                32 | RW       | FFFF_FFFFh    |
| 664h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW17) |                32 | RW       | FFFF_FFFFh    |
| 668h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW17)      |                32 | R        | 0000_0000h    |
| 66Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW17)     |                32 | R        | 0000_0000h    |
| 680h     | STCU2 LBIST Control (LB_CTRL18)                       |                32 | RW       | 0000_0000h    |
| 684h     | STCU2 LBIST PC Stop (LB_PCS18)                        |                32 | RW       | 0000_0000h    |
| 6A0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW18)  |                32 | RW       | FFFF_FFFFh    |
| 6A4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW18) |                32 | RW       | FFFF_FFFFh    |
| 6A8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW18)      |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 6ACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW18)     |                32 | R        | 0000_0000h    |
| 6C0h     | STCU2 LBIST Control (LB_CTRL19)                       |                32 | RW       | 0000_0000h    |
| 6C4h     | STCU2 LBIST PC Stop (LB_PCS19)                        |                32 | RW       | 0000_0000h    |
| 6E0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW19)  |                32 | RW       | FFFF_FFFFh    |
| 6E4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW19) |                32 | RW       | FFFF_FFFFh    |
| 6E8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW19)      |                32 | R        | 0000_0000h    |
| 6ECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW19)     |                32 | R        | 0000_0000h    |
| 700h     | STCU2 LBIST Control (LB_CTRL20)                       |                32 | RW       | 0000_0000h    |
| 704h     | STCU2 LBIST PC Stop (LB_PCS20)                        |                32 | RW       | 0000_0000h    |
| 720h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW20)  |                32 | RW       | FFFF_FFFFh    |
| 724h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW20) |                32 | RW       | FFFF_FFFFh    |
| 728h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW20)      |                32 | R        | 0000_0000h    |
| 72Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW20)     |                32 | R        | 0000_0000h    |
| 740h     | STCU2 LBIST Control (LB_CTRL21)                       |                32 | RW       | 0000_0000h    |
| 744h     | STCU2 LBIST PC Stop (LB_PCS21)                        |                32 | RW       | 0000_0000h    |
| 760h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW21)  |                32 | RW       | FFFF_FFFFh    |
| 764h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW21) |                32 | RW       | FFFF_FFFFh    |
| 768h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW21)      |                32 | R        | 0000_0000h    |
| 76Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW21)     |                32 | R        | 0000_0000h    |
| 780h     | STCU2 LBIST Control (LB_CTRL22)                       |                32 | RW       | 0000_0000h    |
| 784h     | STCU2 LBIST PC Stop (LB_PCS22)                        |                32 | RW       | 0000_0000h    |
| 7A0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW22)  |                32 | RW       | FFFF_FFFFh    |
| 7A4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW22) |                32 | RW       | FFFF_FFFFh    |
| 7A8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW22)      |                32 | R        | 0000_0000h    |
| 7ACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW22)     |                32 | R        | 0000_0000h    |
| 7C0h     | STCU2 LBIST Control (LB_CTRL23)                       |                32 | RW       | 0000_0000h    |
| 7C4h     | STCU2 LBIST PC Stop (LB_PCS23)                        |                32 | RW       | 0000_0000h    |
| 7E0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW23)  |                32 | RW       | FFFF_FFFFh    |
| 7E4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW23) |                32 | RW       | FFFF_FFFFh    |
| 7E8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW23)      |                32 | R        | 0000_0000h    |
| 7ECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW23)     |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 800h     | STCU2 LBIST Control (LB_CTRL24)                       |                32 | RW       | 0000_0000h    |
| 804h     | STCU2 LBIST PC Stop (LB_PCS24)                        |                32 | RW       | 0000_0000h    |
| 820h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW24)  |                32 | RW       | FFFF_FFFFh    |
| 824h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW24) |                32 | RW       | FFFF_FFFFh    |
| 828h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW24)      |                32 | R        | 0000_0000h    |
| 82Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW24)     |                32 | R        | 0000_0000h    |
| 840h     | STCU2 LBIST Control (LB_CTRL25)                       |                32 | RW       | 0000_0000h    |
| 844h     | STCU2 LBIST PC Stop (LB_PCS25)                        |                32 | RW       | 0000_0000h    |
| 860h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW25)  |                32 | RW       | FFFF_FFFFh    |
| 864h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW25) |                32 | RW       | FFFF_FFFFh    |
| 868h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW25)      |                32 | R        | 0000_0000h    |
| 86Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW25)     |                32 | R        | 0000_0000h    |
| 880h     | STCU2 LBIST Control (LB_CTRL26)                       |                32 | RW       | 0000_0000h    |
| 884h     | STCU2 LBIST PC Stop (LB_PCS26)                        |                32 | RW       | 0000_0000h    |
| 8A0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW26)  |                32 | RW       | FFFF_FFFFh    |
| 8A4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW26) |                32 | RW       | FFFF_FFFFh    |
| 8A8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW26)      |                32 | R        | 0000_0000h    |
| 8ACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW26)     |                32 | R        | 0000_0000h    |
| 8C0h     | STCU2 LBIST Control (LB_CTRL27)                       |                32 | RW       | 0000_0000h    |
| 8C4h     | STCU2 LBIST PC Stop (LB_PCS27)                        |                32 | RW       | 0000_0000h    |
| 8E0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW27)  |                32 | RW       | FFFF_FFFFh    |
| 8E4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW27) |                32 | RW       | FFFF_FFFFh    |
| 8E8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW27)      |                32 | R        | 0000_0000h    |
| 8ECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW27)     |                32 | R        | 0000_0000h    |
| 900h     | STCU2 LBIST Control (LB_CTRL28)                       |                32 | RW       | 0000_0000h    |
| 904h     | STCU2 LBIST PC Stop (LB_PCS28)                        |                32 | RW       | 0000_0000h    |
| 920h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW28)  |                32 | RW       | FFFF_FFFFh    |
| 924h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW28) |                32 | RW       | FFFF_FFFFh    |
| 928h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW28)      |                32 | R        | 0000_0000h    |
| 92Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW28)     |                32 | R        | 0000_0000h    |
| 940h     | STCU2 LBIST Control (LB_CTRL29)                       |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Self-Test Control Unit (STCU2)

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 944h     | STCU2 LBIST PC Stop (LB_PCS29)                        |                32 | RW       | 0000_0000h    |
| 960h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW29)  |                32 | RW       | FFFF_FFFFh    |
| 964h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW29) |                32 | RW       | FFFF_FFFFh    |
| 968h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW29)      |                32 | R        | 0000_0000h    |
| 96Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW29)     |                32 | R        | 0000_0000h    |
| 980h     | STCU2 LBIST Control (LB_CTRL30)                       |                32 | RW       | 0000_0000h    |
| 984h     | STCU2 LBIST PC Stop (LB_PCS30)                        |                32 | RW       | 0000_0000h    |
| 9A0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW30)  |                32 | RW       | FFFF_FFFFh    |
| 9A4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW30) |                32 | RW       | FFFF_FFFFh    |
| 9A8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW30)      |                32 | R        | 0000_0000h    |
| 9ACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW30)     |                32 | R        | 0000_0000h    |
| 9C0h     | STCU2 LBIST Control (LB_CTRL31)                       |                32 | RW       | 0000_0000h    |
| 9C4h     | STCU2 LBIST PC Stop (LB_PCS31)                        |                32 | RW       | 0000_0000h    |
| 9E0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW31)  |                32 | RW       | FFFF_FFFFh    |
| 9E4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW31) |                32 | RW       | FFFF_FFFFh    |
| 9E8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW31)      |                32 | R        | 0000_0000h    |
| 9ECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW31)     |                32 | R        | 0000_0000h    |
| A00h     | STCU2 LBIST Control (LB_CTRL32)                       |                32 | RW       | 0000_0000h    |
| A04h     | STCU2 LBIST PC Stop (LB_PCS32)                        |                32 | RW       | 0000_0000h    |
| A20h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW32)  |                32 | RW       | FFFF_FFFFh    |
| A24h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW32) |                32 | RW       | FFFF_FFFFh    |
| A28h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW32)      |                32 | R        | 0000_0000h    |
| A2Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW32)     |                32 | R        | 0000_0000h    |
| A40h     | STCU2 LBIST Control (LB_CTRL33)                       |                32 | RW       | 0000_0000h    |
| A44h     | STCU2 LBIST PC Stop (LB_PCS33)                        |                32 | RW       | 0000_0000h    |
| A60h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW33)  |                32 | RW       | FFFF_FFFFh    |
| A64h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW33) |                32 | RW       | FFFF_FFFFh    |
| A68h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW33)      |                32 | R        | 0000_0000h    |
| A6Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW33)     |                32 | R        | 0000_0000h    |
| A80h     | STCU2 LBIST Control (LB_CTRL34)                       |                32 | RW       | 0000_0000h    |
| A84h     | STCU2 LBIST PC Stop (LB_PCS34)                        |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| AA0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW34)  |                32 | RW       | FFFF_FFFFh    |
| AA4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW34) |                32 | RW       | FFFF_FFFFh    |
| AA8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW34)      |                32 | R        | 0000_0000h    |
| AACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW34)     |                32 | R        | 0000_0000h    |
| AC0h     | STCU2 LBIST Control (LB_CTRL35)                       |                32 | RW       | 0000_0000h    |
| AC4h     | STCU2 LBIST PC Stop (LB_PCS35)                        |                32 | RW       | 0000_0000h    |
| AE0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW35)  |                32 | RW       | FFFF_FFFFh    |
| AE4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW35) |                32 | RW       | FFFF_FFFFh    |
| AE8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW35)      |                32 | R        | 0000_0000h    |
| AECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW35)     |                32 | R        | 0000_0000h    |
| B00h     | STCU2 LBIST Control (LB_CTRL36)                       |                32 | RW       | 0000_0000h    |
| B04h     | STCU2 LBIST PC Stop (LB_PCS36)                        |                32 | RW       | 0000_0000h    |
| B20h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW36)  |                32 | RW       | FFFF_FFFFh    |
| B24h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW36) |                32 | RW       | FFFF_FFFFh    |
| B28h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW36)      |                32 | R        | 0000_0000h    |
| B2Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW36)     |                32 | R        | 0000_0000h    |
| B40h     | STCU2 LBIST Control (LB_CTRL37)                       |                32 | RW       | 0000_0000h    |
| B44h     | STCU2 LBIST PC Stop (LB_PCS37)                        |                32 | RW       | 0000_0000h    |
| B60h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW37)  |                32 | RW       | FFFF_FFFFh    |
| B64h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW37) |                32 | RW       | FFFF_FFFFh    |
| B68h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW37)      |                32 | R        | 0000_0000h    |
| B6Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW37)     |                32 | R        | 0000_0000h    |
| B80h     | STCU2 LBIST Control (LB_CTRL38)                       |                32 | RW       | 0000_0000h    |
| B84h     | STCU2 LBIST PC Stop (LB_PCS38)                        |                32 | RW       | 0000_0000h    |
| BA0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW38)  |                32 | RW       | FFFF_FFFFh    |
| BA4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW38) |                32 | RW       | FFFF_FFFFh    |
| BA8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW38)      |                32 | R        | 0000_0000h    |
| BACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW38)     |                32 | R        | 0000_0000h    |
| BC0h     | STCU2 LBIST Control (LB_CTRL39)                       |                32 | RW       | 0000_0000h    |
| BC4h     | STCU2 LBIST PC Stop (LB_PCS39)                        |                32 | RW       | 0000_0000h    |
| BE0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW39)  |                32 | RW       | FFFF_FFFFh    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| BE4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW39) |                32 | RW       | FFFF_FFFFh    |
| BE8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW39)      |                32 | R        | 0000_0000h    |
| BECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW39)     |                32 | R        | 0000_0000h    |
| C00h     | STCU2 LBIST Control (LB_CTRL40)                       |                32 | RW       | 0000_0000h    |
| C04h     | STCU2 LBIST PC Stop (LB_PCS40)                        |                32 | RW       | 0000_0000h    |
| C20h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW40)  |                32 | RW       | FFFF_FFFFh    |
| C24h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW40) |                32 | RW       | FFFF_FFFFh    |
| C28h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW40)      |                32 | R        | 0000_0000h    |
| C2Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW40)     |                32 | R        | 0000_0000h    |
| C40h     | STCU2 LBIST Control (LB_CTRL41)                       |                32 | RW       | 0000_0000h    |
| C44h     | STCU2 LBIST PC Stop (LB_PCS41)                        |                32 | RW       | 0000_0000h    |
| C60h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW41)  |                32 | RW       | FFFF_FFFFh    |
| C64h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW41) |                32 | RW       | FFFF_FFFFh    |
| C68h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW41)      |                32 | R        | 0000_0000h    |
| C6Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW41)     |                32 | R        | 0000_0000h    |
| C80h     | STCU2 LBIST Control (LB_CTRL42)                       |                32 | RW       | 0000_0000h    |
| C84h     | STCU2 LBIST PC Stop (LB_PCS42)                        |                32 | RW       | 0000_0000h    |
| CA0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW42)  |                32 | RW       | FFFF_FFFFh    |
| CA4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW42) |                32 | RW       | FFFF_FFFFh    |
| CA8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW42)      |                32 | R        | 0000_0000h    |
| CACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW42)     |                32 | R        | 0000_0000h    |
| CC0h     | STCU2 LBIST Control (LB_CTRL43)                       |                32 | RW       | 0000_0000h    |
| CC4h     | STCU2 LBIST PC Stop (LB_PCS43)                        |                32 | RW       | 0000_0000h    |
| CE0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW43)  |                32 | RW       | FFFF_FFFFh    |
| CE4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW43) |                32 | RW       | FFFF_FFFFh    |
| CE8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW43)      |                32 | R        | 0000_0000h    |
| CECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW43)     |                32 | R        | 0000_0000h    |
| D00h     | STCU2 LBIST Control (LB_CTRL44)                       |                32 | RW       | 0000_0000h    |
| D04h     | STCU2 LBIST PC Stop (LB_PCS44)                        |                32 | RW       | 0000_0000h    |
| D20h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW44)  |                32 | RW       | FFFF_FFFFh    |
| D24h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW44) |                32 | RW       | FFFF_FFFFh    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| D28h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW44)      |                32 | R        | 0000_0000h    |
| D2Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW44)     |                32 | R        | 0000_0000h    |
| D40h     | STCU2 LBIST Control (LB_CTRL45)                       |                32 | RW       | 0000_0000h    |
| D44h     | STCU2 LBIST PC Stop (LB_PCS45)                        |                32 | RW       | 0000_0000h    |
| D60h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW45)  |                32 | RW       | FFFF_FFFFh    |
| D64h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW45) |                32 | RW       | FFFF_FFFFh    |
| D68h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW45)      |                32 | R        | 0000_0000h    |
| D6Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW45)     |                32 | R        | 0000_0000h    |
| D80h     | STCU2 LBIST Control (LB_CTRL46)                       |                32 | RW       | 0000_0000h    |
| D84h     | STCU2 LBIST PC Stop (LB_PCS46)                        |                32 | RW       | 0000_0000h    |
| DA0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW46)  |                32 | RW       | FFFF_FFFFh    |
| DA4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW46) |                32 | RW       | FFFF_FFFFh    |
| DA8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW46)      |                32 | R        | 0000_0000h    |
| DACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW46)     |                32 | R        | 0000_0000h    |
| DC0h     | STCU2 LBIST Control (LB_CTRL47)                       |                32 | RW       | 0000_0000h    |
| DC4h     | STCU2 LBIST PC Stop (LB_PCS47)                        |                32 | RW       | 0000_0000h    |
| DE0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW47)  |                32 | RW       | FFFF_FFFFh    |
| DE4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW47) |                32 | RW       | FFFF_FFFFh    |
| DE8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW47)      |                32 | R        | 0000_0000h    |
| DECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW47)     |                32 | R        | 0000_0000h    |
| E00h     | STCU2 LBIST Control (LB_CTRL48)                       |                32 | RW       | 0000_0000h    |
| E04h     | STCU2 LBIST PC Stop (LB_PCS48)                        |                32 | RW       | 0000_0000h    |
| E20h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW48)  |                32 | RW       | FFFF_FFFFh    |
| E24h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW48) |                32 | RW       | FFFF_FFFFh    |
| E28h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW48)      |                32 | R        | 0000_0000h    |
| E2Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW48)     |                32 | R        | 0000_0000h    |
| E40h     | STCU2 LBIST Control (LB_CTRL49)                       |                32 | RW       | 0000_0000h    |
| E44h     | STCU2 LBIST PC Stop (LB_PCS49)                        |                32 | RW       | 0000_0000h    |
| E60h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW49)  |                32 | RW       | FFFF_FFFFh    |
| E64h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW49) |                32 | RW       | FFFF_FFFFh    |
| E68h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW49)      |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| E6Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW49)     |                32 | R        | 0000_0000h    |
| E80h     | STCU2 LBIST Control (LB_CTRL50)                       |                32 | RW       | 0000_0000h    |
| E84h     | STCU2 LBIST PC Stop (LB_PCS50)                        |                32 | RW       | 0000_0000h    |
| EA0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW50)  |                32 | RW       | FFFF_FFFFh    |
| EA4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW50) |                32 | RW       | FFFF_FFFFh    |
| EA8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW50)      |                32 | R        | 0000_0000h    |
| EACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW50)     |                32 | R        | 0000_0000h    |
| EC0h     | STCU2 LBIST Control (LB_CTRL51)                       |                32 | RW       | 0000_0000h    |
| EC4h     | STCU2 LBIST PC Stop (LB_PCS51)                        |                32 | RW       | 0000_0000h    |
| EE0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW51)  |                32 | RW       | FFFF_FFFFh    |
| EE4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW51) |                32 | RW       | FFFF_FFFFh    |
| EE8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW51)      |                32 | R        | 0000_0000h    |
| EECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW51)     |                32 | R        | 0000_0000h    |
| F00h     | STCU2 LBIST Control (LB_CTRL52)                       |                32 | RW       | 0000_0000h    |
| F04h     | STCU2 LBIST PC Stop (LB_PCS52)                        |                32 | RW       | 0000_0000h    |
| F20h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW52)  |                32 | RW       | FFFF_FFFFh    |
| F24h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW52) |                32 | RW       | FFFF_FFFFh    |
| F28h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW52)      |                32 | R        | 0000_0000h    |
| F2Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW52)     |                32 | R        | 0000_0000h    |
| F40h     | STCU2 LBIST Control (LB_CTRL53)                       |                32 | RW       | 0000_0000h    |
| F44h     | STCU2 LBIST PC Stop (LB_PCS53)                        |                32 | RW       | 0000_0000h    |
| F60h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW53)  |                32 | RW       | FFFF_FFFFh    |
| F64h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW53) |                32 | RW       | FFFF_FFFFh    |
| F68h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW53)      |                32 | R        | 0000_0000h    |
| F6Ch     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW53)     |                32 | R        | 0000_0000h    |
| F80h     | STCU2 LBIST Control (LB_CTRL54)                       |                32 | RW       | 0000_0000h    |
| F84h     | STCU2 LBIST PC Stop (LB_PCS54)                        |                32 | RW       | 0000_0000h    |
| FA0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW54)  |                32 | RW       | FFFF_FFFFh    |
| FA4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW54) |                32 | RW       | FFFF_FFFFh    |
| FA8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW54)      |                32 | R        | 0000_0000h    |
| FACh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW54)     |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| FC0h     | STCU2 LBIST Control (LB_CTRL55)                       |                32 | RW       | 0000_0000h    |
| FC4h     | STCU2 LBIST PC Stop (LB_PCS55)                        |                32 | RW       | 0000_0000h    |
| FE0h     | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW55)  |                32 | RW       | FFFF_FFFFh    |
| FE4h     | STCU2 Online LBIST MISR Expected High (LB_MISREHSW55) |                32 | RW       | FFFF_FFFFh    |
| FE8h     | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW55)      |                32 | R        | 0000_0000h    |
| FECh     | STCU2 Online LBIST MISR Read High (LB_MISRRHSW55)     |                32 | R        | 0000_0000h    |
| 1000h    | STCU2 LBIST Control (LB_CTRL56)                       |                32 | RW       | 0000_0000h    |
| 1004h    | STCU2 LBIST PC Stop (LB_PCS56)                        |                32 | RW       | 0000_0000h    |
| 1020h    | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW56)  |                32 | RW       | FFFF_FFFFh    |
| 1024h    | STCU2 Online LBIST MISR Expected High (LB_MISREHSW56) |                32 | RW       | FFFF_FFFFh    |
| 1028h    | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW56)      |                32 | R        | 0000_0000h    |
| 102Ch    | STCU2 Online LBIST MISR Read High (LB_MISRRHSW56)     |                32 | R        | 0000_0000h    |
| 1040h    | STCU2 LBIST Control (LB_CTRL57)                       |                32 | RW       | 0000_0000h    |
| 1044h    | STCU2 LBIST PC Stop (LB_PCS57)                        |                32 | RW       | 0000_0000h    |
| 1060h    | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW57)  |                32 | RW       | FFFF_FFFFh    |
| 1064h    | STCU2 Online LBIST MISR Expected High (LB_MISREHSW57) |                32 | RW       | FFFF_FFFFh    |
| 1068h    | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW57)      |                32 | R        | 0000_0000h    |
| 106Ch    | STCU2 Online LBIST MISR Read High (LB_MISRRHSW57)     |                32 | R        | 0000_0000h    |
| 1080h    | STCU2 LBIST Control (LB_CTRL58)                       |                32 | RW       | 0000_0000h    |
| 1084h    | STCU2 LBIST PC Stop (LB_PCS58)                        |                32 | RW       | 0000_0000h    |
| 10A0h    | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW58)  |                32 | RW       | FFFF_FFFFh    |
| 10A4h    | STCU2 Online LBIST MISR Expected High (LB_MISREHSW58) |                32 | RW       | FFFF_FFFFh    |
| 10A8h    | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW58)      |                32 | R        | 0000_0000h    |
| 10ACh    | STCU2 Online LBIST MISR Read High (LB_MISRRHSW58)     |                32 | R        | 0000_0000h    |
| 10C0h    | STCU2 LBIST Control (LB_CTRL59)                       |                32 | RW       | 0000_0000h    |
| 10C4h    | STCU2 LBIST PC Stop (LB_PCS59)                        |                32 | RW       | 0000_0000h    |
| 10E0h    | STCU2 Online LBIST MISR Expected Low (LB_MISRELSW59)  |                32 | RW       | FFFF_FFFFh    |
| 10E4h    | STCU2 Online LBIST MISR Expected High (LB_MISREHSW59) |                32 | RW       | FFFF_FFFFh    |
| 10E8h    | STCU2 Online LBIST MISR Read Low (LB_MISRRLSW59)      |                32 | R        | 0000_0000h    |
| 10ECh    | STCU2 Online LBIST MISR Read High (LB_MISRRHSW59)     |                32 | R        | 0000_0000h    |
| 2200h    | STCU2 Algorithm Select (ALGOSEL)                      |                32 | RW       | 0000_0000h    |

Table continues on the next page...

## Table continued from the previous page...

| Offset        | Register                                    |   Width (In bits) | Access   | Reset value   |
|---------------|---------------------------------------------|-------------------|----------|---------------|
| 220Ch         | STCU2 MBIST Stagger (STGGR)                 |                32 | RW       | 0000_0000h    |
| 2210h         | STCU2 BIST Start (BSTART)                   |                32 | RW       | 0000_0000h    |
| 2214h - 23C8h | STCU2 MBIST Control (MB_CTRL0 - MB_CTRL109) |                32 | RW       | 0000_0000h    |

## 72.8.2 STCU2 Run Software (RUNSW)

## Offset

| Register   | Offset   |
|------------|----------|
| RUNSW      | 4h       |

## Function

The RUNSW register defines the RUN bit to start the online self-testing procedure.

The R/W fields in this register are readable at any time. However, you can write to these fields only when CFG[WRP] = 0.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | MBIE | LBIE | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | RUNS |
| W      |      |      |      |      | MBIE |      |      |      |      |      |      |      |      |      |      | W    |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function               |
|---------|------------------------|
| 31-12   | Reserved               |
| -       |                        |
| 11      | MBIST Interrupt Enable |
| MBIE    |                        |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Interrupt is not generated at the end of the software MBIST execution phase for the selected memories. 1b - At the end of the software MBIST execution phase for sequential or concurrently selected memories, STCU2 forces an interrupt request to notify that MBISTs of these memories are over.                                 |
| 10 LBIE | LBIST Interrupt Enable 0b - Interrupt is not generated at the end of the software LBIST execution phase for the selected LBISTs. 1b - At the end of the software LBIST execution phase for sequential or concurrently selected LBIST runs, STCU2 forces an interrupt request to notify that LBISTs of the selected partitions are over. |
| 9 -     | Reserved                                                                                                                                                                                                                                                                                                                                |
| 8 -     | Reserved                                                                                                                                                                                                                                                                                                                                |
| 7-2 -   | Reserved                                                                                                                                                                                                                                                                                                                                |
| 1 -     | Reserved                                                                                                                                                                                                                                                                                                                                |
| 0 RUNSW | The RUNSW bit is automatically cleared by STCU2 when the online self-testing procedure is complete. 0b - Idle 1b - Online self-testing procedure is running                                                                                                                                                                             |

## 72.8.3 STCU2 SK Code (SKC)

## Offset

| Register   | Offset   |
|------------|----------|
| SKC        | 8h       |

## Function

The SKC register implements the security key code mechanism needed to access in write mode to the other STCU2 registers.

To unlock STCU2 access after the STCU2 asynchronous reset and at the end of the STCU2 run, the software (IPS bus) need to apply the following sequence:

- write the key1 into the SKC register
- write the key2 into the SKC register

Self-Test Control Unit (STCU2)

Depending on the online test step, the two keys are different. Byte write operation is not allowed because the full key has to be recognized as one unit.

In case of invalid access or sequence (Key1/2 have to be applied consecutively), a transfer error on the IPS is asserted. The STCU2 write access is locked and to unlock the access, the sequence has to be applied again.

In case the STCU2 register access lasts more cycles than the one defined in the hard-coded WDG timeout, the STCU2 write access is locked and the WDG and register interface clocks are switched off. Also, in this case, to enable the write access to the STCU2 again and the WDG and register interface clocks, it is required to apply the sequence again. This hard-coded WDG counter starts decrementing its value right after POR is deasserted.

In case it is required to extend the STCU2 register access cycles before the hard-coded WDG timeout expires, Key1 and Key2 sequences need to be applied. The effect of this write operation is to re-initialize the WDG timeout counter. The STCU2 write access is locked and to unlock the access, the sequence has to be applied again.

The SKC register is not readable. The value 00000000h is always returned in case of read operation.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  | SKC  |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                              |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | STCU2 SK Code                                                                                                                                         |
| SKC     | STCU2 security key code for online test = 753F924Eh: Key1 to unlock the write access the STCU2 = 8AC06DB1h: Key2 to unlock the write access the STCU2 |

## 72.8.4 STCU2 Configuration (CFG)

## Offset

| Register   | Offset   |
|------------|----------|
| CFG        | Ch       |

## Function

The CFG register includes the global configuration of the STCU2 and can be updated in the online test steps.

The access to this register is described in the following figure. It further depends on the state of the WRP bit as follows:

Self-Test Control Unit (STCU2)

- When WRP = 0: The register can be written during the online self-test case without restrictions.
- When WRP = 1:
- The only bit that can be written without any restriction is WRP.
- In case there are software operations that write all the register's bits, a transfer error is raised only if the value of the selected byte written differs from the current status of the register. This functionality has been implemented to prevent potential compilation behavior that might invalidate this single bit clean capability.

## Diagram

<!-- image -->

## Fields

| Field          | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -           | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 30-21 PTR      | First LBIST or MBIST pointer PTR defines the logical pointer to the first LBIST or MBIST to be scheduled when the self-testing procedure is enabled. PTR is the entry pointer to a linked list of BIST descriptors. If PTR = 0 then the LBIST0 is initially scheduled. See BIST scheduling for details. You can write to this field only when WRP = 0. NOTE 0h to (3Ch - 1): pointer to LBIST 00000080h to (00000080h + 06Eh - 1): pointer to MBIST 3FFh: pointer to NIL. No BIST execution. others: invalid pointer => an error is set into the STCU2 Error (ERR_STAT). |
| 20-13 LB_DELAY | Delay LBIST run LB_DELAY defines the delay between the LBIST starts when more than a single LBIST is selected to be executed concurrently with the purpose of smoothing the power consumption transient. The allowed delay time are these: 00h: No delay 01h: 1 x 16 STCU2 CORE_CLK cycles                                                                                                                                                                                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | 02h: 2 x 16 STCU2 CORE_CLK cycles 03h: 3 x 16 STCU2 CORE_CLK cycles ... FDh: 253 x 16 STCU2 CORE_CLK cycles FEh: 254 x 16 STCU2 CORE_CLK cycles FFh: 255 x 16 STCU2 CORE_CLK cycles You can write to this field only when WRP = 0. NOTE                                                                                                                                                                                          |
| 12-9 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 8 WRP       | Write Protection 0: Specific STCU2 registers can be written through IPS bus interface 1: STCU2 registers cannot be written through IPS, preventing any user application write operation                                                                                                                                                                                                                                          |
| 7-6 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 5 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 4 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 3 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 2-0 CLK_CFG | Logic, Memory BIST, and STCU2 CORE_CLK configuration CLK_CFG defines the ratio between the sys_clk and the internal clock used to program both the LBIST and the MBIST and the STCU2 CORE_CLK. The punch-out mechanism is used to generate the derived clocks. The following configurations are allowed: You can write to this field only when WRP = 0. NOTE 000b - sys_clk/1 001b - sys_clk/2 010b - sys_clk/3 011b - sys_clk/4 |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                            |
|---------|---------------------------------------------------------------------|
|         | 100b - sys_clk/5 101b - sys_clk/6 110b - sys_clk/7 111b - sys_clk/8 |

## 72.8.5 STCU2 Watchdog Granularity (WDG)

## Offset

| Register   | Offset   |
|------------|----------|
| WDG        | 14h      |

## Function

The WDG register defines the time budget of LBIST and MBIST execution providing a protection mechanism in case of dead-lock or endless conditions during the self-test procedure.

In case online self-test sequence is run, it defines the timeout of the execution run.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Watchdog End of Count Timer                                                                                                                                                                                                                                          |
| WDGEOC  | This value has to be set to define the time budget related to the online self-test execution and check that everything is correctly working within this slot of time. The delay time slots that are allowed are as follows: 0000 0000h: 1 x 16 STCU2 CORE_CLK cycles |

Table continues on the next page...

| Field   | Function                                                                                                                                                                                                                                    |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0000 0001h: 2 x 16 STCU2 CORE_CLK cycles 0000 0002h: 3 x 16 STCU2 CORE_CLK cycles ... FFFF FFFDh: 4294967294 x 16 STCU2 CORE_CLK cycles FFFF FFFEh: 4294967295 x 16 STCU2 CORE_CLK cycles FFFF FFFFh: 4294967296 x 16 STCU2 CORE_CLK cycles |

## 72.8.6 STCU2 Interrupt Flag (INT\_FLG)

## Offset

| Register   | Offset   |
|------------|----------|
| INT_FLG    | 18h      |

## Function

The INT\_FLG register includes the MBISTand LBIST interrupt pending bits. These bits are effective during the online self-test phase and are managed only when the corresponding control bit in the RUNSW register (MBIE and LBIE) is enabled.

## Diagram

<!-- image -->

## Fields

| Field   | Function             |
|---------|----------------------|
| 31-2    | Reserved             |
| -       |                      |
| 1       | MBIST Interrupt Flag |
| MBIFLG  |                      |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                           |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No interrupt is pending 1b - An interrupt, highlighting that the online execution of the concurrent scheduled MBIST is completed, is pending. Write 1 to clear the bit.                       |
| 0 LBIFLG | LBIST Interrupt Flag 0b - No interrupt is pending. 1b - An interrupt, highlighting that the online execution of the concurrent scheduled LBIST is completed, is pending. Write 1 to clear the bit. |

## 72.8.7 STCU2 Error (ERR\_STAT)

## Offset

| Register   | Offset   |
|------------|----------|
| ERR_STAT   | 24h      |

## Function

The ERR\_STAT register includes the status flags related to the STCU2 internal error conditions occurred during the configuration or the online self-testing execution.

The UFSF and RFSF can be set/cleared using the FCCU dedicated channels.

The access to this register is described in the following figure and as follows:

- If you select the byte write capability to write only UFSF and RFSF, then there is no restriction in writing these bits.
- If your software performs the write operations on other bits besides UFSF/RFSF, then a transfer error is generated only if the value you are writing to the other bits differs from their value currently stored in the register. This functionality has been implemented to prevent potential compilation behavior that might invalidate the UFSF/RFSF single bit set/clean capability.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25       | 24   | 23   | 22   | 21   | 20        | 19      | 18   | 17      | 16      |
|--------|------|------|------|------|------|------|----------|------|------|------|------|-----------|---------|------|---------|---------|
| R      | 0    | 0    | 0    | 0    | 0    |      | ABOR THW | 0    |      | 0    |      | Reserv ed | WDTO SW | 0    | ENGE SW | INVPS W |
| W      |      |      |      |      |      |      |          |      |      |      |      |           |         |      |         |         |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0    | 0    | 0    | 0         | 0       | 0    | 0       | 0       |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9        | 8    | 7    | 6    | 5    | 4         | 3       | 2    | 1       | 0       |
| R      | 0    | 0    | 0    | 0    | 0    |      | UFSF     | RFSF | 0    | 0    | 0    | 0         | 0       | 0    | 0       | 0       |
| W      |      |      |      |      |      |      | UFSF     |      |      |      |      |           |         |      |         |         |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0    | 0    | 0    | 0         | 0       | 0    | 0       | 0       |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 -    | Reserved                                                                                                                                                                                                                                                                                                                                                              |
| 25 ABORTHW | Online hardware abort flag Youcanalwaysreadthis field. Thecontent of this field is initializedtoitsresetvaluewhenRUNSW[RUNSW] is set to 1. 0b - No hardware abort was requested during the online self-test sequence. 1b - A hardware abort was detected during the online self-test sequence.                                                                        |
| 24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                              |
| 23-21 -    | Reserved                                                                                                                                                                                                                                                                                                                                                              |
| 20 -       | Reserved                                                                                                                                                                                                                                                                                                                                                              |
| 19 WDTOSW  | Online watchdog timeout Youcanalwaysreadthis field. Thecontent of this field is initializedtoitsresetvaluewhenRUNSW[RUNSW] is set to 1. 0b - LBIST and MBIST time slots completed within the assigned watchdog time. 1b - LBIST and MBIST time slots not completed within the assigned watchdog time or there are internal mismatches among End of Execution signals. |
| 18 -       | Reserved                                                                                                                                                                                                                                                                                                                                                              |
| 17 ENGESW  | Online engine error Youcanalwaysreadthis field. Thecontent of this field is initializedtoitsresetvaluewhenRUNSW[RUNSW] is set to 1. 0b - Valid engine execution 1b - Invalid engine execution. The error conditions that set this bit are FSM, protocol error, and so on.                                                                                             |
| 16 INVPSW  | Online invalid pointer Youcanalwaysreadthis field. Thecontent of this field is initializedtoitsresetvaluewhenRUNSW[RUNSW] is set to 1. 0b - Valid linked pointer list                                                                                                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                          |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 1b - Invalid linked pointer list. The following conditions set this bit: Initial LBIST or MBIST pointer is out of range; LBIST is selected when MBIST is concurrently running or vice versa; Error in the LBIST/MBIST linking (execution generates an infinite loop).                                                                             |
| 15-10 - | Reserved                                                                                                                                                                                                                                                                                                                                          |
| 9 UFSF  | Unrecoverable Faults Status Flag This flag reports the global status of the Unrecoverable Faults(UF). This field can be set or cleared using the FCCU dedicated channel, and can also be set or cleared by software. 0b - No errors that trigger the UF condition. 1b - There are errors that trigger the UF condition.                           |
| 8 RFSF  | Recoverable Faults Status Flag This flag reports the global status of the Recoverable Fault (RF). This field can be set or cleared using the FCCU dedicated channel, and can also be set or cleared by software. 0b - No errors that trigger the Recoverable Faults condition 1b - There are errors that trigger the Recoverable Faults condition |
| 7-5 -   | Reserved                                                                                                                                                                                                                                                                                                                                          |
| 4-0 -   | Reserved Write may occur on these fields but writes have no effect.                                                                                                                                                                                                                                                                               |

## 72.8.8 STCU2 Error FM (ERR\_FM)

## Offset

| Register   | Offset   |
|------------|----------|
| ERR_FM     | 28h      |

## Function

The ERR\_FM register defines the fault mapping of the STCU2 faults described in the register ERR\_STAT in terms of UF or RF. All sources of internal faults can be routed to UF and RF.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20     | 19   | 18     | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|--------|------|--------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0    | 0      | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |        |      |        |      |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0    | 0      | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4      | 3    | 2      | 1    | 0     |
| R      |      |      |      |      |      | 0    |      |      |      |      |      | Reserv | WDTO | Reserv | ENGE | INVPU |
| W      |      |      |      |      |      |      |      |      |      |      |      | ed     | UFM  | ed     | UFM  | FM    |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0    | 0      | 0    | 0     |

## Fields

| Field     | Function                                                                                                     |
|-----------|--------------------------------------------------------------------------------------------------------------|
| 31-5 -    | Reserved                                                                                                     |
| 4 -       | Reserved                                                                                                     |
| 3 WDTOUFM | Watchdog Timeout Unrecoverable Fault Mapping 0b - Recoverable Fault Mapping 1b - Unrecoverable Fault Mapping |
| 2 -       | Reserved                                                                                                     |
| 1 ENGEUFM | Engine Error Unrecoverable Fault Mapping 0b - Recoverable Fault Mapping 1b - Unrecoverable Fault Mapping     |
| 0 INVPUFM | Invalid Pointer Unrecoverable Fault Mapping 0b - Recoverable Fault Mapping 1b - Unrecoverable Mapping        |

## 72.8.9 STCU2 Online LBIST Status (LBSSW0)

## Offset

| Register   | Offset   |
|------------|----------|
| LBSSW0     | 4Ch      |

Self-Test Control Unit (STCU2)