{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551710488579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551710488616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 22:41:27 2019 " "Processing started: Mon Mar 04 22:41:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551710488616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551710488616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signalgenerate -c signalgenerate " "Command: quartus_map --read_settings_files=on --write_settings_files=off signalgenerate -c signalgenerate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551710488617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1551710491049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spimaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spimaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiMaster-bhv_SpiMaster " "Found design unit 1: SpiMaster-bhv_SpiMaster" {  } { { "SpiMaster.vhd" "" { Text "F:/altera_pci/SelfTest/SpiMaster.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521056 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiMaster " "Found entity 1: SpiMaster" {  } { { "SpiMaster.vhd" "" { Text "F:/altera_pci/SelfTest/SpiMaster.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asyncreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AsyncReceiver-bhv_AsyncReceiver " "Found design unit 1: AsyncReceiver-bhv_AsyncReceiver" {  } { { "AsyncReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/AsyncReceiver.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521068 ""} { "Info" "ISGN_ENTITY_NAME" "1 AsyncReceiver " "Found entity 1: AsyncReceiver" {  } { { "AsyncReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/AsyncReceiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncsender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asyncsender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AsyncSender-bhv_AsyncSender " "Found design unit 1: AsyncSender-bhv_AsyncSender" {  } { { "AsyncSender.vhd" "" { Text "F:/altera_pci/SelfTest/AsyncSender.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521079 ""} { "Info" "ISGN_ENTITY_NAME" "1 AsyncSender " "Found entity 1: AsyncSender" {  } { { "AsyncSender.vhd" "" { Text "F:/altera_pci/SelfTest/AsyncSender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spireceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spireceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiReceiver-bhv_SpiReceiver " "Found design unit 1: SpiReceiver-bhv_SpiReceiver" {  } { { "SpiReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/SpiReceiver.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521090 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiReceiver " "Found entity 1: SpiReceiver" {  } { { "SpiReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/SpiReceiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spisender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spisender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiSender-bhv_SpiSender " "Found design unit 1: SpiSender-bhv_SpiSender" {  } { { "SpiSender.vhd" "" { Text "F:/altera_pci/SelfTest/SpiSender.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521102 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiSender " "Found entity 1: SpiSender" {  } { { "SpiSender.vhd" "" { Text "F:/altera_pci/SelfTest/SpiSender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_shiftin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_shiftin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASYNC_SHIFTIN-bhv_ASYNC_SHIFTIN " "Found design unit 1: ASYNC_SHIFTIN-bhv_ASYNC_SHIFTIN" {  } { { "ASYNC_SHIFTIN.vhd" "" { Text "F:/altera_pci/SelfTest/ASYNC_SHIFTIN.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521113 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_SHIFTIN " "Found entity 1: ASYNC_SHIFTIN" {  } { { "ASYNC_SHIFTIN.vhd" "" { Text "F:/altera_pci/SelfTest/ASYNC_SHIFTIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_shiftout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_shiftout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASYNC_SHIFTOUT-bhv_ASYNC_SHIFTOUT " "Found design unit 1: ASYNC_SHIFTOUT-bhv_ASYNC_SHIFTOUT" {  } { { "ASYNC_SHIFTOUT.vhd" "" { Text "F:/altera_pci/SelfTest/ASYNC_SHIFTOUT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521124 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_SHIFTOUT " "Found entity 1: ASYNC_SHIFTOUT" {  } { { "ASYNC_SHIFTOUT.vhd" "" { Text "F:/altera_pci/SelfTest/ASYNC_SHIFTOUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recv_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RECV_CTRL-bhv_RECV_CTRL " "Found design unit 1: RECV_CTRL-bhv_RECV_CTRL" {  } { { "RECV_CTRL.vhd" "" { Text "F:/altera_pci/SelfTest/RECV_CTRL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521134 ""} { "Info" "ISGN_ENTITY_NAME" "1 RECV_CTRL " "Found entity 1: RECV_CTRL" {  } { { "RECV_CTRL.vhd" "" { Text "F:/altera_pci/SelfTest/RECV_CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spicomponent.vhd 8 4 " "Found 8 design units, including 4 entities, in source file spicomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_MASTER_SENDER-bhv_SPI_MASTER_SENDER " "Found design unit 1: SPI_MASTER_SENDER-bhv_SPI_MASTER_SENDER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SPI_MASTER_RECEIVER-bhv_SPI_MASTER_RECEIVER " "Found design unit 2: SPI_MASTER_RECEIVER-bhv_SPI_MASTER_RECEIVER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SPI_SLAVE_SENDER-bhv_SPI_SLAVE_SENDER " "Found design unit 3: SPI_SLAVE_SENDER-bhv_SPI_SLAVE_SENDER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SPI_SLAVE_RECEIVER-bhv_SPI_SLAVE_RECEIVER " "Found design unit 4: SPI_SLAVE_RECEIVER-bhv_SPI_SLAVE_RECEIVER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 511 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_SENDER " "Found entity 1: SPI_MASTER_SENDER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_MASTER_RECEIVER " "Found entity 2: SPI_MASTER_RECEIVER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""} { "Info" "ISGN_ENTITY_NAME" "3 SPI_SLAVE_SENDER " "Found entity 3: SPI_SLAVE_SENDER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""} { "Info" "ISGN_ENTITY_NAME" "4 SPI_SLAVE_RECEIVER " "Found entity 4: SPI_SLAVE_RECEIVER" {  } { { "SpiComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SpiComponent.vhd" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastersyncserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mastersyncserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MasterSyncSerial-bhv_MasterSyncSerial " "Found design unit 1: MasterSyncSerial-bhv_MasterSyncSerial" {  } { { "MasterSyncSerial.vhd" "" { Text "F:/altera_pci/SelfTest/MasterSyncSerial.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521170 ""} { "Info" "ISGN_ENTITY_NAME" "1 MasterSyncSerial " "Found entity 1: MasterSyncSerial" {  } { { "MasterSyncSerial.vhd" "" { Text "F:/altera_pci/SelfTest/MasterSyncSerial.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slavesyncserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slavesyncserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlaveSyncSerial-bhv_SlaveSyncSerial " "Found design unit 1: SlaveSyncSerial-bhv_SlaveSyncSerial" {  } { { "SlaveSyncSerial.vhd" "" { Text "F:/altera_pci/SelfTest/SlaveSyncSerial.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521186 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlaveSyncSerial " "Found entity 1: SlaveSyncSerial" {  } { { "SlaveSyncSerial.vhd" "" { Text "F:/altera_pci/SelfTest/SlaveSyncSerial.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_80-SYN " "Found design unit 1: pll_80-SYN" {  } { { "PLL_80.vhd" "" { Text "F:/altera_pci/SelfTest/PLL_80.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521199 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_80 " "Found entity 1: PLL_80" {  } { { "PLL_80.vhd" "" { Text "F:/altera_pci/SelfTest/PLL_80.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file send_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEND_CTRL-bhv_SEND_CTRL " "Found design unit 1: SEND_CTRL-bhv_SEND_CTRL" {  } { { "SEND_CTRL.vhd" "" { Text "F:/altera_pci/SelfTest/SEND_CTRL.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521209 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEND_CTRL " "Found entity 1: SEND_CTRL" {  } { { "SEND_CTRL.vhd" "" { Text "F:/altera_pci/SelfTest/SEND_CTRL.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV-STR " "Found design unit 1: DIV-STR" {  } { { "DIV.vhd" "" { Text "F:/altera_pci/SelfTest/DIV.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521221 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.vhd" "" { Text "F:/altera_pci/SelfTest/DIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalgenerate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalgenerate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCI-BEHAVE " "Found design unit 1: PCI-BEHAVE" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521238 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCI " "Found entity 1: PCI" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_2-STR " "Found design unit 1: DIV_2-STR" {  } { { "DIV2.vhd" "" { Text "F:/altera_pci/SelfTest/DIV2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521249 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_2 " "Found entity 1: DIV_2" {  } { { "DIV2.vhd" "" { Text "F:/altera_pci/SelfTest/DIV2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsereceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsereceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseReceiver-bhv_PulseReceiver " "Found design unit 1: PulseReceiver-bhv_PulseReceiver" {  } { { "PulseReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/PulseReceiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521264 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseReceiver " "Found entity 1: PulseReceiver" {  } { { "PulseReceiver.vhd" "" { Text "F:/altera_pci/SelfTest/PulseReceiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsetransmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsetransmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseTransmitter-bhv_PulseTransmitter " "Found design unit 1: PulseTransmitter-bhv_PulseTransmitter" {  } { { "PulseTransmitter.vhd" "" { Text "F:/altera_pci/SelfTest/PulseTransmitter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521275 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseTransmitter " "Found entity 1: PulseTransmitter" {  } { { "PulseTransmitter.vhd" "" { Text "F:/altera_pci/SelfTest/PulseTransmitter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncserialcomponent.vhd 8 4 " "Found 8 design units, including 4 entities, in source file syncserialcomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTER_SYNC_SHIFTER_OUT-bhv_MASTER_SYNC_SHIFTER_OUT " "Found design unit 1: MASTER_SYNC_SHIFTER_OUT-bhv_MASTER_SYNC_SHIFTER_OUT" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SLAVE_SYNC_SHIFTER_OUT-bhv_SLAVE_SYNC_SHIFTER_OUT " "Found design unit 2: SLAVE_SYNC_SHIFTER_OUT-bhv_SLAVE_SYNC_SHIFTER_OUT" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MASTER_SYNC_SHIFTER_IN-bhv_MASTER_SYNC_SHIFTER_IN " "Found design unit 3: MASTER_SYNC_SHIFTER_IN-bhv_MASTER_SYNC_SHIFTER_IN" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SLAVE_SYNC_SHIFTER_IN-bhv_SLAVE_SYNC_SHIFTER_IN " "Found design unit 4: SLAVE_SYNC_SHIFTER_IN-bhv_SLAVE_SYNC_SHIFTER_IN" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 406 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTER_SYNC_SHIFTER_OUT " "Found entity 1: MASTER_SYNC_SHIFTER_OUT" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""} { "Info" "ISGN_ENTITY_NAME" "2 SLAVE_SYNC_SHIFTER_OUT " "Found entity 2: SLAVE_SYNC_SHIFTER_OUT" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""} { "Info" "ISGN_ENTITY_NAME" "3 MASTER_SYNC_SHIFTER_IN " "Found entity 3: MASTER_SYNC_SHIFTER_IN" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""} { "Info" "ISGN_ENTITY_NAME" "4 SLAVE_SYNC_SHIFTER_IN " "Found entity 4: SLAVE_SYNC_SHIFTER_IN" {  } { { "SyncSerialComponent.vhd" "" { Text "F:/altera_pci/SelfTest/SyncSerialComponent.vhd" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsetransmitter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsetransmitter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseTransmitter3-bhv_PulseTransmitter3 " "Found design unit 1: PulseTransmitter3-bhv_PulseTransmitter3" {  } { { "PulseTransmitter3.vhd" "" { Text "F:/altera_pci/SelfTest/PulseTransmitter3.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521306 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseTransmitter3 " "Found entity 1: PulseTransmitter3" {  } { { "PulseTransmitter3.vhd" "" { Text "F:/altera_pci/SelfTest/PulseTransmitter3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.vhd 2 0 " "Found 2 design units, including 0 entities, in source file define.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEFINE " "Found design unit 1: DEFINE" {  } { { "define.vhd" "" { Text "F:/altera_pci/SelfTest/define.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DEFINE-body " "Found design unit 2: DEFINE-body" {  } { { "define.vhd" "" { Text "F:/altera_pci/SelfTest/define.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710521317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710521317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PCI " "Elaborating entity \"PCI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551710521884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_RST signalgenerate.vhd(60) " "Verilog HDL or VHDL warning at signalgenerate.vhd(60): object \"PCI_RST\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521896 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_CLK signalgenerate.vhd(61) " "Verilog HDL or VHDL warning at signalgenerate.vhd(61): object \"PCI_CLK\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521896 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_IDSEL signalgenerate.vhd(62) " "Verilog HDL or VHDL warning at signalgenerate.vhd(62): object \"PCI_IDSEL\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521897 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_FRAME signalgenerate.vhd(63) " "Verilog HDL or VHDL warning at signalgenerate.vhd(63): object \"PCI_FRAME\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521897 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_AD signalgenerate.vhd(64) " "Verilog HDL or VHDL warning at signalgenerate.vhd(64): object \"PCI_AD\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521897 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_CBE signalgenerate.vhd(65) " "Verilog HDL or VHDL warning at signalgenerate.vhd(65): object \"PCI_CBE\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521898 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_IRDY signalgenerate.vhd(66) " "Verilog HDL or VHDL warning at signalgenerate.vhd(66): object \"PCI_IRDY\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521898 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_TRDY signalgenerate.vhd(67) " "Verilog HDL or VHDL warning at signalgenerate.vhd(67): object \"PCI_TRDY\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521898 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_DEVSEL signalgenerate.vhd(68) " "Verilog HDL or VHDL warning at signalgenerate.vhd(68): object \"PCI_DEVSEL\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521899 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_STOP signalgenerate.vhd(70) " "Verilog HDL or VHDL warning at signalgenerate.vhd(70): object \"PCI_STOP\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521899 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCI_nREQ signalgenerate.vhd(75) " "Verilog HDL or VHDL warning at signalgenerate.vhd(75): object \"PCI_nREQ\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521900 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bar0TestReg signalgenerate.vhd(110) " "Verilog HDL or VHDL warning at signalgenerate.vhd(110): object \"Bar0TestReg\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521904 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UUT_DmaDesc_FIFO_Wr signalgenerate.vhd(120) " "VHDL Signal Declaration warning at signalgenerate.vhd(120): used implicit default value for signal \"UUT_DmaDesc_FIFO_Wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710521905 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaDesc_FIFO_Full signalgenerate.vhd(125) " "Verilog HDL or VHDL warning at signalgenerate.vhd(125): object \"UUT_DmaDesc_FIFO_Full\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521906 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UUT_DmaRd_FIFO1_Rst signalgenerate.vhd(154) " "VHDL Signal Declaration warning at signalgenerate.vhd(154): used implicit default value for signal \"UUT_DmaRd_FIFO1_Rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710521907 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO1_Full signalgenerate.vhd(159) " "Verilog HDL or VHDL warning at signalgenerate.vhd(159): object \"UUT_DmaRd_FIFO1_Full\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521907 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO1_Empty signalgenerate.vhd(160) " "Verilog HDL or VHDL warning at signalgenerate.vhd(160): object \"UUT_DmaRd_FIFO1_Empty\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521907 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UUT_DmaRd_FIFO2_Rst signalgenerate.vhd(162) " "VHDL Signal Declaration warning at signalgenerate.vhd(162): used implicit default value for signal \"UUT_DmaRd_FIFO2_Rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710521908 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO2_Dout signalgenerate.vhd(166) " "Verilog HDL or VHDL warning at signalgenerate.vhd(166): object \"UUT_DmaRd_FIFO2_Dout\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521908 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO2_Full signalgenerate.vhd(167) " "Verilog HDL or VHDL warning at signalgenerate.vhd(167): object \"UUT_DmaRd_FIFO2_Full\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521908 "|PCI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UUT_DmaRd_FIFO2_Empty signalgenerate.vhd(168) " "Verilog HDL or VHDL warning at signalgenerate.vhd(168): object \"UUT_DmaRd_FIFO2_Empty\" assigned a value but never read" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551710521909 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CH1_Thres signalgenerate.vhd(184) " "VHDL Signal Declaration warning at signalgenerate.vhd(184): used implicit default value for signal \"CH1_Thres\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 184 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710521909 "|PCI"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CH2_Thres signalgenerate.vhd(185) " "VHDL Signal Declaration warning at signalgenerate.vhd(185): used implicit default value for signal \"CH2_Thres\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 185 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710521910 "|PCI"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ConfReg signalgenerate.vhd(434) " "VHDL Process Statement warning at signalgenerate.vhd(434): inferring latch(es) for signal or variable \"ConfReg\", which holds its previous value in one or more paths through the process" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551710521961 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522122 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522123 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522123 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522123 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522124 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522124 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522125 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522125 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522125 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522125 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522126 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522126 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522126 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522126 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522127 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522127 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522127 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522127 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522127 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522128 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522128 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522128 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522128 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522129 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522129 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522129 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522129 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522130 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522130 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522130 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522130 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[0\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[0\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522131 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522138 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522138 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522139 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522139 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522139 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522139 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522139 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522140 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522140 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522140 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522140 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522141 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522141 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522142 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522142 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522142 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522143 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522143 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522143 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522144 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522144 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522144 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522145 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522145 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522145 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522145 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522146 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522146 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522146 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522147 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522147 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[2\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[2\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522147 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522161 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522161 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522161 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522161 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522162 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522162 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522162 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522162 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522162 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522162 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522163 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522163 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522163 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522163 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522164 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522164 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522164 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522165 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522165 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522165 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522165 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522166 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522166 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522166 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522167 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522167 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522167 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522168 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522168 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522168 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522168 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[6\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[6\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522169 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522169 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522169 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522169 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522170 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522170 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522170 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522170 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522170 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522171 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522171 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522171 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522172 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522172 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522172 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522172 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522172 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522173 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522173 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522173 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522173 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522173 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522174 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522174 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522174 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522174 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522174 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522175 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522175 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522175 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522175 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522176 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[7\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[7\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522176 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522177 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522177 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522177 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522178 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522178 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522178 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522179 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522179 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522179 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522180 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522180 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522180 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522181 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522181 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522181 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522182 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522182 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522182 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522182 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522183 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522183 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522183 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522184 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522184 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522184 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522185 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522185 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522185 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522186 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522186 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522186 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[8\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[8\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522187 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522187 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522188 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522188 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522188 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522189 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522189 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522189 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522190 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522190 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522190 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522191 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522191 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522192 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522192 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522192 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522193 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522193 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522193 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522194 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522194 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522194 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522195 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522195 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522195 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522196 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522196 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522197 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522197 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522197 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522198 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522198 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[9\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[9\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522198 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522198 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522199 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522199 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522199 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522199 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522200 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522200 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522200 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522200 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522201 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522201 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522201 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522202 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522202 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522202 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522202 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522203 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522203 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522203 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522204 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522204 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522204 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522204 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522205 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522205 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522205 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522205 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522206 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522206 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522206 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522206 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[10\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[10\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522206 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522207 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522207 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522207 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522207 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522208 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522208 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522208 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522209 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522209 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522209 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522209 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522209 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522210 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522210 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522210 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522211 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522211 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522211 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522211 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522212 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522212 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522212 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522213 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522213 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522213 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522213 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522213 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522214 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522214 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522214 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522215 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[11\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[11\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522215 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522216 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522216 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522216 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522217 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522217 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522218 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522218 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522219 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522219 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522220 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522220 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522220 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522221 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522221 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522221 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522221 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522222 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522222 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522222 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522222 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522223 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522223 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522223 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522224 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522224 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522224 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522225 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522225 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522225 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522226 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522226 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[12\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[12\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522226 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522227 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522227 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522228 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522228 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522228 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522228 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522228 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522229 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522229 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522229 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522229 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522230 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522230 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522230 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522231 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522231 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522231 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522231 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522232 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522232 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522232 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522232 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522233 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522233 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522233 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522233 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522233 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522234 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522234 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522234 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522234 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[13\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[13\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522235 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[0\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[0\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522235 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[1\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[1\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522235 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[2\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[2\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522235 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[3\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[3\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522235 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[4\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[4\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522236 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[5\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[5\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522236 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[6\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[6\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522236 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[7\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[7\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522236 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[8\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[8\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522236 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[9\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[9\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522237 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[10\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[10\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522237 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[11\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[11\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522237 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[12\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[12\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522237 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[13\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[13\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522237 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[14\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[14\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522238 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[15\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[15\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522238 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[16\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[16\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522238 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[17\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[17\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522239 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[18\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[18\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522239 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[19\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[19\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522239 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[20\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[20\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522239 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[21\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[21\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522239 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[22\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[22\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522240 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[23\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[23\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522240 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[24\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[24\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522240 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[25\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[25\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522240 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[26\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[26\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522241 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[27\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[27\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522241 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[28\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[28\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522241 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[29\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[29\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522242 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[30\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[30\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522242 "|PCI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ConfReg\[14\]\[31\] signalgenerate.vhd(434) " "Inferred latch for \"ConfReg\[14\]\[31\]\" at signalgenerate.vhd(434)" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551710522242 "|PCI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:UUT_DmaDesc_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\"" {  } { { "signalgenerate.vhd" "UUT_DmaDesc_FIFO" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710522968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:UUT_DmaDesc_FIFO " "Elaborated megafunction instantiation \"scfifo:UUT_DmaDesc_FIFO\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710523004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:UUT_DmaDesc_FIFO " "Instantiated megafunction \"scfifo:UUT_DmaDesc_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710523010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 10 " "Parameter \"LPM_WIDTHU\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710523010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 1024 " "Parameter \"LPM_NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710523010 ""}  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551710523010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h5m " "Found entity 1: scfifo_h5m" {  } { { "db/scfifo_h5m.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_h5m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710523247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710523247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h5m scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated " "Elaborating entity \"scfifo_h5m\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710523249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ujt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ujt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ujt " "Found entity 1: a_dpfifo_ujt" {  } { { "db/a_dpfifo_ujt.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710523346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710523346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ujt scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo " "Elaborating entity \"a_dpfifo_ujt\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\"" {  } { { "db/scfifo_h5m.tdf" "dpfifo" { Text "F:/altera_pci/SelfTest/db/scfifo_h5m.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710523347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_fefifo_jaf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710523441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710523441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_ujt.tdf" "fifo_state" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710523442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_op7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710523661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710523661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "F:/altera_pci/SelfTest/db/a_fefifo_jaf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710523663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_rms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_rms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_rms " "Found entity 1: dpram_rms" {  } { { "db/dpram_rms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_rms.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710523902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710523902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_rms scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram " "Elaborating entity \"dpram_rms\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\"" {  } { { "db/a_dpfifo_ujt.tdf" "FIFOram" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710523904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6k1 " "Found entity 1: altsyncram_c6k1" {  } { { "db/altsyncram_c6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_c6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710524131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710524131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6k1 scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1 " "Elaborating entity \"altsyncram_c6k1\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\"" {  } { { "db/dpram_rms.tdf" "altsyncram1" { Text "F:/altera_pci/SelfTest/db/dpram_rms.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_cpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710524451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710524451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ujt.tdf" "rd_ptr_count" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiMaster SpiMaster:UUT_AD9642_SPI1 " "Elaborating entity \"SpiMaster\" for hierarchy \"SpiMaster:UUT_AD9642_SPI1\"" {  } { { "signalgenerate.vhd" "UUT_AD9642_SPI1" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524483 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Busy SpiMaster.vhd(18) " "VHDL Signal Declaration warning at SpiMaster.vhd(18): used implicit default value for signal \"Busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SpiMaster.vhd" "" { Text "F:/altera_pci/SelfTest/SpiMaster.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1551710524484 "|PCI|SpiMaster:UUT_AD9642_SPI1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:UUT_DmaRd_FIFO1 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\"" {  } { { "signalgenerate.vhd" "UUT_DmaRd_FIFO1" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:UUT_DmaRd_FIFO1 " "Elaborated megafunction instantiation \"scfifo:UUT_DmaRd_FIFO1\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710524678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:UUT_DmaRd_FIFO1 " "Instantiated megafunction \"scfifo:UUT_DmaRd_FIFO1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 11 " "Parameter \"LPM_WIDTHU\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524680 ""}  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551710524680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bjl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bjl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bjl " "Found entity 1: scfifo_bjl" {  } { { "db/scfifo_bjl.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_bjl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710524902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710524902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bjl scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated " "Elaborating entity \"scfifo_bjl\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o1t " "Found entity 1: a_dpfifo_o1t" {  } { { "db/a_dpfifo_o1t.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_o1t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710524998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710524998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o1t scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo " "Elaborating entity \"a_dpfifo_o1t\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\"" {  } { { "db/scfifo_bjl.tdf" "dpfifo" { Text "F:/altera_pci/SelfTest/db/scfifo_bjl.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710524999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_fefifo_raf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710525096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710525096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_o1t.tdf" "fifo_state" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_o1t.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710525098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pp7 " "Found entity 1: cntr_pp7" {  } { { "db/cntr_pp7.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_pp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710525328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710525328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pp7 scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|a_fefifo_raf:fifo_state\|cntr_pp7:count_usedw " "Elaborating entity \"cntr_pp7\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|a_fefifo_raf:fifo_state\|cntr_pp7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "F:/altera_pci/SelfTest/db/a_fefifo_raf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710525330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_tms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_tms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tms " "Found entity 1: dpram_tms" {  } { { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710525564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710525564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_tms scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|dpram_tms:FIFOram " "Elaborating entity \"dpram_tms\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|dpram_tms:FIFOram\"" {  } { { "db/a_dpfifo_o1t.tdf" "FIFOram" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_o1t.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710525565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6k1 " "Found entity 1: altsyncram_a6k1" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710525789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710525789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6k1 scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1 " "Elaborating entity \"altsyncram_a6k1\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\"" {  } { { "db/dpram_tms.tdf" "altsyncram1" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710525791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710526042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710526042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|cntr_dpb:rd_ptr_count " "Elaborating entity \"cntr_dpb\" for hierarchy \"scfifo:UUT_DmaRd_FIFO1\|scfifo_bjl:auto_generated\|a_dpfifo_o1t:dpfifo\|cntr_dpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_o1t.tdf" "rd_ptr_count" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_o1t.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710526043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:UUT_DmaRd_FIFO2 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:UUT_DmaRd_FIFO2\"" {  } { { "signalgenerate.vhd" "UUT_DmaRd_FIFO2" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710526166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:UUT_DmaRd_FIFO2 " "Elaborated megafunction instantiation \"scfifo:UUT_DmaRd_FIFO2\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710526196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:UUT_DmaRd_FIFO2 " "Instantiated megafunction \"scfifo:UUT_DmaRd_FIFO2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710526198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 11 " "Parameter \"LPM_WIDTHU\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710526198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710526198 ""}  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551710526198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hsk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hsk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hsk " "Found entity 1: scfifo_hsk" {  } { { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710526382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710526382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hsk scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated " "Elaborating entity \"scfifo_hsk\" for hierarchy \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710526383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ffs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ffs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ffs " "Found entity 1: a_dpfifo_ffs" {  } { { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710526473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710526473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ffs scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo " "Elaborating entity \"a_dpfifo_ffs\" for hierarchy \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\"" {  } { { "db/scfifo_hsk.tdf" "dpfifo" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710526475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_fefifo_sae.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710526592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710526592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_ffs.tdf" "fifo_state" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551710526594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4424 " "Found entity 1: altsyncram_4424" {  } { { "db/altsyncram_4424.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_4424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710533186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710533186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/altera_pci/SelfTest/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710534420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710534420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/altera_pci/SelfTest/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710534832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710534832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ii " "Found entity 1: cntr_3ii" {  } { { "db/cntr_3ii.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_3ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710535394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710535394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "F:/altera_pci/SelfTest/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710535607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710535607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710535880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710535880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710536291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710536291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/altera_pci/SelfTest/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710536495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710536495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/altera_pci/SelfTest/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710536799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710536799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/altera_pci/SelfTest/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710537039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710537039 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710538024 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1551710538131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710561082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710561414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710568239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710568321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710568492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710568518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1551710568521 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1551710569413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a6223b6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1a6223b6/alt_sld_fab.v" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710569948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710569948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a6223b6/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_ident.sv" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710569956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710569956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a6223b6/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_presplit.sv" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710569985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710569985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710570117 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710570117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710570117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a6223b6/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a6223b6/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld1a6223b6/submodules/alt_sld_fab_splitter.sv" "" { Text "F:/altera_pci/SelfTest/db/ip/sld1a6223b6/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551710570155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551710570155 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[0\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 40 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[1\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 70 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[2\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[2\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 100 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[3\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[3\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 130 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[4\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[4\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 160 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[5\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[5\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 190 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[6\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[6\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 220 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[7\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[7\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 250 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[8\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[8\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 280 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[9\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[9\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 310 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[10\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[10\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 340 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[11\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[11\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 370 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[12\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[12\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 400 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[13\] " "Synthesized away node \"scfifo:UUT_DmaRd_FIFO2\|scfifo_hsk:auto_generated\|a_dpfifo_ffs:dpfifo\|dpram_tms:FIFOram\|altsyncram_a6k1:altsyncram1\|q_b\[13\]\"" {  } { { "db/altsyncram_a6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_a6k1.tdf" 430 2 0 } } { "db/dpram_tms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_tms.tdf" 37 2 0 } } { "db/a_dpfifo_ffs.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ffs.tdf" 41 2 0 } } { "db/scfifo_hsk.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_hsk.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 1105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710572447 "|PCI|scfifo:UUT_DmaRd_FIFO2|scfifo_hsk:auto_generated|a_dpfifo_ffs:dpfifo|dpram_tms:FIFOram|altsyncram_a6k1:altsyncram1|ram_block2a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1551710572447 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1551710572447 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 94 -1 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 436 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1551710584219 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1551710584221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AD9642_SPI1_nCS VCC " "Pin \"AD9642_SPI1_nCS\" is stuck at VCC" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551710585301 "|PCI|AD9642_SPI1_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD9642_SPI2_nCS VCC " "Pin \"AD9642_SPI2_nCS\" is stuck at VCC" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551710585301 "|PCI|AD9642_SPI2_nCS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1551710585301 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710585889 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1551710595937 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_c6k1.tdf" "" { Text "F:/altera_pci/SelfTest/db/altsyncram_c6k1.tdf" 36 2 0 } } { "db/dpram_rms.tdf" "" { Text "F:/altera_pci/SelfTest/db/dpram_rms.tdf" 37 2 0 } } { "db/a_dpfifo_ujt.tdf" "" { Text "F:/altera_pci/SelfTest/db/a_dpfifo_ujt.tdf" 43 2 0 } } { "db/scfifo_h5m.tdf" "" { Text "F:/altera_pci/SelfTest/db/scfifo_h5m.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 708 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710595965 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1551710596464 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1551710596468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710599164 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1551710606334 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1551710606335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710606995 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 351 353 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 351 of its 353 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1551710612439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551710612924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710612924 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_DCO " "No output dependent on input pin \"AD9642_C2_DCO\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[0\] " "No output dependent on input pin \"AD9642_C2_D\[0\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[1\] " "No output dependent on input pin \"AD9642_C2_D\[1\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[2\] " "No output dependent on input pin \"AD9642_C2_D\[2\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[3\] " "No output dependent on input pin \"AD9642_C2_D\[3\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[4\] " "No output dependent on input pin \"AD9642_C2_D\[4\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[5\] " "No output dependent on input pin \"AD9642_C2_D\[5\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[6\] " "No output dependent on input pin \"AD9642_C2_D\[6\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[7\] " "No output dependent on input pin \"AD9642_C2_D\[7\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[8\] " "No output dependent on input pin \"AD9642_C2_D\[8\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[9\] " "No output dependent on input pin \"AD9642_C2_D\[9\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[10\] " "No output dependent on input pin \"AD9642_C2_D\[10\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[11\] " "No output dependent on input pin \"AD9642_C2_D\[11\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[12\] " "No output dependent on input pin \"AD9642_C2_D\[12\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9642_C2_D\[13\] " "No output dependent on input pin \"AD9642_C2_D\[13\]\"" {  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551710614712 "|PCI|AD9642_C2_D[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1551710614712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4268 " "Implemented 4268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551710614724 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551710614724 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1551710614724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3970 " "Implemented 3970 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551710614724 ""} { "Info" "ICUT_CUT_TM_RAMS" "206 " "Implemented 206 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1551710614724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551710614724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551710615024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 22:43:35 2019 " "Processing ended: Mon Mar 04 22:43:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551710615024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551710615024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:44 " "Total CPU time (on all processors): 00:03:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551710615024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551710615024 ""}
