Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/limhb/ISE/project_2_test/indianpoker_real_final_sch_tb_isim_beh.exe -prj C:/Users/limhb/ISE/project_2_test/indianpoker_real_final_sch_tb_beh.prj work.indianpoker_real_final_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/Updown_top.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/Updown_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/mux2_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/updown_top_top.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/random_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/random1_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/addten_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/subtract1_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/indianpoker_top.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/segment_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/indiapoker_top_top.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/bcd_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/segment_top.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/indianpoker_top_top_top.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/bcd2_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/w_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/p_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/player2_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/player1_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/indianpoker_final.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/empty_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/switch_design.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/indianpoker_final3.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/indianpoker_real_final.vf" into library work
Analyzing Verilog file "C:/Users/limhb/ISE/project_2_test/project_2_indianpoker_final2.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/limhb/ISE/project_2_test/indianpoker_real_final.vf" Line 3726: Port a is not connected to this instance
Completed static elaboration
Compiling module FDC
Compiling module OR5
Compiling module AND5B3
Compiling module AND3B1
Compiling module AND3B2
Compiling module AND4B2
Compiling module OR3
Compiling module AND2B1
Compiling module OR2
Compiling module AND2B2
Compiling module AND2
Compiling module XNOR2
Compiling module Updown_top_MUSER_indianpoker_rea...
Compiling module M2_1_MXILINX_indianpoker_real_fi...
Compiling module XOR2
Compiling module FDCE
Compiling module FTCLEX_MXILINX_indianpoker_real_...
Compiling module M2_1B1_MXILINX_indianpoker_real_...
Compiling module AND5
Compiling module AND4
Compiling module AND4B3
Compiling module VCC
Compiling module AND3
Compiling module AND3B3
Compiling module AND4B4
Compiling module AND5B4
Compiling module CB8CLED_MXILINX_indianpoker_real...
Compiling module COMP8_MXILINX_indianpoker_real_f...
Compiling module GND
Compiling module INV
Compiling module Updown_design_MUSER_indianpoker_...
Compiling module OR4
Compiling module NOR2
Compiling module COMPM8_MXILINX_indianpoker_real_...
Compiling module CB4CLE_MXILINX_indianpoker_real_...
Compiling module updown_top_top_MUSER_indianpoker...
Compiling module COMPM4_MXILINX_indianpoker_real_...
Compiling module FDE
Compiling module random1_design_MUSER_indianpoker...
Compiling module random_design_MUSER_indianpoker_...
Compiling module FD
Compiling module FDRE
Compiling module FD8RE_MXILINX_indianpoker_real_f...
Compiling module FMAP
Compiling module XOR3
Compiling module MUXCY_L
Compiling module MUXCY
Compiling module XORCY
Compiling module MUXCY_D
Compiling module ADSU8_MXILINX_indianpoker_real_f...
Compiling module ACC8_MXILINX_indianpoker_real_fi...
Compiling module mux2_design_MUSER_indianpoker_re...
Compiling module ADD8_MXILINX_indianpoker_real_fi...
Compiling module addten_design_MUSER_indianpoker_...
Compiling module AND5B2
Compiling module indianpoker_top_MUSER_indianpoke...
Compiling module subtract1_design_MUSER_indianpok...
Compiling module indiapoker_top_top_MUSER_indianp...
Compiling module indianpoker_top_top_top_MUSER_in...
Compiling module ADD4_MXILINX_indianpoker_real_fi...
Compiling module BUF
Compiling module bcd_design_MUSER_indianpoker_rea...
Compiling module bcd2_design_MUSER_indianpoker_re...
Compiling module AND4B1
Compiling module segment_design_MUSER_indianpoker...
Compiling module segment_top_MUSER_indianpoker_re...
Compiling module indianpoker_final_MUSER_indianpo...
Compiling module empty_design_MUSER_indianpoker_r...
Compiling module p_design_MUSER_indianpoker_real_...
Compiling module w_design_MUSER_indianpoker_real_...
Compiling module player1_design_MUSER_indianpoker...
Compiling module player2_design_MUSER_indianpoker...
Compiling module NAND2
Compiling module indianpoker_final3_MUSER_indianp...
Compiling module switch_design_MUSER_indianpoker_...
Compiling module indianpoker_real_final
Compiling module indianpoker_real_final_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 78 Verilog Units
Built simulation executable C:/Users/limhb/ISE/project_2_test/indianpoker_real_final_sch_tb_isim_beh.exe
Fuse Memory Usage: 35960 KB
Fuse CPU Usage: 2468 ms
