vhdl xil_defaultlib "../../../bd/MP4_design1/ip/MP4_design1_axi_gpio_0_1/sim/MP4_design1_axi_gpio_0_1.vhd" 
vhdl xil_defaultlib "../../../bd/MP4_design1/ip/MP4_design1_axi_gpio_1_1/sim/MP4_design1_axi_gpio_1_1.vhd" 
vhdl xil_defaultlib "../../../bd/MP4_design1/ip/MP4_design1_axi_bram_ctrl_0_1/sim/MP4_design1_axi_bram_ctrl_0_1.vhd" 
vhdl xil_defaultlib "../../../bd/MP4_design1/ip/MP4_design1_rst_ps7_0_100M_2/sim/MP4_design1_rst_ps7_0_100M_2.vhd" 
vhdl xil_defaultlib "../../../bd/MP4_design1/hdl/MP4_design1.vhd" 
nosort
