   1               		.file	"timer.c"
   2               	__SREG__ = 0x3f
   3               	__SP_H__ = 0x3e
   4               	__SP_L__ = 0x3d
   5               	__CCP__ = 0x34
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.global __do_copy_data
   9               		.global __do_clear_bss
  10               		.section	.text.setClockTo32MHz,"ax",@progbits
  11               	.global	setClockTo32MHz
  13               	setClockTo32MHz:
  14               	/* prologue: function */
  15               	/* frame size = 0 */
  16               	/* stack size = 0 */
  17               	.L__stack_usage = 0
  18 0000 88ED      		ldi r24,lo8(-40)
  19 0002 84BF      		out 52-0,r24
  20 0004 82E0      		ldi r24,lo8(2)
  21 0006 8093 5000 		sts 80,r24
  22               	.L2:
  23 000a 8091 5100 		lds r24,81
  24 000e 81FF      		sbrs r24,1
  25 0010 00C0      		rjmp .L2
  26 0012 88ED      		ldi r24,lo8(-40)
  27 0014 84BF      		out 52-0,r24
  28 0016 81E0      		ldi r24,lo8(1)
  29 0018 8093 4000 		sts 64,r24
  30               	/* epilogue start */
  31 001c 0895      		ret
  33               		.section	.text.Setup_PWM,"ax",@progbits
  34               	.global	Setup_PWM
  36               	Setup_PWM:
  37               	/* prologue: function */
  38               	/* frame size = 0 */
  39               	/* stack size = 0 */
  40               	.L__stack_usage = 0
  41 0000 E0E0      		ldi r30,lo8(2304)
  42 0002 F9E0      		ldi r31,hi8(2304)
  43 0004 85E0      		ldi r24,lo8(5)
  44 0006 8083      		st Z,r24
  45 0008 83E8      		ldi r24,lo8(-125)
  46 000a 8183      		std Z+1,r24
  47 000c 80E0      		ldi r24,lo8(1024)
  48 000e 94E0      		ldi r25,hi8(1024)
  49 0010 86A3      		std Z+38,r24
  50 0012 97A3      		std Z+39,r25
  51 0014 84EF      		ldi r24,lo8(500)
  52 0016 91E0      		ldi r25,hi8(500)
  53 0018 80A7      		std Z+40,r24
  54 001a 91A7      		std Z+41,r25
  55 001c 82A7      		std Z+42,r24
  56 001e 93A7      		std Z+43,r25
  57 0020 10A2      		std Z+32,__zero_reg__
  58 0022 11A2      		std Z+33,__zero_reg__
  59               	/* epilogue start */
  60 0024 0895      		ret
  62               		.section	.text.Setup_Timer,"ax",@progbits
  63               	.global	Setup_Timer
  65               	Setup_Timer:
  66               	/* prologue: function */
  67               	/* frame size = 0 */
  68               	/* stack size = 0 */
  69               	.L__stack_usage = 0
  70               	/* epilogue start */
  71 0000 0895      		ret
  73               		.section	.text.Setup_32KHz,"ax",@progbits
  74               	.global	Setup_32KHz
  76               	Setup_32KHz:
  77               	/* prologue: function */
  78               	/* frame size = 0 */
  79               	/* stack size = 0 */
  80               	.L__stack_usage = 0
  81               	/* epilogue start */
  82 0000 0895      		ret
DEFINED SYMBOLS
                            *ABS*:00000000 timer.c
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:2      *ABS*:0000003f __SREG__
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:3      *ABS*:0000003e __SP_H__
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:4      *ABS*:0000003d __SP_L__
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:5      *ABS*:00000034 __CCP__
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:6      *ABS*:00000000 __tmp_reg__
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:7      *ABS*:00000001 __zero_reg__
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:13     .text.setClockTo32MHz:00000000 setClockTo32MHz
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:36     .text.Setup_PWM:00000000 Setup_PWM
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:65     .text.Setup_Timer:00000000 Setup_Timer
/var/folders/5w/yy1wvsvs3qlc3rl7_n518bq80000gr/T//ccZgEsFo.s:76     .text.Setup_32KHz:00000000 Setup_32KHz

UNDEFINED SYMBOLS
__do_copy_data
__do_clear_bss
