0.6
2018.3
Dec  7 2018
00:33:28
D:/A_my_project/FPGA/zhuanyeke/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/A_my_project/FPGA/zhuanyeke/alarm_clock/alarm_clock.srcs/sim_1/new/test_alarm_counter.v,1653148049,verilog,,,,test_alarm_counter,,,,,,,,
D:/A_my_project/FPGA/zhuanyeke/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_counter.v,1653133636,verilog,,D:/A_my_project/FPGA/zhuanyeke/alarm_clock/alarm_clock.srcs/sim_1/new/test_alarm_counter.v,,alarm_counter,,,,,,,,
