{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704024532249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704024532249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 17:38:52 2023 " "Processing started: Sun Dec 31 17:38:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704024532249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024532249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024532249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704024532667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704024532667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8 " "Found entity 1: adder_8" {  } { { "adder_8.sv" "" { Text "E:/5th_sem/DSD/Processor/adder_8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.sv" "" { Text "E:/5th_sem/DSD/Processor/adder_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "E:/5th_sem/DSD/Processor/pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file ins_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ins_memory " "Found entity 1: ins_memory" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_filesv.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_filesv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_filesv " "Found entity 1: reg_filesv" {  } { { "reg_filesv.sv" "" { Text "E:/5th_sem/DSD/Processor/reg_filesv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "datamemory.sv" "" { Text "E:/5th_sem/DSD/Processor/datamemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "E:/5th_sem/DSD/Processor/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "pc_tb.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ins_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ins_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ins_memory " "Found entity 1: tb_ins_memory" {  } { { "tb_ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_ins_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "E:/5th_sem/DSD/Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder " "Found entity 1: pc_with_adder" {  } { { "pc_with_adder.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder " "Found entity 1: tb_pc_with_adder" {  } { { "tb_pc_with_adder.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_adder_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_adder_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adder_8 " "Found entity 1: tb_adder_8" {  } { { "tb_adder_8.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_adder_8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_2 " "Found entity 1: tb_pc_with_adder_2" {  } { { "tb_pc_with_adder_2.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsv.sv 0 0 " "Found 0 design units, including 0 entities, in source file pcsv.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_regfiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_regfiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_regfiles " "Found entity 1: pc_with_adder_regfiles" {  } { { "pc_with_adder_regfiles.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_regfiles.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_regfiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_regfiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_regfiles " "Found entity 1: tb_pc_with_adder_regfiles" {  } { { "tb_pc_with_adder_regfiles.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_regfiles.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg_filesv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_reg_filesv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_reg_filesv " "Found entity 1: tb_reg_filesv" {  } { { "tb_reg_filesv.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_reg_filesv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_3 " "Found entity 1: pc_with_adder_3" {  } { { "pc_with_adder_3.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_3.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_3 " "Found entity 1: tb_pc_with_adder_3" {  } { { "tb_pc_with_adder_3.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_4 " "Found entity 1: pc_with_adder_4" {  } { { "pc_with_adder_4.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_4.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_riscsv.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_riscsv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_riscsv " "Found entity 1: alu_riscsv" {  } { { "alu_riscsv.sv" "" { Text "E:/5th_sem/DSD/Processor/alu_riscsv.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_4 " "Found entity 1: tb_pc_with_adder_4" {  } { { "tb_pc_with_adder_4.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_5 " "Found entity 1: pc_with_adder_5" {  } { { "pc_with_adder_5.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_5.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pc_with_adder_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_pc_with_adder_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_pc_with_adder_5 " "Found entity 1: test_pc_with_adder_5" {  } { { "test_pc_with_adder_5.sv" "" { Text "E:/5th_sem/DSD/Processor/test_pc_with_adder_5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540797 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_gen.sv(17) " "Verilog HDL warning at imm_gen.sv(17): extended using \"x\" or \"z\"" {  } { { "imm_gen.sv" "" { Text "E:/5th_sem/DSD/Processor/imm_gen.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1704024540812 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_gen.sv(22) " "Verilog HDL warning at imm_gen.sv(22): extended using \"x\" or \"z\"" {  } { { "imm_gen.sv" "" { Text "E:/5th_sem/DSD/Processor/imm_gen.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1704024540812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "E:/5th_sem/DSD/Processor/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_imm_gen " "Found entity 1: test_imm_gen" {  } { { "test_imm_gen.sv" "" { Text "E:/5th_sem/DSD/Processor/test_imm_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "E:/5th_sem/DSD/Processor/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "E:/5th_sem/DSD/Processor/data_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_data_mem " "Found entity 1: test_data_mem" {  } { { "test_data_mem.sv" "" { Text "E:/5th_sem/DSD/Processor/test_data_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_6 " "Found entity 1: pc_with_adder_6" {  } { { "pc_with_adder_6.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_6.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_6 " "Found entity 1: tb_pc_with_adder_6" {  } { { "tb_pc_with_adder_6.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_controller " "Found entity 1: main_controller" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dec " "Found entity 1: alu_dec" {  } { { "alu_dec.sv" "" { Text "E:/5th_sem/DSD/Processor/alu_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "with_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file with_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 with_controller " "Found entity 1: with_controller" {  } { { "with_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/with_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_with_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_with_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_with_controller " "Found entity 1: testbench_with_controller" {  } { { "testbench_with_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/testbench_with_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extractor_for_load.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_extractor_for_load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_extractor_for_load " "Found entity 1: data_extractor_for_load" {  } { { "data_extractor_for_load.sv" "" { Text "E:/5th_sem/DSD/Processor/data_extractor_for_load.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extractor_for_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_extractor_for_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_extractor_for_store " "Found entity 1: data_extractor_for_store" {  } { { "data_extractor_for_store.sv" "" { Text "E:/5th_sem/DSD/Processor/data_extractor_for_store.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "with_controller_and_extractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file with_controller_and_extractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 with_controller_and_extractor " "Found entity 1: with_controller_and_extractor" {  } { { "with_controller_and_extractor.sv" "" { Text "E:/5th_sem/DSD/Processor/with_controller_and_extractor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_with_controller_and_extractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_with_controller_and_extractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_with_controller_and_extractor " "Found entity 1: testbench_with_controller_and_extractor" {  } { { "testbench_with_controller_and_extractor.sv" "" { Text "E:/5th_sem/DSD/Processor/testbench_with_controller_and_extractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024540991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024540991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "with_controller_and_extractor_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file with_controller_and_extractor_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 with_controller_and_extractor_branch " "Found entity 1: with_controller_and_extractor_branch" {  } { { "with_controller_and_extractor_branch.sv" "" { Text "E:/5th_sem/DSD/Processor/with_controller_and_extractor_branch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "E:/5th_sem/DSD/Processor/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_with_controller_and_extractor_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_with_controller_and_extractor_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_with_controller_and_extractor_branch " "Found entity 1: testbench_with_controller_and_extractor_branch" {  } { { "testbench_with_controller_and_extractor_branch.sv" "" { Text "E:/5th_sem/DSD/Processor/testbench_with_controller_and_extractor_branch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_BLT Con_blt branch_unit.sv(6) " "Verilog HDL Declaration information at branch_unit.sv(6): object \"Con_BLT\" differs only in case from object \"Con_blt\" in the same scope" {  } { { "branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/branch_unit.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704024541045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_BGT Con_bgt branch_unit.sv(7) " "Verilog HDL Declaration information at branch_unit.sv(7): object \"Con_BGT\" differs only in case from object \"Con_bgt\" in the same scope" {  } { { "branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/branch_unit.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704024541045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/branch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_data_path " "Found entity 1: final_data_path" {  } { { "final_data_path.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_final_data_path " "Found entity 1: tb_final_data_path" {  } { { "tb_final_data_path.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_final_data_path.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541094 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 tb_data_extractor_for_store.sv(28) " "Verilog HDL Expression warning at tb_data_extractor_for_store.sv(28): truncated literal to match 32 bits" {  } { { "tb_data_extractor_for_store.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_data_extractor_for_store.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1704024541111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_extractor_for_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_extractor_for_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_extractor_for_store " "Found entity 1: tb_data_extractor_for_store" {  } { { "tb_data_extractor_for_store.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_data_extractor_for_store.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_BLT Con_blt tb_branch_unit.sv(5) " "Verilog HDL Declaration information at tb_branch_unit.sv(5): object \"Con_BLT\" differs only in case from object \"Con_blt\" in the same scope" {  } { { "tb_branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_branch_unit.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704024541127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_BGT Con_bgt tb_branch_unit.sv(5) " "Verilog HDL Declaration information at tb_branch_unit.sv(5): object \"Con_BGT\" differs only in case from object \"Con_bgt\" in the same scope" {  } { { "tb_branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_branch_unit.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704024541127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_branch_unit " "Found entity 1: tb_branch_unit" {  } { { "tb_branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_branch_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2bit.sv(14) " "Verilog HDL warning at mux_2bit.sv(14): extended using \"x\" or \"z\"" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1704024541127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit " "Found entity 1: mux_2bit" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_data_path_02.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_data_path_02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_data_path_02 " "Found entity 1: final_data_path_02" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_data_path_02.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_data_path_02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_final_data_path_02 " "Found entity 1: tb_final_data_path_02" {  } { { "tb_final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_data_path_03.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_data_path_03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_data_path_03 " "Found entity 1: final_data_path_03" {  } { { "final_data_path_03.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_03.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024541163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024541163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BR main_controller.sv(33) " "Verilog HDL Implicit Net warning at main_controller.sv(33): created implicit net for \"BR\"" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "store_extractor final_data_path_03.sv(97) " "Verilog HDL Implicit Net warning at final_data_path_03.sv(97): created implicit net for \"store_extractor\"" {  } { { "final_data_path_03.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_03.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_data_path_02 " "Elaborating entity \"final_data_path_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704024541362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_module " "Elaborating entity \"pc\" for hierarchy \"pc:pc_module\"" {  } { { "final_data_path_02.sv" "pc_module" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8 adder_8:pcadd " "Elaborating entity \"adder_8\" for hierarchy \"adder_8:pcadd\"" {  } { { "final_data_path_02.sv" "pcadd" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_memory ins_memory:ins_mem " "Elaborating entity \"ins_memory\" for hierarchy \"ins_memory:ins_mem\"" {  } { { "final_data_path_02.sv" "ins_mem" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541411 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[1..3\] 0 ins_memory.sv(7) " "Net \"ins_mem\[1..3\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[5..7\] 0 ins_memory.sv(7) " "Net \"ins_mem\[5..7\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[9..11\] 0 ins_memory.sv(7) " "Net \"ins_mem\[9..11\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[13..15\] 0 ins_memory.sv(7) " "Net \"ins_mem\[13..15\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[17..19\] 0 ins_memory.sv(7) " "Net \"ins_mem\[17..19\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[21..23\] 0 ins_memory.sv(7) " "Net \"ins_mem\[21..23\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[25..27\] 0 ins_memory.sv(7) " "Net \"ins_mem\[25..27\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[29..31\] 0 ins_memory.sv(7) " "Net \"ins_mem\[29..31\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[33..35\] 0 ins_memory.sv(7) " "Net \"ins_mem\[33..35\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[37..39\] 0 ins_memory.sv(7) " "Net \"ins_mem\[37..39\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[41..43\] 0 ins_memory.sv(7) " "Net \"ins_mem\[41..43\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[45..47\] 0 ins_memory.sv(7) " "Net \"ins_mem\[45..47\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[49..51\] 0 ins_memory.sv(7) " "Net \"ins_mem\[49..51\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[53..55\] 0 ins_memory.sv(7) " "Net \"ins_mem\[53..55\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[57..59\] 0 ins_memory.sv(7) " "Net \"ins_mem\[57..59\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[61..63\] 0 ins_memory.sv(7) " "Net \"ins_mem\[61..63\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[65..67\] 0 ins_memory.sv(7) " "Net \"ins_mem\[65..67\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[69..71\] 0 ins_memory.sv(7) " "Net \"ins_mem\[69..71\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[73..75\] 0 ins_memory.sv(7) " "Net \"ins_mem\[73..75\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[77..79\] 0 ins_memory.sv(7) " "Net \"ins_mem\[77..79\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[81..83\] 0 ins_memory.sv(7) " "Net \"ins_mem\[81..83\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[85..87\] 0 ins_memory.sv(7) " "Net \"ins_mem\[85..87\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[89..91\] 0 ins_memory.sv(7) " "Net \"ins_mem\[89..91\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[93..95\] 0 ins_memory.sv(7) " "Net \"ins_mem\[93..95\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[97..99\] 0 ins_memory.sv(7) " "Net \"ins_mem\[97..99\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[101..103\] 0 ins_memory.sv(7) " "Net \"ins_mem\[101..103\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[105..107\] 0 ins_memory.sv(7) " "Net \"ins_mem\[105..107\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[109..111\] 0 ins_memory.sv(7) " "Net \"ins_mem\[109..111\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[113..115\] 0 ins_memory.sv(7) " "Net \"ins_mem\[113..115\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[117..119\] 0 ins_memory.sv(7) " "Net \"ins_mem\[117..119\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[121..123\] 0 ins_memory.sv(7) " "Net \"ins_mem\[121..123\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[125..255\] 0 ins_memory.sv(7) " "Net \"ins_mem\[125..255\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704024541427 "|final_data_path_02|ins_memory:ins_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_filesv reg_filesv:reg_file " "Elaborating entity \"reg_filesv\" for hierarchy \"reg_filesv:reg_file\"" {  } { { "final_data_path_02.sv" "reg_file" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "final_data_path_02.sv" "alu" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:imm_gen\"" {  } { { "final_data_path_02.sv" "imm_gen" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux32 " "Elaborating entity \"mux32\" for hierarchy \"mux32:mux32\"" {  } { { "final_data_path_02.sv" "mux32" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_memory " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_memory\"" {  } { { "final_data_path_02.sv" "data_memory" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit mux_2bit:muxx " "Elaborating entity \"mux_2bit\" for hierarchy \"mux_2bit:muxx\"" {  } { { "final_data_path_02.sv" "muxx" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_controller main_controller:main_controller " "Elaborating entity \"main_controller\" for hierarchy \"main_controller:main_controller\"" {  } { { "final_data_path_02.sv" "main_controller" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BR main_controller.sv(33) " "Verilog HDL or VHDL warning at main_controller.sv(33): object \"BR\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704024541618 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_TYPE main_controller.sv(31) " "Verilog HDL or VHDL warning at main_controller.sv(31): object \"R_TYPE\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704024541618 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LW main_controller.sv(31) " "Verilog HDL or VHDL warning at main_controller.sv(31): object \"LW\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704024541618 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW main_controller.sv(31) " "Verilog HDL or VHDL warning at main_controller.sv(31): object \"SW\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704024541618 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RTypeI main_controller.sv(31) " "Verilog HDL or VHDL warning at main_controller.sv(31): object \"RTypeI\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704024541618 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 main_controller.sv(33) " "Verilog HDL assignment warning at main_controller.sv(33): truncated value with size 7 to match size of target (1)" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704024541618 "|final_data_path_02|main_controller:main_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dec alu_dec:alu_decoder " "Elaborating entity \"alu_dec\" for hierarchy \"alu_dec:alu_decoder\"" {  } { { "final_data_path_02.sv" "alu_decoder" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extractor_for_load data_extractor_for_load:extractor_01 " "Elaborating entity \"data_extractor_for_load\" for hierarchy \"data_extractor_for_load:extractor_01\"" {  } { { "final_data_path_02.sv" "extractor_01" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extractor_for_store data_extractor_for_store:extractor_02 " "Elaborating entity \"data_extractor_for_store\" for hierarchy \"data_extractor_for_store:extractor_02\"" {  } { { "final_data_path_02.sv" "extractor_02" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:select_branch " "Elaborating entity \"mux2\" for hierarchy \"mux2:select_branch\"" {  } { { "final_data_path_02.sv" "select_branch" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit branch_unit:branch_unit " "Elaborating entity \"branch_unit\" for hierarchy \"branch_unit:branch_unit\"" {  } { { "final_data_path_02.sv" "branch_unit" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024541691 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:data_memory\|RAM " "RAM logic \"data_mem:data_memory\|RAM\" is uninferred due to asynchronous read logic" {  } { { "data_mem.sv" "RAM" { Text "E:/5th_sem/DSD/Processor/data_mem.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1704024542512 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1704024542512 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:alu\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704024546573 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704024546573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024546712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704024546712 ""}  } { { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704024546712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/5th_sem/DSD/Processor/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704024546790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024546790 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "E:/5th_sem/DSD/Processor/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } } { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704024546860 "|final_data_path_02|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "E:/5th_sem/DSD/Processor/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } } { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704024546860 "|final_data_path_02|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704024546860 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704024546860 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704024549103 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704024549103 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[0\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[0\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[1\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[1\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[2\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[2\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[3\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[3\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[4\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[4\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[5\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[5\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[6\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[6\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[7\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[7\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[8\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[8\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[9\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[9\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[10\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[10\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[11\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[11\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[12\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[12\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[13\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[13\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[14\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[14\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[15\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[15\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[16\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[16\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[17\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[17\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[18\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[18\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[19\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[19\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[20\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[20\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[21\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[21\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[22\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[22\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[23\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[23\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[24\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[24\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[25\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[25\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[26\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[26\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[27\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[27\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[28\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[28\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[29\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[29\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[30\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[30\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[31\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[31\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1704024549111 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1704024549111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704024553872 "|final_data_path_02|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704024553872 "|final_data_path_02|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704024553872 "|final_data_path_02|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704024553872 "|final_data_path_02|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[29\] GND " "Pin \"instruction\[29\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704024553872 "|final_data_path_02|instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704024553872 "|final_data_path_02|instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704024553872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704024554073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6144 " "6144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704024556965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/5th_sem/DSD/Processor/output_files/processor.map.smsg " "Generated suppressed messages file E:/5th_sem/DSD/Processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024557151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704024557539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704024557539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6964 " "Implemented 6964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704024557925 ""} { "Info" "ICUT_CUT_TM_OPINS" "299 " "Implemented 299 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704024557925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6657 " "Implemented 6657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704024557925 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704024557925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704024557925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704024557966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 17:39:17 2023 " "Processing ended: Sun Dec 31 17:39:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704024557966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704024557966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704024557966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704024557966 ""}
