
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.403135                       # Number of seconds simulated
sim_ticks                                403134676000                       # Number of ticks simulated
final_tick                               403134676000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1274481                       # Simulator instruction rate (inst/s)
host_op_rate                                  1274481                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2030313028                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647728                       # Number of bytes of host memory used
host_seconds                                   198.56                       # Real time elapsed on the host
sim_insts                                   253058140                       # Number of instructions simulated
sim_ops                                     253058218                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 403134676000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           15552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              41728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              64931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              38578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                103509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         64931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            64931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             64931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             38578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               103985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         652                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         84                       # Number of write requests accepted
system.mem_ctrls.readBursts                       652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       84                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  41280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   41728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  403134587000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   84                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.234043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.942615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.946722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           70     37.23%     37.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     29.26%     66.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     13.83%     80.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      5.85%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.26%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.72%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.53%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.53%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      4.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     159.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     95.897704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    201.630644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     11262250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                23356000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3225000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17460.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36210.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      53                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  547737210.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   489555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3334380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 229680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              8876040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               360000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        51344460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         6352800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      96716984040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            96800613015                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.119788                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         403114205250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       385000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 402985131750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     16540750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      15082500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    112596000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1270920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 104400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              4730430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               669120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        29903340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        10655520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      96728120580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            96784104075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.078837                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         403122298750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1381000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 403029233750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     27749500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       7360750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     65571000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 403134676000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    403134676000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        806269352                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   253058140                       # Number of instructions committed
system.cpu.committedOps                     253058218                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             252057608                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                    21002779                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     25011434                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    252057608                       # number of integer instructions
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           304075187                       # number of times the integer registers were read
system.cpu.num_int_register_writes          176037469                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   12                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      96019684                       # number of memory refs
system.cpu.num_load_insts                    54011902                       # Number of load instructions
system.cpu.num_store_insts                   42007782                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  806269352                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          46014213                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   153      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 155038290     61.27%     61.27% # Class of executed instruction
system.cpu.op_class::IntMult                  1000009      0.40%     61.66% # Class of executed instruction
system.cpu.op_class::IntDiv                   1000157      0.40%     62.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.06% # Class of executed instruction
system.cpu.op_class::MemRead                 54011902     21.34%     83.40% # Class of executed instruction
system.cpu.op_class::MemWrite                42007770     16.60%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 12      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  253058293                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 403134676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           213.991457                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            96019684                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          395142.732510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            217000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   213.991457                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.208976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.208976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         192039611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        192039611                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 403134676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     54011707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        54011707                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     42007582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42007582                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           75                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           77                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      96019289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         96019289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     96019289                       # number of overall hits
system.cpu.dcache.overall_hits::total        96019289                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          241                       # number of overall misses
system.cpu.dcache.overall_misses::total           241                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8251000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8251000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      8588000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8588000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     16839000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16839000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     16839000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16839000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     54011825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     54011825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     42007705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42007705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     96019530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     96019530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     96019530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     96019530                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.025974                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025974                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69923.728814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69923.728814                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69821.138211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69821.138211                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        57000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        57000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69871.369295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69871.369295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69871.369295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69871.369295                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          241                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       112000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       112000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     16598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     16598000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16598000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.025974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68923.728814                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68923.728814                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68821.138211                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68821.138211                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        56000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        56000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68871.369295                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68871.369295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68871.369295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68871.369295                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 403134676000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           285.983731                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           307069679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               409                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          750781.611247                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   285.983731                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.558562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.558562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         614139767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        614139767                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 403134676000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    307069270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       307069270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     307069270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        307069270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    307069270                       # number of overall hits
system.cpu.icache.overall_hits::total       307069270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           409                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          409                       # number of overall misses
system.cpu.icache.overall_misses::total           409                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     27434000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27434000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     27434000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27434000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     27434000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27434000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    307069679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    307069679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    307069679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    307069679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    307069679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    307069679                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67075.794621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67075.794621                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67075.794621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67075.794621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67075.794621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67075.794621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           81                       # number of writebacks
system.cpu.icache.writebacks::total                81                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27025000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27025000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27025000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27025000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27025000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27025000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66075.794621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66075.794621                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66075.794621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66075.794621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66075.794621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66075.794621                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.membus.snoop_filter.tot_requests           736                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           84                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 403134676000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean           81                       # Transaction distribution
system.membus.trans_dist::ReadExReq               123                       # Transaction distribution
system.membus.trans_dist::ReadExResp              123                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           120                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        31360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   47104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               652                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     652    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 652                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1072000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2182250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1302750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
