
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.373519                       # Number of seconds simulated
sim_ticks                                373518992500                       # Number of ticks simulated
final_tick                               1312556940500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104746                       # Simulator instruction rate (inst/s)
host_op_rate                                   158510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39124729                       # Simulator tick rate (ticks/s)
host_mem_usage                                2220144                       # Number of bytes of host memory used
host_seconds                                  9546.88                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1513274751                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            169984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         178717120                       # Number of bytes read from this memory
system.physmem.bytes_read::total            178887104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       169984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          169984                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    174502144                       # Number of bytes written to this memory
system.physmem.bytes_written::total         174502144                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               2656                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2792455                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2795111                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         2726596                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              2726596                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               455088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            478468628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               478923716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          455088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             455088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         467184126                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              467184126                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         467184126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              455088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           478468628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              946107842                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2778787                       # number of replacements
system.l2.tagsinuse                      15767.686154                       # Cycle average of tags in use
system.l2.total_refs                          1490102                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2794509                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.533225                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         14632.324250                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              13.178269                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1122.183635                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.893086                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000804                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.068493                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.962383                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  168                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              1263159                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1263327                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2952828                       # number of Writeback hits
system.l2.Writeback_hits::total               2952828                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             180816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                180816                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   168                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1443975                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1444143                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  168                       # number of overall hits
system.l2.overall_hits::cpu.data              1443975                       # number of overall hits
system.l2.overall_hits::total                 1444143                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               2656                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              65803                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 68459                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          2726652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2726652                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                2656                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2792455                       # number of demand (read+write) misses
system.l2.demand_misses::total                2795111                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2656                       # number of overall misses
system.l2.overall_misses::cpu.data            2792455                       # number of overall misses
system.l2.overall_misses::total               2795111                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    143991000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   3567091500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3711082500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 142461577000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  142461577000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     143991000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  146028668500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     146172659500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    143991000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 146028668500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    146172659500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             2824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1328962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1331786                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2952828                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2952828                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2907468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2907468                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2824                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4236430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4239254                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2824                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4236430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4239254                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.940510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.049515                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051404                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.937810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937810                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.940510                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.659153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659340                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.940510                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.659153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659340                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54213.478916                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54208.645502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54208.833024                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52247.803167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52247.803167                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54213.478916                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52294.009572                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52295.833511                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54213.478916                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52294.009572                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52295.833511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2726596                       # number of writebacks
system.l2.writebacks::total                   2726596                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          2656                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         65803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            68459                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2726652                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2726652                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2792455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2795111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2792455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2795111                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    111596000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2763675500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2875271500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 109123600500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 109123600500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    111596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 111887276000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 111998872000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    111596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 111887276000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 111998872000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.940510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.049515                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051404                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.937810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937810                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.940510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.659153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.659340                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.940510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.659153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.659340                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 42016.566265                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41999.232558                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41999.905053                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40021.095651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40021.095651                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 42016.566265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40067.709596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40069.561459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 42016.566265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40067.709596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40069.561459                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                48682792                       # Number of BP lookups
system.cpu.branchPred.condPredicted          48682792                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            225007                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32048596                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                32004224                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.861548                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    8                       # Number of system calls
system.cpu.numCycles                        747037985                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           78610455                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1005510091                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    48682792                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32004224                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     233516266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1187154                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              432345580                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  619                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3344                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  78390283                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 67633                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          745407566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.043009                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.320805                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                527171468     70.72%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   297998      0.04%     70.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   519694      0.07%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15525017      2.08%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 30597257      4.10%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   459477      0.06%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   494741      0.07%     77.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 15428468      2.07%     79.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                154913446     20.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            745407566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.065168                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.345996                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                144199966                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             382205036                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 178191927                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              39879343                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 931289                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1521828871                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 931289                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                174317491                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               189241727                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7801                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 186110250                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             194799003                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1520827949                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12565                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 116679                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents             181905768                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents             2344                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          2117448972                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            5398746159                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       5393866411                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4879748                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2107614130                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9834837                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                123                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            123                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 435190882                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            432198465                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           153736958                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          15072047                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         30077187                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1519307372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4726                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1517104597                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             59611                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5819144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     10864279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1938                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     745407566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.035269                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.792763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           196323472     26.34%     26.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           133880051     17.96%     44.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           140808608     18.89%     63.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           122214929     16.40%     79.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            67221181      9.02%     88.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            59986967      8.05%     96.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8749868      1.17%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            16136144      2.16%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               86346      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       745407566                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  223909      7.56%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 97415      3.29%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     10.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2636052     88.98%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5042      0.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            379759      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             929641849     61.28%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1609742      0.11%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            431939498     28.47%     89.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           153533749     10.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1517104597                       # Type of FU issued
system.cpu.iq.rate                           2.030827                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2962418                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001953                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         3778551405                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1522753497                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1514439308                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4087383                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2387126                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1941595                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1517598713                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2088543                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         20400913                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1511794                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1046                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9529                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       384409                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         31503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 931289                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                93720648                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1829720                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1519312098                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            382677                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             432198465                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            153736958                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                127                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9842                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2077                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9529                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         143156                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       100209                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               243365                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1516795387                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             431820083                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            309209                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    585342870                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 48205384                       # Number of branches executed
system.cpu.iew.exec_stores                  153522787                       # Number of stores executed
system.cpu.iew.exec_rate                     2.030413                       # Inst execution rate
system.cpu.iew.wb_sent                     1516531041                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1516380903                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1222851585                       # num instructions producing a value
system.cpu.iew.wb_consumers                2411211866                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.029858                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.507152                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         6037788                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            225395                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    744476277                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.032670                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.533051                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    231405701     31.08%     31.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    263694929     35.42%     66.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     38404103      5.16%     71.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     50860708      6.83%     78.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     44600423      5.99%     84.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     12359352      1.66%     86.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     15876715      2.13%     88.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     13464018      1.81%     90.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     73810328      9.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    744476277                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1000000000                       # Number of instructions committed
system.cpu.commit.committedOps             1513274751                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      584039219                       # Number of memory references committed
system.cpu.commit.loads                     430686670                       # Number of loads committed
system.cpu.commit.membars                        2780                       # Number of memory barriers committed
system.cpu.commit.branches                   48058289                       # Number of branches committed
system.cpu.commit.fp_insts                    1823560                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1511909130                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              73810328                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   2189978488                       # The number of ROB reads
system.cpu.rob.rob_writes                  3039558149                       # The number of ROB writes
system.cpu.timesIdled                           41090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1630419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1513274751                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total            1000000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.747038                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.747038                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.338620                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.338620                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               4700022288                       # number of integer regfile reads
system.cpu.int_regfile_writes              2109986422                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2815244                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1592800                       # number of floating regfile writes
system.cpu.misc_regfile_reads               681465818                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   2181                       # number of replacements
system.cpu.icache.tagsinuse                498.629527                       # Cycle average of tags in use
system.cpu.icache.total_refs                 78386694                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   2824                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               27757.327904                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     498.629527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.486943                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.486943                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     78386694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        78386694                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      78386694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         78386694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     78386694                       # number of overall hits
system.cpu.icache.overall_hits::total        78386694                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3589                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3589                       # number of overall misses
system.cpu.icache.overall_misses::total          3589                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    186429500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186429500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    186429500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186429500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    186429500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186429500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     78390283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     78390283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     78390283                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     78390283                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     78390283                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     78390283                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51944.692115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51944.692115                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51944.692115                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51944.692115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51944.692115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51944.692115                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          753                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          753                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          753                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          753                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          753                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          753                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2836                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2836                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2836                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2836                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2836                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2836                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    148655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    148655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    148655500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148655500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52417.313117                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52417.313117                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52417.313117                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52417.313117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52417.313117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52417.313117                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                4235405                       # number of replacements
system.cpu.dcache.tagsinuse               1023.891773                       # Cycle average of tags in use
system.cpu.dcache.total_refs                560406650                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                4236429                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 132.282791                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           939189409000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1023.891773                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    409961501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       409961501                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    150445131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      150445131                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     560406632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        560406632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    560406632                       # number of overall hits
system.cpu.dcache.overall_hits::total       560406632                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1429438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1429438                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2907531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2907531                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4336969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4336969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4336969                       # number of overall misses
system.cpu.dcache.overall_misses::total       4336969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  23438440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23438440000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 152997660467                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 152997660467                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 176436100467                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 176436100467                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 176436100467                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 176436100467                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    411390939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    411390939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    153352662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    153352662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    564743601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    564743601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    564743601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    564743601                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003475                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003475                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.018960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018960                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007680                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007680                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16396.961603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16396.961603                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52621.162239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52621.162239                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40681.891078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40681.891078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40681.891078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40681.891078                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       229750                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9284                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.746876                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2952828                       # number of writebacks
system.cpu.dcache.writebacks::total           2952828                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       100475                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       100475                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           52                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       100527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       100527                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100527                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1328963                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1328963                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2907479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2907479                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4236442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4236442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4236442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4236442                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  17546232000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17546232000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 147181478467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 147181478467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 164727710467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 164727710467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 164727710467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 164727710467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007502                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007502                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007502                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007502                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13202.949969                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13202.949969                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50621.682381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50621.682381                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38883.504239                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38883.504239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38883.504239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38883.504239                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
