0.7
2020.2
Oct 14 2022
05:20:55
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/Vivado/Multiplier_Divider.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/cell1.v,1706755615,verilog,,F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/cell2.v,,cell1,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/cell2.v,1706749181,verilog,,F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/cell3.v,,cell2,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/cell3.v,1706749422,verilog,,F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/full_adder.v,,cell3,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/divider.v,1706665450,verilog,,F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/divider_cell.v,,divider,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/divider_TB.v,1706665821,verilog,,,,divider_TB,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/divider_cell.v,1706637042,verilog,,F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/full_adder.v,,divider_cell,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/full_adder.v,1706361653,verilog,,F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/multiplier_divider.v,,full_adder,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/multiplier_divider.v,1706752758,verilog,,F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/multiplier_divider_TB.v,,multiplier_divider,,,,,,,,
F:/Comm_Refrences/Fourth_year/First_Term/VLSI/porject/rtl/multiplier_divider_TB.v,1706750143,verilog,,,,multiplier_divider_TB,,,,,,,,
