Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Mon Aug 15 19:06:37 2016
| Host         : DESKTOP-I329812 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/sigmoid_timing_routed.rpt
| Design       : sigmoid
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.081        0.000                      0                  536        0.153        0.000                      0                  536        4.020        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.081        0.000                      0                  536        0.153        0.000                      0                  536        4.020        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 3.609ns (46.334%)  route 4.180ns (53.666%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=223, unset)          1.673     1.673    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X33Y12         FDRE                                         r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.456     2.129 f  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           1.022     3.151    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/zero_detect_rnd[0]
    SLICE_X32Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.275 r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/P_0_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     3.275    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     3.813 r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.805     4.618    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CARRY_OUT
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.243     6.861 r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=17, routed)          1.522     8.383    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.507 r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.mant_op[51]_i_2/O
                         net (fo=1, routed)           0.415     8.922    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/DSP
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.046 r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[51]_i_1/O
                         net (fo=1, routed)           0.416     9.462    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/D[0]
    SLICE_X24Y30         FDRE                                         r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=223, unset)          1.487    11.487    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X24Y30         FDRE                                         r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/C
                         clock pessimism              0.115    11.602    
                         clock uncertainty           -0.035    11.567    
    SLICE_X24Y30         FDRE (Setup_fdre_C_D)       -0.024    11.543    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  2.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=223, unset)          0.559     0.559    ap_clk
    SLICE_X31Y52         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  ap_CS_fsm_reg[2]/Q
                         net (fo=2, routed)           0.103     0.803    ap_CS_fsm__0[2]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.848 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.848    ap_NS_fsm[1]
    SLICE_X30Y52         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=223, unset)          0.828     0.828    ap_clk
    SLICE_X30Y52         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.121     0.695    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X1Y5    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X24Y33  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X24Y32  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK



