vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_tb.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Mux.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/flags.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/display7segments.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Suma.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Comp2.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Resta.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/CompuertaAND.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/CompuertaOR.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/CompuertaNOT.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/CompuertaXOR.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/AShiftLeft.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/AShiftRight.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/LShiftLeft.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/LShiftRight.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroALU.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroCargaIn.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroCargaOut.sv
source_file = 1, C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/db/ALU.cbx.xml
design_name = RegistroALU
instance = comp, \outFlagC_out~output , outFlagC_out~output, RegistroALU, 1
instance = comp, \outFlagN_out~output , outFlagN_out~output, RegistroALU, 1
instance = comp, \outFlagV_out~output , outFlagV_out~output, RegistroALU, 1
instance = comp, \outFlagZ_out~output , outFlagZ_out~output, RegistroALU, 1
instance = comp, \segA_out[0]~output , segA_out[0]~output, RegistroALU, 1
instance = comp, \segA_out[1]~output , segA_out[1]~output, RegistroALU, 1
instance = comp, \segA_out[2]~output , segA_out[2]~output, RegistroALU, 1
instance = comp, \segA_out[3]~output , segA_out[3]~output, RegistroALU, 1
instance = comp, \segA_out[4]~output , segA_out[4]~output, RegistroALU, 1
instance = comp, \segA_out[5]~output , segA_out[5]~output, RegistroALU, 1
instance = comp, \segA_out[6]~output , segA_out[6]~output, RegistroALU, 1
instance = comp, \clk~input , clk~input, RegistroALU, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, RegistroALU, 1
instance = comp, \b_in[12]~input , b_in[12]~input, RegistroALU, 1
instance = comp, \rst~input , rst~input, RegistroALU, 1
instance = comp, \registroIn|b_m[12] , registroIn|b_m[12], RegistroALU, 1
instance = comp, \b_in[13]~input , b_in[13]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[13] , registroIn|b_m[13], RegistroALU, 1
instance = comp, \a_in[13]~input , a_in[13]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[13] , registroIn|a_m[13], RegistroALU, 1
instance = comp, \a_in[12]~input , a_in[12]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[12] , registroIn|a_m[12], RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~1 , alu_m|g2|LessThan1~1, RegistroALU, 1
instance = comp, \b_in[15]~input , b_in[15]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[15] , registroIn|b_m[15], RegistroALU, 1
instance = comp, \b_in[14]~input , b_in[14]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[14] , registroIn|b_m[14], RegistroALU, 1
instance = comp, \a_in[15]~input , a_in[15]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[15] , registroIn|a_m[15], RegistroALU, 1
instance = comp, \a_in[14]~input , a_in[14]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[14] , registroIn|a_m[14], RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~0 , alu_m|g2|LessThan1~0, RegistroALU, 1
instance = comp, \b_in[10]~input , b_in[10]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[10] , registroIn|b_m[10], RegistroALU, 1
instance = comp, \a_in[11]~input , a_in[11]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[11] , registroIn|a_m[11], RegistroALU, 1
instance = comp, \a_in[10]~input , a_in[10]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[10] , registroIn|a_m[10], RegistroALU, 1
instance = comp, \b_in[11]~input , b_in[11]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[11] , registroIn|b_m[11], RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~7 , alu_m|g2|LessThan0~7, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~6 , alu_m|g2|LessThan0~6, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~8 , alu_m|g2|LessThan0~8, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~9 , alu_m|g2|LessThan0~9, RegistroALU, 1
instance = comp, \b_in[9]~input , b_in[9]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[9] , registroIn|b_m[9], RegistroALU, 1
instance = comp, \b_in[8]~input , b_in[8]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[8] , registroIn|b_m[8], RegistroALU, 1
instance = comp, \a_in[8]~input , a_in[8]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[8] , registroIn|a_m[8], RegistroALU, 1
instance = comp, \a_in[9]~input , a_in[9]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[9] , registroIn|a_m[9], RegistroALU, 1
instance = comp, \alu_m|g7|Equal0~0 , alu_m|g7|Equal0~0, RegistroALU, 1
instance = comp, \b_in[6]~input , b_in[6]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[6] , registroIn|b_m[6], RegistroALU, 1
instance = comp, \b_in[7]~input , b_in[7]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[7] , registroIn|b_m[7], RegistroALU, 1
instance = comp, \a_in[7]~input , a_in[7]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[7] , registroIn|a_m[7], RegistroALU, 1
instance = comp, \a_in[6]~input , a_in[6]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[6] , registroIn|a_m[6], RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~4 , alu_m|g2|LessThan0~4, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~2 , alu_m|g2|LessThan1~2, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~5 , alu_m|g2|LessThan0~5, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~10 , alu_m|g2|LessThan0~10, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~11 , alu_m|g2|LessThan0~11, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~12 , alu_m|g2|LessThan0~12, RegistroALU, 1
instance = comp, \b_in[3]~input , b_in[3]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[3] , registroIn|b_m[3], RegistroALU, 1
instance = comp, \b_in[5]~input , b_in[5]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[5] , registroIn|b_m[5], RegistroALU, 1
instance = comp, \a_in[5]~input , a_in[5]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[5] , registroIn|a_m[5], RegistroALU, 1
instance = comp, \b_in[4]~input , b_in[4]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[4] , registroIn|b_m[4], RegistroALU, 1
instance = comp, \a_in[4]~input , a_in[4]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[4] , registroIn|a_m[4], RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~0 , alu_m|g2|LessThan0~0, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~2 , alu_m|g2|LessThan0~2, RegistroALU, 1
instance = comp, \a_in[2]~input , a_in[2]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[2] , registroIn|a_m[2], RegistroALU, 1
instance = comp, \b_in[0]~input , b_in[0]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[0] , registroIn|b_m[0], RegistroALU, 1
instance = comp, \b_in[2]~input , b_in[2]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[2] , registroIn|b_m[2], RegistroALU, 1
instance = comp, \b_in[1]~input , b_in[1]~input, RegistroALU, 1
instance = comp, \registroIn|b_m[1] , registroIn|b_m[1], RegistroALU, 1
instance = comp, \a_in[0]~input , a_in[0]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[0] , registroIn|a_m[0], RegistroALU, 1
instance = comp, \a_in[1]~input , a_in[1]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[1] , registroIn|a_m[1], RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~1 , alu_m|g2|LessThan0~1, RegistroALU, 1
instance = comp, \a_in[3]~input , a_in[3]~input, RegistroALU, 1
instance = comp, \registroIn|a_m[3] , registroIn|a_m[3], RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~3 , alu_m|g2|LessThan0~3, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~13 , alu_m|g2|LessThan0~13, RegistroALU, 1
instance = comp, \operation_in[2]~input , operation_in[2]~input, RegistroALU, 1
instance = comp, \registroIn|operation_m[2] , registroIn|operation_m[2], RegistroALU, 1
instance = comp, \operation_in[0]~input , operation_in[0]~input, RegistroALU, 1
instance = comp, \registroIn|operation_m[0] , registroIn|operation_m[0], RegistroALU, 1
instance = comp, \operation_in[3]~input , operation_in[3]~input, RegistroALU, 1
instance = comp, \registroIn|operation_m[3] , registroIn|operation_m[3], RegistroALU, 1
instance = comp, \operation_in[1]~input , operation_in[1]~input, RegistroALU, 1
instance = comp, \registroIn|operation_m[1] , registroIn|operation_m[1], RegistroALU, 1
instance = comp, \alu_m|g1|Add0~9 , alu_m|g1|Add0~9, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~37 , alu_m|g1|Add0~37, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~41 , alu_m|g1|Add0~41, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~45 , alu_m|g1|Add0~45, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~21 , alu_m|g1|Add0~21, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~25 , alu_m|g1|Add0~25, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~49 , alu_m|g1|Add0~49, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~53 , alu_m|g1|Add0~53, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~57 , alu_m|g1|Add0~57, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~61 , alu_m|g1|Add0~61, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~65 , alu_m|g1|Add0~65, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~29 , alu_m|g1|Add0~29, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~33 , alu_m|g1|Add0~33, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~13 , alu_m|g1|Add0~13, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~17 , alu_m|g1|Add0~17, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~5 , alu_m|g1|Add0~5, RegistroALU, 1
instance = comp, \alu_m|g1|Add0~1 , alu_m|g1|Add0~1, RegistroALU, 1
instance = comp, \alu_m|g13|Selector0~0 , alu_m|g13|Selector0~0, RegistroALU, 1
instance = comp, \registroOut|outFlagC_out , registroOut|outFlagC_out, RegistroALU, 1
instance = comp, \alu_m|g13|outFlagN~0 , alu_m|g13|outFlagN~0, RegistroALU, 1
instance = comp, \registroOut|outFlagN_out , registroOut|outFlagN_out, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~17 , alu_m|g2|Add1~17, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~5 , alu_m|g2|Add1~5, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~9 , alu_m|g2|Add1~9, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~13 , alu_m|g2|Add1~13, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~33 , alu_m|g2|Add1~33, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~37 , alu_m|g2|Add1~37, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~41 , alu_m|g2|Add1~41, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~45 , alu_m|g2|Add1~45, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~49 , alu_m|g2|Add1~49, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~29 , alu_m|g2|Add1~29, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~53 , alu_m|g2|Add1~53, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~57 , alu_m|g2|Add1~57, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~61 , alu_m|g2|Add1~61, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~21 , alu_m|g2|Add1~21, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~25 , alu_m|g2|Add1~25, RegistroALU, 1
instance = comp, \alu_m|g2|Add1~1 , alu_m|g2|Add1~1, RegistroALU, 1
instance = comp, \alu_m|g2|Equal0~0 , alu_m|g2|Equal0~0, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~10 , alu_m|g2|LessThan1~10, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~11 , alu_m|g2|LessThan1~11, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~12 , alu_m|g2|LessThan1~12, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~7 , alu_m|g2|LessThan1~7, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~8 , alu_m|g2|LessThan1~8, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~6 , alu_m|g2|LessThan1~6, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~9 , alu_m|g2|LessThan1~9, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~4 , alu_m|g2|LessThan1~4, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~3 , alu_m|g2|LessThan1~3, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~5 , alu_m|g2|LessThan1~5, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan1~13 , alu_m|g2|LessThan1~13, RegistroALU, 1
instance = comp, \alu_m|g2|LessThan0~14 , alu_m|g2|LessThan0~14, RegistroALU, 1
instance = comp, \alu_m|g7|Equal0~1 , alu_m|g7|Equal0~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux6~0 , alu_m|g12|Mux6~0, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~17 , alu_m|g2|Add0~17, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~5 , alu_m|g2|Add0~5, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~9 , alu_m|g2|Add0~9, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~13 , alu_m|g2|Add0~13, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~33 , alu_m|g2|Add0~33, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~37 , alu_m|g2|Add0~37, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~41 , alu_m|g2|Add0~41, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~45 , alu_m|g2|Add0~45, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~49 , alu_m|g2|Add0~49, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~29 , alu_m|g2|Add0~29, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~53 , alu_m|g2|Add0~53, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~57 , alu_m|g2|Add0~57, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~61 , alu_m|g2|Add0~61, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~21 , alu_m|g2|Add0~21, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~25 , alu_m|g2|Add0~25, RegistroALU, 1
instance = comp, \alu_m|g2|Add0~1 , alu_m|g2|Add0~1, RegistroALU, 1
instance = comp, \alu_m|g2|result[15]~0 , alu_m|g2|result[15]~0, RegistroALU, 1
instance = comp, \alu_m|g13|Selector1~0 , alu_m|g13|Selector1~0, RegistroALU, 1
instance = comp, \alu_m|g13|Selector1~1 , alu_m|g13|Selector1~1, RegistroALU, 1
instance = comp, \registroOut|outFlagV_out , registroOut|outFlagV_out, RegistroALU, 1
instance = comp, \alu_m|g6|Equal0~1 , alu_m|g6|Equal0~1, RegistroALU, 1
instance = comp, \alu_m|g6|Equal0~2 , alu_m|g6|Equal0~2, RegistroALU, 1
instance = comp, \alu_m|g6|Equal0~0 , alu_m|g6|Equal0~0, RegistroALU, 1
instance = comp, \alu_m|g6|Equal0~3 , alu_m|g6|Equal0~3, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~1 , alu_m|g4|Equal0~1, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~0 , alu_m|g4|Equal0~0, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~2 , alu_m|g10|ShiftLeft0~2, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~1 , alu_m|g10|ShiftLeft0~1, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~7 , alu_m|g10|ShiftLeft0~7, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~6 , alu_m|g10|ShiftLeft0~6, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~8 , alu_m|g10|ShiftLeft0~8, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~9 , alu_m|g10|ShiftLeft0~9, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~16 , alu_m|g10|ShiftLeft0~16, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~14 , alu_m|g10|ShiftLeft0~14, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~17 , alu_m|g10|ShiftLeft0~17, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~2 , alu_m|g4|Equal0~2, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~15 , alu_m|g10|ShiftLeft0~15, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~30 , alu_m|g10|ShiftLeft0~30, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~0 , alu_m|g10|ShiftLeft0~0, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~4 , alu_m|g10|ShiftLeft0~4, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~3 , alu_m|g10|ShiftLeft0~3, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~5 , alu_m|g10|ShiftLeft0~5, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~12 , alu_m|g10|ShiftLeft0~12, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~10 , alu_m|g10|ShiftLeft0~10, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~11 , alu_m|g10|ShiftLeft0~11, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~13 , alu_m|g10|ShiftLeft0~13, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~20 , alu_m|g10|ShiftLeft0~20, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~25 , alu_m|g10|ShiftLeft0~25, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~26 , alu_m|g10|ShiftLeft0~26, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~27 , alu_m|g10|ShiftLeft0~27, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~28 , alu_m|g10|ShiftLeft0~28, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~23 , alu_m|g10|ShiftLeft0~23, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~24 , alu_m|g10|ShiftLeft0~24, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~22 , alu_m|g10|ShiftLeft0~22, RegistroALU, 1
instance = comp, \alu_m|g10|Equal0~1 , alu_m|g10|Equal0~1, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~19 , alu_m|g10|ShiftLeft0~19, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~18 , alu_m|g10|ShiftLeft0~18, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~21 , alu_m|g10|ShiftLeft0~21, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~3 , alu_m|g4|Equal0~3, RegistroALU, 1
instance = comp, \alu_m|g10|Equal0~0 , alu_m|g10|Equal0~0, RegistroALU, 1
instance = comp, \alu_m|g10|Equal0~2 , alu_m|g10|Equal0~2, RegistroALU, 1
instance = comp, \alu_m|g10|Equal0~3 , alu_m|g10|Equal0~3, RegistroALU, 1
instance = comp, \alu_m|g5|Equal0~2 , alu_m|g5|Equal0~2, RegistroALU, 1
instance = comp, \alu_m|g5|Equal0~1 , alu_m|g5|Equal0~1, RegistroALU, 1
instance = comp, \alu_m|g5|Equal0~0 , alu_m|g5|Equal0~0, RegistroALU, 1
instance = comp, \alu_m|g5|Equal0~3 , alu_m|g5|Equal0~3, RegistroALU, 1
instance = comp, \alu_m|g13|Mux0~7 , alu_m|g13|Mux0~7, RegistroALU, 1
instance = comp, \alu_m|g2|flagZ~0 , alu_m|g2|flagZ~0, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~0 , alu_m|g3|Equal0~0, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~1 , alu_m|g3|Equal0~1, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~3 , alu_m|g3|Equal0~3, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~4 , alu_m|g3|Equal0~4, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~5 , alu_m|g3|Equal0~5, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~2 , alu_m|g3|Equal0~2, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~6 , alu_m|g3|Equal0~6, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~7 , alu_m|g3|Equal0~7, RegistroALU, 1
instance = comp, \alu_m|g3|Equal0~8 , alu_m|g3|Equal0~8, RegistroALU, 1
instance = comp, \alu_m|g1|Equal0~2 , alu_m|g1|Equal0~2, RegistroALU, 1
instance = comp, \alu_m|g1|Equal0~0 , alu_m|g1|Equal0~0, RegistroALU, 1
instance = comp, \alu_m|g1|Equal0~1 , alu_m|g1|Equal0~1, RegistroALU, 1
instance = comp, \alu_m|g1|Equal0~3 , alu_m|g1|Equal0~3, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~5 , alu_m|g4|Equal0~5, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~6 , alu_m|g4|Equal0~6, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~7 , alu_m|g4|Equal0~7, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~4 , alu_m|g4|Equal0~4, RegistroALU, 1
instance = comp, \alu_m|g4|Equal0~8 , alu_m|g4|Equal0~8, RegistroALU, 1
instance = comp, \alu_m|g13|Mux0~0 , alu_m|g13|Mux0~0, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~4 , alu_m|g11|ShiftRight0~4, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~6 , alu_m|g11|ShiftRight0~6, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~5 , alu_m|g11|ShiftRight0~5, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~7 , alu_m|g11|ShiftRight0~7, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~10 , alu_m|g11|ShiftRight0~10, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~9 , alu_m|g11|ShiftRight0~9, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~8 , alu_m|g11|ShiftRight0~8, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~11 , alu_m|g11|ShiftRight0~11, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~17 , alu_m|g11|ShiftRight0~17, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~32 , alu_m|g11|ShiftRight0~32, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~18 , alu_m|g11|ShiftRight0~18, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~28 , alu_m|g11|ShiftRight0~28, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~13 , alu_m|g11|ShiftRight0~13, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~14 , alu_m|g11|ShiftRight0~14, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~12 , alu_m|g11|ShiftRight0~12, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~16 , alu_m|g11|ShiftRight0~16, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~0 , alu_m|g11|ShiftRight0~0, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~2 , alu_m|g11|ShiftRight0~2, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~19 , alu_m|g11|ShiftRight0~19, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~1 , alu_m|g11|ShiftRight0~1, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~24 , alu_m|g11|ShiftRight0~24, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~23 , alu_m|g11|ShiftRight0~23, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~21 , alu_m|g11|ShiftRight0~21, RegistroALU, 1
instance = comp, \alu_m|g13|Mux0~1 , alu_m|g13|Mux0~1, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~22 , alu_m|g11|ShiftRight0~22, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~20 , alu_m|g11|ShiftRight0~20, RegistroALU, 1
instance = comp, \alu_m|g13|Mux0~2 , alu_m|g13|Mux0~2, RegistroALU, 1
instance = comp, \alu_m|g13|Mux0~3 , alu_m|g13|Mux0~3, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~3 , alu_m|g11|ShiftRight0~3, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~15 , alu_m|g11|ShiftRight0~15, RegistroALU, 1
instance = comp, \alu_m|g11|ShiftRight0~36 , alu_m|g11|ShiftRight0~36, RegistroALU, 1
instance = comp, \alu_m|g13|Mux0~4 , alu_m|g13|Mux0~4, RegistroALU, 1
instance = comp, \alu_m|g13|Mux0~5 , alu_m|g13|Mux0~5, RegistroALU, 1
instance = comp, \alu_m|g13|Mux0~6 , alu_m|g13|Mux0~6, RegistroALU, 1
instance = comp, \registroOut|outFlagZ_out , registroOut|outFlagZ_out, RegistroALU, 1
instance = comp, \alu_m|g12|Mux6~4 , alu_m|g12|Mux6~4, RegistroALU, 1
instance = comp, \alu_m|g12|Mux6~3 , alu_m|g12|Mux6~3, RegistroALU, 1
instance = comp, \alu_m|g12|Mux6~2 , alu_m|g12|Mux6~2, RegistroALU, 1
instance = comp, \alu_m|g12|Mux6~1 , alu_m|g12|Mux6~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux14~0 , alu_m|g12|Mux14~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux14~1 , alu_m|g12|Mux14~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux14~2 , alu_m|g12|Mux14~2, RegistroALU, 1
instance = comp, \alu_m|g12|Mux13~0 , alu_m|g12|Mux13~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux13~1 , alu_m|g12|Mux13~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux13~2 , alu_m|g12|Mux13~2, RegistroALU, 1
instance = comp, \alu_m|g10|ShiftLeft0~29 , alu_m|g10|ShiftLeft0~29, RegistroALU, 1
instance = comp, \alu_m|g12|Mux15~2 , alu_m|g12|Mux15~2, RegistroALU, 1
instance = comp, \alu_m|g2|result[0]~1 , alu_m|g2|result[0]~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux15~1 , alu_m|g12|Mux15~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux15~0 , alu_m|g12|Mux15~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux15~3 , alu_m|g12|Mux15~3, RegistroALU, 1
instance = comp, \alu_m|g12|Mux12~0 , alu_m|g12|Mux12~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux12~1 , alu_m|g12|Mux12~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux12~2 , alu_m|g12|Mux12~2, RegistroALU, 1
instance = comp, \alu_m|g12|Mux6~5 , alu_m|g12|Mux6~5, RegistroALU, 1
instance = comp, \alu_m|g12|Mux10~0 , alu_m|g12|Mux10~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux10~1 , alu_m|g12|Mux10~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux9~0 , alu_m|g12|Mux9~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux9~1 , alu_m|g12|Mux9~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux0~1 , alu_m|g12|Mux0~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux3~0 , alu_m|g12|Mux3~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux2~0 , alu_m|g12|Mux2~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux1~0 , alu_m|g12|Mux1~0, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~3 , alu_m|g14|Equal0~3, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~4 , alu_m|g14|Equal0~4, RegistroALU, 1
instance = comp, \alu_m|g12|Mux7~0 , alu_m|g12|Mux7~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux10~2 , alu_m|g12|Mux10~2, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~1 , alu_m|g14|Equal0~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux9~2 , alu_m|g12|Mux9~2, RegistroALU, 1
instance = comp, \alu_m|g12|Mux8~0 , alu_m|g12|Mux8~0, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~2 , alu_m|g14|Equal0~2, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~5 , alu_m|g14|Equal0~5, RegistroALU, 1
instance = comp, \alu_m|g12|Mux11~0 , alu_m|g12|Mux11~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux11~1 , alu_m|g12|Mux11~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux6~6 , alu_m|g12|Mux6~6, RegistroALU, 1
instance = comp, \alu_m|g12|Mux6~7 , alu_m|g12|Mux6~7, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~6 , alu_m|g14|Equal0~6, RegistroALU, 1
instance = comp, \alu_m|g12|Mux5~0 , alu_m|g12|Mux5~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux5~1 , alu_m|g12|Mux5~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux4~0 , alu_m|g12|Mux4~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux4~1 , alu_m|g12|Mux4~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux3~1 , alu_m|g12|Mux3~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux3~2 , alu_m|g12|Mux3~2, RegistroALU, 1
instance = comp, \alu_m|g12|Mux8~1 , alu_m|g12|Mux8~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux8~2 , alu_m|g12|Mux8~2, RegistroALU, 1
instance = comp, \alu_m|g12|Mux7~1 , alu_m|g12|Mux7~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux7~2 , alu_m|g12|Mux7~2, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~7 , alu_m|g14|Equal0~7, RegistroALU, 1
instance = comp, \alu_m|g12|Mux0~2 , alu_m|g12|Mux0~2, RegistroALU, 1
instance = comp, \alu_m|g12|Mux0~4 , alu_m|g12|Mux0~4, RegistroALU, 1
instance = comp, \alu_m|g12|Mux0~3 , alu_m|g12|Mux0~3, RegistroALU, 1
instance = comp, \alu_m|g12|Mux0~0 , alu_m|g12|Mux0~0, RegistroALU, 1
instance = comp, \alu_m|g12|Mux2~1 , alu_m|g12|Mux2~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux2~2 , alu_m|g12|Mux2~2, RegistroALU, 1
instance = comp, \alu_m|g12|Mux1~1 , alu_m|g12|Mux1~1, RegistroALU, 1
instance = comp, \alu_m|g12|Mux1~2 , alu_m|g12|Mux1~2, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~0 , alu_m|g14|Equal0~0, RegistroALU, 1
instance = comp, \alu_m|g14|Equal0~8 , alu_m|g14|Equal0~8, RegistroALU, 1
instance = comp, \alu_m|g14|Equal8~0 , alu_m|g14|Equal8~0, RegistroALU, 1
instance = comp, \alu_m|g14|Equal1~0 , alu_m|g14|Equal1~0, RegistroALU, 1
instance = comp, \alu_m|g14|WideOr6 , alu_m|g14|WideOr6, RegistroALU, 1
instance = comp, \registroOut|segA_out[0] , registroOut|segA_out[0], RegistroALU, 1
instance = comp, \alu_m|g14|WideOr5 , alu_m|g14|WideOr5, RegistroALU, 1
instance = comp, \registroOut|segA_out[1] , registroOut|segA_out[1], RegistroALU, 1
instance = comp, \alu_m|g14|WideOr4 , alu_m|g14|WideOr4, RegistroALU, 1
instance = comp, \registroOut|segA_out[2] , registroOut|segA_out[2], RegistroALU, 1
instance = comp, \alu_m|g14|WideOr3 , alu_m|g14|WideOr3, RegistroALU, 1
instance = comp, \registroOut|segA_out[3] , registroOut|segA_out[3], RegistroALU, 1
instance = comp, \alu_m|g14|WideOr2 , alu_m|g14|WideOr2, RegistroALU, 1
instance = comp, \registroOut|segA_out[4] , registroOut|segA_out[4], RegistroALU, 1
instance = comp, \alu_m|g14|WideOr1 , alu_m|g14|WideOr1, RegistroALU, 1
instance = comp, \registroOut|segA_out[5] , registroOut|segA_out[5], RegistroALU, 1
instance = comp, \alu_m|g14|WideOr0 , alu_m|g14|WideOr0, RegistroALU, 1
instance = comp, \registroOut|segA_out[6] , registroOut|segA_out[6], RegistroALU, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, RegistroALU, 1
