<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='322' type='0'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='324' u='r'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='750' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4297' u='r' c='_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='246' u='r' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='685' u='r' c='_ZN4llvm6AMDGPU5Hwreg11encodeHwregElll'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='695' u='r' c='_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_'/>
