// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16_to_float (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_address0,
        in_r_ce0,
        in_r_q0,
        out_0_address0,
        out_0_ce0,
        out_0_we0,
        out_0_d0,
        out_1_address0,
        out_1_ce0,
        out_1_we0,
        out_1_d0,
        out_2_address0,
        out_2_ce0,
        out_2_we0,
        out_2_d0,
        out_3_address0,
        out_3_ce0,
        out_3_we0,
        out_3_d0,
        out_4_address0,
        out_4_ce0,
        out_4_we0,
        out_4_d0,
        out_5_address0,
        out_5_ce0,
        out_5_we0,
        out_5_d0,
        out_6_address0,
        out_6_ce0,
        out_6_we0,
        out_6_d0,
        out_7_address0,
        out_7_ce0,
        out_7_we0,
        out_7_d0,
        out_8_address0,
        out_8_ce0,
        out_8_we0,
        out_8_d0,
        out_9_address0,
        out_9_ce0,
        out_9_we0,
        out_9_d0,
        out_10_address0,
        out_10_ce0,
        out_10_we0,
        out_10_d0,
        out_11_address0,
        out_11_ce0,
        out_11_we0,
        out_11_d0,
        out_12_address0,
        out_12_ce0,
        out_12_we0,
        out_12_d0,
        out_13_address0,
        out_13_ce0,
        out_13_we0,
        out_13_d0,
        out_14_address0,
        out_14_ce0,
        out_14_we0,
        out_14_d0,
        out_15_address0,
        out_15_ce0,
        out_15_we0,
        out_15_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] in_r_address0;
output   in_r_ce0;
input  [15:0] in_r_q0;
output  [11:0] out_0_address0;
output   out_0_ce0;
output   out_0_we0;
output  [31:0] out_0_d0;
output  [11:0] out_1_address0;
output   out_1_ce0;
output   out_1_we0;
output  [31:0] out_1_d0;
output  [11:0] out_2_address0;
output   out_2_ce0;
output   out_2_we0;
output  [31:0] out_2_d0;
output  [11:0] out_3_address0;
output   out_3_ce0;
output   out_3_we0;
output  [31:0] out_3_d0;
output  [11:0] out_4_address0;
output   out_4_ce0;
output   out_4_we0;
output  [31:0] out_4_d0;
output  [11:0] out_5_address0;
output   out_5_ce0;
output   out_5_we0;
output  [31:0] out_5_d0;
output  [11:0] out_6_address0;
output   out_6_ce0;
output   out_6_we0;
output  [31:0] out_6_d0;
output  [11:0] out_7_address0;
output   out_7_ce0;
output   out_7_we0;
output  [31:0] out_7_d0;
output  [11:0] out_8_address0;
output   out_8_ce0;
output   out_8_we0;
output  [31:0] out_8_d0;
output  [11:0] out_9_address0;
output   out_9_ce0;
output   out_9_we0;
output  [31:0] out_9_d0;
output  [11:0] out_10_address0;
output   out_10_ce0;
output   out_10_we0;
output  [31:0] out_10_d0;
output  [11:0] out_11_address0;
output   out_11_ce0;
output   out_11_we0;
output  [31:0] out_11_d0;
output  [11:0] out_12_address0;
output   out_12_ce0;
output   out_12_we0;
output  [31:0] out_12_d0;
output  [11:0] out_13_address0;
output   out_13_ce0;
output   out_13_we0;
output  [31:0] out_13_d0;
output  [11:0] out_14_address0;
output   out_14_ce0;
output   out_14_we0;
output  [31:0] out_14_d0;
output  [11:0] out_15_address0;
output   out_15_ce0;
output   out_15_we0;
output  [31:0] out_15_d0;

reg ap_idle;
reg in_r_ce0;
reg out_0_ce0;
reg out_0_we0;
reg out_1_ce0;
reg out_1_we0;
reg out_2_ce0;
reg out_2_we0;
reg out_3_ce0;
reg out_3_we0;
reg out_4_ce0;
reg out_4_we0;
reg out_5_ce0;
reg out_5_we0;
reg out_6_ce0;
reg out_6_we0;
reg out_7_ce0;
reg out_7_we0;
reg out_8_ce0;
reg out_8_we0;
reg out_9_ce0;
reg out_9_we0;
reg out_10_ce0;
reg out_10_we0;
reg out_11_ce0;
reg out_11_we0;
reg out_12_ce0;
reg out_12_we0;
reg out_13_ce0;
reg out_13_we0;
reg out_14_ce0;
reg out_14_we0;
reg out_15_ce0;
reg out_15_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln49_fu_331_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [11:0] lshr_ln_reg_429;
wire   [3:0] trunc_ln51_fu_358_p1;
reg   [3:0] trunc_ln51_reg_434;
wire   [63:0] i_cast_fu_343_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln51_fu_395_p1;
reg   [15:0] i_fu_98;
wire   [15:0] add_ln49_fu_337_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i_1;
wire   [31:0] bitcast_ln51_fu_375_p1;
wire   [31:0] x_f32_fu_367_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln49_fu_331_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_98 <= add_ln49_fu_337_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_98 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln49_fu_331_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln_reg_429 <= {{ap_sig_allocacmp_i_1[15:4]}};
        trunc_ln51_reg_434 <= trunc_ln51_fu_358_p1;
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_ce0 = 1'b1;
    end else begin
        in_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_0_ce0 = 1'b1;
    end else begin
        out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd0))) begin
        out_0_we0 = 1'b1;
    end else begin
        out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_10_ce0 = 1'b1;
    end else begin
        out_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd10))) begin
        out_10_we0 = 1'b1;
    end else begin
        out_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_11_ce0 = 1'b1;
    end else begin
        out_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd11))) begin
        out_11_we0 = 1'b1;
    end else begin
        out_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_12_ce0 = 1'b1;
    end else begin
        out_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd12))) begin
        out_12_we0 = 1'b1;
    end else begin
        out_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_13_ce0 = 1'b1;
    end else begin
        out_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd13))) begin
        out_13_we0 = 1'b1;
    end else begin
        out_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_14_ce0 = 1'b1;
    end else begin
        out_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd14))) begin
        out_14_we0 = 1'b1;
    end else begin
        out_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_15_ce0 = 1'b1;
    end else begin
        out_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd15))) begin
        out_15_we0 = 1'b1;
    end else begin
        out_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_1_ce0 = 1'b1;
    end else begin
        out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd1))) begin
        out_1_we0 = 1'b1;
    end else begin
        out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_2_ce0 = 1'b1;
    end else begin
        out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd2))) begin
        out_2_we0 = 1'b1;
    end else begin
        out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_3_ce0 = 1'b1;
    end else begin
        out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd3))) begin
        out_3_we0 = 1'b1;
    end else begin
        out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_4_ce0 = 1'b1;
    end else begin
        out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd4))) begin
        out_4_we0 = 1'b1;
    end else begin
        out_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_5_ce0 = 1'b1;
    end else begin
        out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd5))) begin
        out_5_we0 = 1'b1;
    end else begin
        out_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_6_ce0 = 1'b1;
    end else begin
        out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd6))) begin
        out_6_we0 = 1'b1;
    end else begin
        out_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_7_ce0 = 1'b1;
    end else begin
        out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd7))) begin
        out_7_we0 = 1'b1;
    end else begin
        out_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_8_ce0 = 1'b1;
    end else begin
        out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd8))) begin
        out_8_we0 = 1'b1;
    end else begin
        out_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_9_ce0 = 1'b1;
    end else begin
        out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln51_reg_434 == 4'd9))) begin
        out_9_we0 = 1'b1;
    end else begin
        out_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_fu_337_p2 = (ap_sig_allocacmp_i_1 + 16'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln51_fu_375_p1 = x_f32_fu_367_p3;

assign i_cast_fu_343_p1 = ap_sig_allocacmp_i_1;

assign icmp_ln49_fu_331_p2 = ((ap_sig_allocacmp_i_1 == 16'd49152) ? 1'b1 : 1'b0);

assign in_r_address0 = i_cast_fu_343_p1;

assign out_0_address0 = zext_ln51_fu_395_p1;

assign out_0_d0 = bitcast_ln51_fu_375_p1;

assign out_10_address0 = zext_ln51_fu_395_p1;

assign out_10_d0 = bitcast_ln51_fu_375_p1;

assign out_11_address0 = zext_ln51_fu_395_p1;

assign out_11_d0 = bitcast_ln51_fu_375_p1;

assign out_12_address0 = zext_ln51_fu_395_p1;

assign out_12_d0 = bitcast_ln51_fu_375_p1;

assign out_13_address0 = zext_ln51_fu_395_p1;

assign out_13_d0 = bitcast_ln51_fu_375_p1;

assign out_14_address0 = zext_ln51_fu_395_p1;

assign out_14_d0 = bitcast_ln51_fu_375_p1;

assign out_15_address0 = zext_ln51_fu_395_p1;

assign out_15_d0 = bitcast_ln51_fu_375_p1;

assign out_1_address0 = zext_ln51_fu_395_p1;

assign out_1_d0 = bitcast_ln51_fu_375_p1;

assign out_2_address0 = zext_ln51_fu_395_p1;

assign out_2_d0 = bitcast_ln51_fu_375_p1;

assign out_3_address0 = zext_ln51_fu_395_p1;

assign out_3_d0 = bitcast_ln51_fu_375_p1;

assign out_4_address0 = zext_ln51_fu_395_p1;

assign out_4_d0 = bitcast_ln51_fu_375_p1;

assign out_5_address0 = zext_ln51_fu_395_p1;

assign out_5_d0 = bitcast_ln51_fu_375_p1;

assign out_6_address0 = zext_ln51_fu_395_p1;

assign out_6_d0 = bitcast_ln51_fu_375_p1;

assign out_7_address0 = zext_ln51_fu_395_p1;

assign out_7_d0 = bitcast_ln51_fu_375_p1;

assign out_8_address0 = zext_ln51_fu_395_p1;

assign out_8_d0 = bitcast_ln51_fu_375_p1;

assign out_9_address0 = zext_ln51_fu_395_p1;

assign out_9_d0 = bitcast_ln51_fu_375_p1;

assign trunc_ln51_fu_358_p1 = ap_sig_allocacmp_i_1[3:0];

assign x_f32_fu_367_p3 = {{in_r_q0}, {16'd0}};

assign zext_ln51_fu_395_p1 = lshr_ln_reg_429;

endmodule //activation_accelerator_bf16_to_float
