INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/bin2ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2ascii
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/bin2ascii.v:32]
WARNING: [VRFC 10-3380] identifier 'NBYTES' is used before its declaration [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/bin2ascii.v:26]
WARNING: [VRFC 10-3380] identifier 'NBYTES' is used before its declaration [C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/bin2ascii.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/cosine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/main_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/powering.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powering_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/square_root.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_root
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tangent
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
