
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.140193                       # Number of seconds simulated
sim_ticks                                140192973500                       # Number of ticks simulated
final_tick                               140192973500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 407911                       # Simulator instruction rate (inst/s)
host_op_rate                                   407923                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              140294884                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671144                       # Number of bytes of host memory used
host_seconds                                   999.27                       # Real time elapsed on the host
sim_insts                                   407614921                       # Number of instructions simulated
sim_ops                                     407626381                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25600                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 679                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             182605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              83999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         43369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                309973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        182605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           182605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            182605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             83999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        43369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               309973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  43520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   43520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  140192964500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   680                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    292.637681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.029541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.062196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           55     39.86%     39.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           34     24.64%     64.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           14     10.14%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      3.62%     78.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      5.07%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.45%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.62%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.45%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14     10.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          138                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     30664757                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                43414757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3400000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45095.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63845.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  206166124.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   585480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2977380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6529920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               693120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        24931800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        14432640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      33623062500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            33684564780                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.272846                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         140176762500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1375000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4710000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 140084588750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     37585750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      10054250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     54659750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1870680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7673910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1715040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        49832820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        37571040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      33598672320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            33723249720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.548787                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         140171668000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3619000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10738000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 139964554000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     97840250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       6948500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    109273750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                35094187                       # Number of BP lookups
system.cpu.branchPred.condPredicted          34913786                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4169571                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             29457154                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                29449662                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.974566                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   53930                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             600                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                365                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              235                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           80                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      2934386                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu.branchPred.allExpertsSame         16617803                       # Number of times all experts voted in the same direction.
system.cpu.branchPred.lowWeightExpertsWon       580417                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        280385948                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4179772                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      565661681                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    35094187                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           29503957                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     271996638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8342598                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          444                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 154221374                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   246                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          280348183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.017783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.024884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8444842      3.01%      3.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                119454227     42.61%     45.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11119712      3.97%     49.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                141329402     50.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            280348183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.125164                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.017439                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10050558                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10355250                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 252455029                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3316242                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4171104                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             27659304                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   199                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              538365103                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              18160754                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                4171104                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 22727913                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9909733                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11195                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 243076498                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                451740                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              520768976                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               9223037                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                312193                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   6726                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              675                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           542034993                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             639766617                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        544270721                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             7796                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             425877352                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                116157641                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                422                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            294                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    662269                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            166458990                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            40680670                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          36665212                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                8                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  509902719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 293                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 482673091                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            730157                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       102276630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     65773336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     280348183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.721692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.995848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44577190     15.90%     15.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54476478     19.43%     35.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           116360144     41.51%     76.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            64261253     22.92%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              673024      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  94      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       280348183                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                10317286     13.74%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    106      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               59804583     79.63%     93.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4984674      6.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               210      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             285777707     59.21%     59.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               151526      0.03%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  840      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            160546910     33.26%     92.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            36193770      7.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              482673091                       # Type of FU issued
system.cpu.iq.rate                           1.721460                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    75106660                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.155606                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1321517369                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         612174415                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    467054340                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              557771989                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         54765364                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     33321925                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       535606                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2190                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8625209                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4171104                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9854964                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           509903687                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             166458990                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             40680670                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                292                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    23                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2190                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2554917                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1621345                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              4176262                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             472825452                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             154982276                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9847639                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           675                       # number of nop insts executed
system.cpu.iew.exec_refs                    190391373                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 26618483                       # Number of branches executed
system.cpu.iew.exec_stores                   35409097                       # Number of stores executed
system.cpu.iew.exec_rate                     1.686338                       # Inst execution rate
system.cpu.iew.wb_sent                      469744519                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     467059536                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 401934085                       # num instructions producing a value
system.cpu.iew.wb_consumers                 454882500                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.665774                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.883600                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        95125783                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4169376                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    266322115                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.530578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.197678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    133437722     50.10%     50.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     60928691     22.88%     72.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5727446      2.15%     75.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6847097      2.57%     77.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     24236515      9.10%     86.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7639338      2.87%     89.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     16432726      6.17%     95.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      7617939      2.86%     98.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3454641      1.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    266322115                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            407615221                       # Number of instructions committed
system.cpu.commit.committedOps              407626681                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      165192526                       # Number of memory references committed
system.cpu.commit.loads                     133137065                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   25363647                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 382368518                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51392                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        242280514     59.44%     59.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          150503      0.04%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       133137065     32.66%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       32055461      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         407626681                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3454641                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    765619795                       # The number of ROB reads
system.cpu.rob.rob_writes                  1019531006                       # The number of ROB writes
system.cpu.timesIdled                             305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   407614921                       # Number of Instructions Simulated
system.cpu.committedOps                     407626381                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.687870                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.687870                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.453764                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.453764                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                483606552                       # number of integer regfile reads
system.cpu.int_regfile_writes               407769452                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6625                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3493                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  79323825                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 82261317                       # number of cc regfile writes
system.cpu.misc_regfile_reads               414899225                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse           228.449608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           132271844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          524888.269841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   228.449608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.223095                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.223095                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         264545332                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        264545332                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    100216706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       100216706                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     32054708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32054708                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     132271414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        132271414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    132271414                       # number of overall hits
system.cpu.dcache.overall_hits::total       132271414                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          542                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          694                       # number of overall misses
system.cpu.dcache.overall_misses::total           694                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12373500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     34121969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34121969                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       182500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       182500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     46495469                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46495469                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     46495469                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46495469                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    100216858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    100216858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     32055250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     32055250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    132272108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    132272108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    132272108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    132272108                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81404.605263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81404.605263                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62955.662362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62955.662362                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        91250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66996.353026                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66996.353026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66996.353026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66996.353026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1781                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    49.472222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          393                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          393                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          443                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          251                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          251                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          251                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          251                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11488969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11488969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     20727969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20727969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     20727969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20727969                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 90578.431373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90578.431373                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77107.174497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77107.174497                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82581.549801                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82581.549801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82581.549801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82581.549801                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                77                       # number of replacements
system.cpu.icache.tags.tagsinuse           301.815791                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           154220861                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          374322.478155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   301.815791                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.589484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.589484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         308443160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        308443160                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    154220861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       154220861                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     154220861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        154220861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    154220861                       # number of overall hits
system.cpu.icache.overall_hits::total       154220861                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            513                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          513                       # number of overall misses
system.cpu.icache.overall_misses::total           513                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43518988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43518988                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43518988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43518988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43518988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43518988                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    154221374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    154221374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    154221374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    154221374                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    154221374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    154221374                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 84832.335283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84832.335283                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 84832.335283                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84832.335283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 84832.335283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84832.335283                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14277                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               118                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   120.991525                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu.icache.writebacks::total                77                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          100                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          100                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          100                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          413                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          413                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     35731989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35731989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     35731989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35731989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     35731989                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35731989                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 86518.133172                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86518.133172                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 86518.133172                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86518.133172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 86518.133172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86518.133172                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              489                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 507                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    29                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    55.976001                       # Cycle average of tags in use
system.l2.tags.total_refs                           9                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        92                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.097826                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       36.829760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    19.146241                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001708                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000854                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6099                       # Number of tag accesses
system.l2.tags.data_accesses                     6099                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           76                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               76                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    63                       # number of demand (read+write) hits
system.l2.demand_hits::total                       75                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   12                       # number of overall hits
system.l2.overall_hits::cpu.data                   63                       # number of overall hits
system.l2.overall_hits::total                      75                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  90                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              401                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           99                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              99                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 401                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 189                       # number of demand (read+write) misses
system.l2.demand_misses::total                    590                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                401                       # number of overall misses
system.l2.overall_misses::cpu.data                189                       # number of overall misses
system.l2.overall_misses::total                   590                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     10856500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10856500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     35230500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35230500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      9158500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9158500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      35230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         55245500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     35230500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20015000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        55245500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           76                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           76                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               413                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  665                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              413                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 665                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.604027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604027                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.970944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970944                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.961165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961165                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.970944                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.887218                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.970944                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.887218                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 120627.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120627.777778                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87856.608479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87856.608479                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 92510.101010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92510.101010                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87856.608479                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 105899.470899                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93636.440678                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87856.608479                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 105899.470899                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93636.440678                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          116                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            116                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             89                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          401                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           95                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               585                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              701                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     16716111                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     16716111                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     10307000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10307000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     32830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8248000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8248000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     32830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     18555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51385500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     32830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     18555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     16716111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68101611                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.597315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.597315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.970944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.922330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.922330                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.970944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.730159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879699                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.970944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.730159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.054135                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 144104.405172                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 144104.405172                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 115808.988764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115808.988764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 81871.571072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81871.571072                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86821.052632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86821.052632                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 81871.571072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 100842.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87838.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 81871.571072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 100842.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 144104.405172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97149.231098                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                590                       # Transaction distribution
system.membus.trans_dist::ReadExReq                89                       # Transaction distribution
system.membus.trans_dist::ReadExResp               89                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           591                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        43456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               680                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     680    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 680                       # Request fanout histogram
system.membus.reqLayer0.occupancy              851660                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3588507                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           91                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 140192973500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           79                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           413                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        16256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  47552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             156                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043849                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204884                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    785     95.62%     95.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                821                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             451000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            618000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            378499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
