# Summary
- [Quickstart](./quickstart.md)
- [The Foundation](foundation/summary.md)
- [Bits](bits/summary.md)
	- [Bit Widths](bits/widths.md)
	- [Aliases](bits/aliases.md)
	- [Constructor Functions](bits/constructors.md)
	- [Operations](bits/operations.md)
		- [Bit Widths and Binary Operators](bits/binop_widths.md)
		- [Literals](bits/literals.md)
		- [Addition and Subtraction](bits/addition_subtraction.md)
		- [Bitwise Logical Operators](bits/logical.md)
		- [Shifting](bits/shifting.md)
		- [Comparison Operators](bits/comparison.md)
		- [Multiplication](bits/multiplication.md)
	- [Advanced](bits/advanced.md)
		- [Dynamic Width Bits](bits/dyn_bits.md)
		- [Dynamic Operators](bits/dyn_ops.md)
		- [Late Checking](bits/dyn_late.md)
- [Digital Types](digital/summary.md)
	- [Structs](digital/structs.md)
	- [Enums](digital/enums.md)
	- [Derive](digital/derive.md)
	- [Advanced](digital/advanced.md)
- [Timed Types and Clock Domains](timed/summary.md)
	- [Signals](timed/signals.md)
	- [Domains](timed/domains.md)
	- [Derive](timed/derive.md)
	- [Inference](timed/inference.md)
	- [Synchronous Designs](timed/synchronous.md)
	- [Tracing](timed/tracing.md)
- [Kernels](kernels/summary.md)
	- [Unsupported](kernels/unsupported.md)
	- [Functions](kernels/functions.md)
	- [Variables](kernels/variables.md)
	- [Literals](kernels/literals.md)
	- [Structs](kernels/structs.md)
	- [Tuples](kernels/tuples.md)
	- [Operator Expressions](kernels/binary.md)
	- [Blocks](kernels/blocks.md)
	- [If Expressions](kernels/if.md)
	- [Match expressions](kernels/match.md)
	- [Loops](kernels/loops.md)
	- [Arrays](kernels/arrays.md)
	- [Method calls](kernels/methods.md)
	- [Early returns and Try expressions](kernels/early.md)
	- [Tracing](kernels/tracing.md)
	- [Warts](kernels/warts.md)
- [A Simple Xor Gate](xor_gate/summary.md)
	- [Setting Up](xor_gate/setting_up.md)
	- [The Gate](xor_gate/the_gate.md)
	- [Basic Testing](xor_gate/basic_testing.md)
	- [Iterator Based Testing](xor_gate/iterator_based_testing.md)
	- [Making Trace Files](xor_gate/making_trace_files.md)
	- [Verilog Testbenches](xor_gate/verilog_testbenches.md)
	- [Alchitry FPGA Cu v2](xor_gate/alchitry.md)
	- [Fixture](xor_gate/fixture.md)
	- [Synthesis](xor_gate/synthesis.md)
- [A Half Adder](half_adder/summary.md)
	- [The Plan](half_adder/the_plan.md)
    - [The And Gate](half_adder/and_gate.md)
    - [Composing the Half Adder](half_adder/half_adder.md)
	- [Testing the Half Adder](half_adder/testing.md)
	- [Hardware Testing](half_adder/hardware.md)
- [Counting Ones](ones_counter/summary.md)
    - [The Plan](ones_counter/the_plan.md)
	- [One Counter](ones_counter/one_counter.md)
	- [Testing the One Counter](ones_counter/testing.md)
	- [Hardware Testing](ones_counter/hardware.md)
	- [Timing Estimation](ones_counter/timing.md)
