# fulladder-verilog
# these are the files you need to simulate a 2 input full adder on verilog
# the testbench file for inputs  are up to you. you can change inputs and time you need them for line 23 to the end
