Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.12-s027_1, built Wed Oct 05 2016
Options: -legacy_ui 
Date:    Sat Jun 29 23:38:41 2019
Host:    lab513-pc1 (x86_64 w/Linux 3.10.0-693.21.1.el7.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-4690 CPU @ 3.50GHz 6144KB) (7885488KB)
OS:      Scientific Linux release 7.4 (Nitrogen)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

WARNING: This version of the tool is 997 days old.
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> source setup_elevator.tcl 
Sourcing './setup_elevator.tcl' (Sat Jun 29 23:38:52 +0200 2019)...
Sat Jun 29 23:38:52 +0200 2019
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
  Setting attribute of root '/': 'lp_power_unit' = mW
  Setting attribute of root '/': 'init_lib_search_path' = /home/student/DYPLOM/dyrdol/UofU/UofU_Digital_v1_2 /home/student/DYPLOM/dyrdol/UofU/UofU_Digital_v1_2
  Setting attribute of root '/': 'init_hdl_search_path' = /home/student/DYPLOM/dyrdol/magisterka/genus//RTL

  Message Summary for Library UofU_Digital_v1_2.lib:
  **************************************************
  Could not find an attribute in the library. [LBR-436]: 2
  Missing library level attribute. [LBR-516]: 1
  An unsupported construct was detected in this library. [LBR-40]: 9
  **************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 5.000000, 25.000000) in library 'UofU_Digital_v1_2.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
_12
^
Function Warning: Unrecognized character '_'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
I expected '(' or a pin ID or 0 or 1 here.
_12
^
I expected to see a not-expr here.
_12
^
I expected to see an and-expr here.
_12
^
I expected to see a not-expr here.
_12
^
I expected to see an xor-expr here.
Warning : Sequential cell function definition makes cell unusable. [LBR-140]
        : The sequential cell is 'DCNX1'.
        : The sequential cell cannot be inferred because its function is unknown.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
I expected '(' or a pin ID or 0 or 1 here.
_12
^
I expected to see a not-expr here.
_12
^
I expected to see an and-expr here.
_12
^
I expected to see a not-expr here.
_12
^
I expected to see an xor-expr here.
Warning : Sequential cell function definition makes cell unusable. [LBR-140]
        : The sequential cell is 'DCNX1'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
I expected '(' or a pin ID or 0 or 1 here.
_12
^
I expected to see a not-expr here.
_12
^
I expected to see an and-expr here.
_12
^
I expected to see a not-expr here.
_12
^
I expected to see an xor-expr here.
Warning : Sequential cell function definition makes cell unusable. [LBR-140]
        : The sequential cell is 'DCX1'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
Function Warning: Unrecognized character '_'.
_12
^
I expected '(' or a pin ID or 0 or 1 here.
_12
^
I expected to see a not-expr here.
_12
^
I expected to see an and-expr here.
_12
^
I expected to see a not-expr here.
_12
^
I expected to see an xor-expr here.
Warning : Sequential cell function definition makes cell unusable. [LBR-140]
        : The sequential cell is 'DCX1'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
I expected '(' or a pin ID or 0 or 1 here.
_9
^
I expected to see a not-expr here.
_9
^
I expected to see an and-expr here.
_9
^
I expected to see a not-expr here.
_9
^
I expected to see an xor-expr here.
Warning : Sequential cell function definition makes cell unusable. [LBR-140]
        : The sequential cell is 'LCNX1'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
I expected '(' or a pin ID or 0 or 1 here.
_9
^
I expected to see a not-expr here.
_9
^
I expected to see an and-expr here.
_9
^
I expected to see a not-expr here.
_9
^
I expected to see an xor-expr here.
Warning : Sequential cell function definition makes cell unusable. [LBR-140]
        : The sequential cell is 'LCNX1'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
I expected '(' or a pin ID or 0 or 1 here.
_9
^
I expected to see a not-expr here.
_9
^
I expected to see an and-expr here.
_9
^
I expected to see a not-expr here.
_9
^
I expected to see an xor-expr here.
Warning : Sequential cell function definition makes cell unusable. [LBR-140]
        : The sequential cell is 'LCX1'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
Function Warning: Unrecognized character '_'.
_9
^
I expected '(' or a pin ID or 0 or 1 here.
_9
^
I expected to see a not-expr here.
_9
^
I expected to see an and-expr here.
_9
^
I expected to see a not-expr here.
_9
^
I expected to see an xor-expr here.
Warning : Sequential cell function definition makes cell unusable. [LBR-140]
        : The sequential cell is 'LCX1'.
  Setting attribute of root '/': 'library' =   UofU_Digital_v1_2.lib  

  According to lef_library, there are total 3 routing layers [ V(1) / H(2) ]

  Library has 25 usable logic and 2 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
  Setting attribute of root '/': 'lef_library' = /home/student/DYPLOM/dyrdol/UofU/UofU_Digital_v1_2/UofU_Digital_v1_2.lef
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'elevator' from file '/home/student/DYPLOM/dyrdol/magisterka/genus/RTL/elevator.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'elevator' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'elevator'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'elevator'

No empty modules in design 'elevator'

  Done Checking the design.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Jun 29 2019  11:38:53 pm
  Module:                 elevator
  Technology libraries:   UofU_Digital_v1_2 
                          physical_cells 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/elevator/ports_in/an_reset
/designs/elevator/ports_in/bell
/designs/elevator/ports_in/btn_down_out[1]
  ... 30 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/elevator/ports_out/bell_out
/designs/elevator/ports_out/direction
/designs/elevator/ports_out/door[0]
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       33
 Outputs without external load                                   10
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         43

Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         1.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         1.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         1.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'elevator' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 23 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'elevator' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'elevator' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'elevator'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'elevator'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'elevator'.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'elevator' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'elevator' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 25 combo usable cells and 2 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'saved_state_reg[4]'. The constant is '0'.
        : The instance attribute 'optimize_constant_feedback_seq' controls this optimization. The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'. The assigned constant might conflict with the simulation and/or verification setup.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'saved_state_reg[4]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: 97846523 ps
Target path end-point (Pin: counter_reg[15]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map               737900        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          97846523 99785750 100000000 

 
Global incremental target info
==============================
Cost Group 'default' target slack: 97848520 ps
Target path end-point (Pin: counter_reg[15]/D (DCBX1/D))

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr              705890        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          97848520 99784959 100000000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'elevator'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'elevator' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                705890        0         0         0        1
 const_prop               705039        0         0         0        1
 simp_cc_inputs           704183        0         0         0        1
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               704183        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 704183        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_fo              705798        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
      drc_buf_sp         2  (        1 /        1 )  0.01
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 705798        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                705798        0         0         0        0
 rem_buf                  703646        0         0         0        0
 rem_inv                  703174        0         0         0        0
 merge_bi                 702573        0         0         0        0
 rem_inv_qb               697899        0         0         0        0
 gate_comp                693184        0         0         0        0
 area_down                692731        0         0         0        0
 rem_buf                  692365        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         6  (        5 /        5 )  0.01
         rem_inv         4  (        2 /        2 )  0.01
        merge_bi         2  (        2 /        2 )  0.01
      rem_inv_qb        24  (        2 /        2 )  0.02
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        18  (       17 /       17 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        31  (        0 /       31 )  0.02
       area_down         4  (        2 /        2 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         2  (        1 /        1 )  0.00
         rem_inv         2  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         7  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               692365        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 692365        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                692365        0         0         0        0
 undup                    691916        0         0         0        0
 merge_bi                 691616        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        1 /        1 )  0.01
         rem_buf         1  (        0 /        0 )  0.00
         rem_inv         2  (        0 /        0 )  0.00
        merge_bi         1  (        1 /        1 )  0.00
      rem_inv_qb         7  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         1  (        0 /        0 )  0.05
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        31  (        0 /       31 )  0.01
       area_down         4  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'elevator'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'elevator'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Exporting design data for 'elevator' to genus_invs_des/genus...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            17             26                                      write_design
No loop breaker instances found (cdn_loop_breaker).
Writing compressed TCF file genus_invs_des/genus.tcf.gz
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info    : File has been generated. [MM_INVS-53]
        : File name is: 'genus_invs_des/genus.mmode.tcl'.
** To load the database source genus_invs_des/genus.invs_setup.tcl in an Innovus session.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'elevator' (command execution time mm:ss cpu = 00:00, real = 00:01).
.
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> exit
Normal exit.