# Fairy_Risc-v
This project designs a superscalar 5-stage pipeline RISC-V CPU.
