/* $NoKeywords:$ */
/**
 * @file
 *
 * NbioRASControlZP - NBIO RAS Control
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      AGESA
 * @e sub-project:  AmdNbioBaseZPPei
 * @e \$Revision: 312065 $   @e \$Date: 2015-01-30 04:23:05 -0600 (Fri, 30 Jan 2015) $
 *
 */
/*****************************************************************************
 *
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
 ******************************************************************************
 */
#include <AMD.h>
#include <PiPei.h>
#include <Filecode.h>
#include <GnbDxio.h>
#include <GnbRegistersZP.h>
#include <Library/PeiServicesLib.h>
#include <Library/AmdBaseLib.h>
#include <Library/IdsLib.h>
#include <Library/GnbLib.h>
#include <Library/GnbPciLib.h>
#include <Library/GnbPciAccLib.h>
#include <Library/NbioRegisterAccLib.h>
#include <Library/NbioHandleLib.h>
#include <Library/PcieConfigLib.h>
#include <CcxRegistersZp.h>

#define FILECODE        NBIO_NBIOBASE_AMDNBIOBASEZPPEI_NBIORASCONTROLZP_FILECODE

/*----------------------------------------------------------------------------------------
 *                         E X T E R N   D E F I N I T I O N S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------
 *                   D E F I N I T I O N S    A N D    M A C R O S
 *----------------------------------------------------------------------------------------
 */
#define UNCORRECTABLE_GROUP_TYPE  0
#define CORRECTABLE_GROUP_TYPE    1
#define ECC_UCP_GROUP_TYPE        3
#define DDP_UCP_GROUP_TYPE        4

// 1h - enable ECC correction and reporting
#define ECC_correction_and_reporting                0x01
// 5h - enable error reporting
#define Error_Reporting                             0x05
// Ch - enable UCP reporting
#define UCP_Reporting                               0x0C

/*----------------------------------------------------------------------------------------
 *                  T Y P E D E F S     A N D     S T R U C T U  R E S
 *----------------------------------------------------------------------------------------
 */

typedef struct {
  IN      UINT32        GroupType;       ///< Parity Group ID
  IN      UINT32        GroupID;         ///< Group Type
  IN      UINT32        StructureID;     ///< Structure ID
  IN      UINT32        ErrGenCmd;       ///< Error command
} NBIO_PARITY_TABLE;

/*----------------------------------------------------------------------------------------
 *           P R O T O T Y P E S     O F     L O C A L     F U  N C T I O N S
 *----------------------------------------------------------------------------------------
 */

NBIO_PARITY_TABLE NbioParityTableZP[] = {
    // NBIO Correctable Parity
    { CORRECTABLE_GROUP_TYPE,12, 0,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,12, 1,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,13, 0,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,13, 1,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,14, 0,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,14, 1,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,15, 0,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,15, 1,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 0,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 1,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 2,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 3,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 4,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 5,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 6,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 7,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 8,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16, 9,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,10,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,11,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,12,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,13,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,14,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,15,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,16,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,17,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,18,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,16,19,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,17, 0,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,17, 1,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,17, 2,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,17, 3,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,17, 4,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,17, 5,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,17, 6,Error_Reporting },
    { CORRECTABLE_GROUP_TYPE,17, 7,Error_Reporting },
    // NBIO Uncorrectable Parity
    { UNCORRECTABLE_GROUP_TYPE,12, 0,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,12, 1,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,12, 2,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 0,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 1,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 2,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 3,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 4,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 5,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 6,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 7,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 8,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13, 9,Error_Reporting },
//    { UNCORRECTABLE_GROUP_TYPE,13,10,Error_Reporting },
//    { UNCORRECTABLE_GROUP_TYPE,13,11,Error_Reporting },
//    { UNCORRECTABLE_GROUP_TYPE,13,12,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,13,13,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,14, 0,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,14, 1,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,14, 2,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 0,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 1,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 2,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 3,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 4,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 5,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 6,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 7,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 8,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15, 9,Error_Reporting },
//    { UNCORRECTABLE_GROUP_TYPE,15,10,Error_Reporting },
//    { UNCORRECTABLE_GROUP_TYPE,15,11,Error_Reporting },
//    { UNCORRECTABLE_GROUP_TYPE,15,12,Error_Reporting },
    { UNCORRECTABLE_GROUP_TYPE,15,13,Error_Reporting },
    // NBIO ECC
    { CORRECTABLE_GROUP_TYPE,0,0,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,0,1,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,0,2,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,0,3,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,0,4,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,0,5,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,1,0,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,1,1,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,1,2,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,1,3,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,1,4,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,1,5,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,2,0,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,3,0,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,4,0,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,5,0,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,6,0,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,6,1,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,7,0,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,7,1,ECC_correction_and_reporting },
    { CORRECTABLE_GROUP_TYPE,8,1,ECC_correction_and_reporting },
    // NBIO ECC+UCP
    { ECC_UCP_GROUP_TYPE,2,1,ECC_correction_and_reporting },
    { ECC_UCP_GROUP_TYPE,3,1,ECC_correction_and_reporting },
    { ECC_UCP_GROUP_TYPE,4,1,ECC_correction_and_reporting },
    { ECC_UCP_GROUP_TYPE,5,1,ECC_correction_and_reporting },
    // NBIO DDP+UCP
    { DDP_UCP_GROUP_TYPE, 2,2,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 3,2,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 4,2,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 5,2,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 6,2,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 7,2,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 7,3,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 7,4,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 8,2,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 8,3,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 8,4,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 9,0,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE, 9,1,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE,10,0,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE,10,1,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE,11,0,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE,11,1,UCP_Reporting },
    { DDP_UCP_GROUP_TYPE,11,2,UCP_Reporting },
};

/*----------------------------------------------------------------------------------------
 *                    P P I   N O T I F Y   D E S C R I P T O R S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------*/
/**
 * Identify active PCIe core for NBIO RAS Control
 *
 *
 *
 * @param[in]  GnbHandle      GNB Handle
 * @param[in]  PcieCore       Pcie core number
 */

VOID
NbioRASIdentifyPcieCore (
    IN      GNB_HANDLE              *GnbHandle,
    IN      UINT8                   *PcieCore
  )
{
  PCIe_ENGINE_CONFIG             *PcieEngine;
  PCIe_WRAPPER_CONFIG            *PcieWrapper;

  PcieWrapper = PcieConfigGetChildWrapper (GnbHandle);
  while (PcieWrapper != NULL) {
    PcieEngine = PcieConfigGetChildEngine (PcieWrapper);
    while (PcieEngine != NULL) {
      if (PcieLibIsEngineAllocated (PcieEngine) &&
          PcieLibIsPcieEngine(PcieEngine))
      {
        *PcieCore = (UINT8) (1 << PcieWrapper->WrapId);
      }
      PcieEngine = PcieLibGetNextDescriptor (PcieEngine);
    }
    PcieWrapper = PcieLibGetNextDescriptor (PcieWrapper);
  }

}

/*----------------------------------------------------------------------------------------*/
/**
 * Enable NBIO RAS Control
 *
 *
 *
 * @param[in]  GnbHandle      GNB Handle
 */

VOID
NbioRASControlZP (
  IN GNB_HANDLE                 *GnbHandle
  )
{
  UINTN                     i;
  UINT32                    Value;
  NBRASCFG_0004_STRUCT      NBRASCFG_0004;
  PCI_ADDR                  IommuPciAddress;
  UINT8                     PcieCore;
  UINT32                    PackageType;
  PCIEDIR_460_STRUCT        PcieDir460, DisClkGating;
  UINT32                    CPM_CONTROL_ADDRESS;
  PCIe_WRAPPER_CONFIG       *Wrapper;

  IDS_HDT_CONSOLE (GNB_TRACE, "NbioRASControlZP Enter\n");

  Wrapper = PcieConfigGetChildWrapper (GnbHandle);
  if (Wrapper->WrapId == 1) {
    CPM_CONTROL_ADDRESS = CPM_CONTROL_PCIECORE0_ADDRESS;
  } else {
    CPM_CONTROL_ADDRESS = CPM_CONTROL_PCIECORE1_ADDRESS;
  }
  // 1. Get current clock gating setting
  NbioRegisterRead ( GnbHandle, CPM_CONTROL_TYPE, CPM_CONTROL_ADDRESS, &PcieDir460.Value, 0);
  DisClkGating = PcieDir460;
  // 2. Disable clock gating
  DisClkGating.Field.LCLK_DYN_GATE_ENABLE = 0x0;
  NbioRegisterWrite (GnbHandle, CPM_CONTROL_TYPE, CPM_CONTROL_ADDRESS, &DisClkGating.Value, GNB_REG_ACC_FLAG_S3SAVE);



  PackageType = LibAmdGetPackageType ((AMD_CONFIG_PARAMS *) NULL);
  IDS_HDT_CONSOLE (MAIN_FLOW, "PackageType = %d\n", PackageType);

  // IOHCRASx00000000 (PARITY_CONTROL_0): 0x0001_xxxx
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, PARITY_CONTROL_0_ADDRESS, &Value, 0);
  Value = (Value & 0xFFFF) | 0x00010000;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, PARITY_CONTROL_0_ADDRESS, &Value, 1);
  // IOHCRASx00000008 (PARITY_SEVERITY_CONTROL_UNCORR_0): 0xAAAA_AAAA
  Value = 0xAAAAAAAA;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, PARITY_SEVERITY_CONTROL_UNCORR_0_ADDRESS, &Value, 1);
  // IOHCRASx00000010 (PARITY_SEVERITY_CONTROL_CORR_0): 0x0000_0000
  // IOHCRASx00000014 (PARITY_SEVERITY_CONTROL_CORR_1): 0x0000_0000
  // IOHCRASx00000018 (PARITY_SEVERITY_CONTROL_UCP_0): 0x0000_0000
  // IOHCRASx00000158 (MISC_SEVERITY_CONTROL): 0x0000_0000
  Value = 0;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, PARITY_SEVERITY_CONTROL_CORR_0_ADDRESS, &Value, 1);
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, PARITY_SEVERITY_CONTROL_CORR_1_ADDRESS, &Value, 1);
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, PARITY_SEVERITY_CONTROL_UCP_0_ADDRESS, &Value, 1);
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, MISC_SEVERITY_CONTROL_ADDRESS, &Value, 1);

  if (((1 << ZP_SOCKET_SP3)   == PackageType) ||
      ((1 << ZP_SOCKET_SP4)   == PackageType) ||
      ((1 << ZP_SOCKET_SP3r2) == PackageType))
  {
    Value = PcdGet32( PcdEgressPoisonSeverityLo);
    NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, EGRESS_POISON_SEVERITY_LO_ADDRESS, &Value, 1);
    Value = PcdGet32( PcdEgressPoisonSeverityHi);
    NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, EGRESS_POISON_SEVERITY_HI_ADDRESS, &Value, 1);
  }

  // IOHCRASx00000168 (ErrEvent_ACTION_CONTROL): 0x0000_0018
  // IOHCRASx0000016C (ParitySerr_ACTION_CONTROL): 0x0000_001F
  // IOHCRASx00000170 (ParityFatal_ACTION_CONTROL): 0x0000_001F
  // IOHCRASx00000174 (ParityNonFatal_ACTION_CONTROL): 0x0000_0006
  // IOHCRASx00000178 (ParityCorr_ACTION_CONTROL): 0x0000_0006
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, ErrEvent_ACTION_CONTROL_ADDRESS, &Value, 0);
  Value |= BIT0;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, ErrEvent_ACTION_CONTROL_ADDRESS, &Value, 1);
  Value = 0x0000001F;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, ParitySerr_ACTION_CONTROL_ADDRESS, &Value, 1);
  Value = 0x0000001F;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, ParityFatal_ACTION_CONTROL_ADDRESS, &Value, 1);
  Value = 0x00000006;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, ParityNonFatal_ACTION_CONTROL_ADDRESS, &Value, 1);
  Value = 0x00000006;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, ParityCorr_ACTION_CONTROL_ADDRESS, &Value, 1);

  // IOMMUL1:
  // L1_CNTRL_1: 10 L1CacheParityEn.
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, L1_CNTRL_1_PCIE0_ADDRESS, &Value, 0);
  Value |= BIT10;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, L1_CNTRL_1_PCIE0_ADDRESS, &Value, 1);
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, L1_CNTRL_1_PCIE1_ADDRESS, &Value, 0);
  Value |= BIT10;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, L1_CNTRL_1_PCIE1_ADDRESS, &Value, 1);
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, L1_CNTRL_1_NBIF0_ADDRESS, &Value, 0);
  Value |= BIT10;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, L1_CNTRL_1_NBIF0_ADDRESS, &Value, 1);
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, L1_CNTRL_1_IOAGR_ADDRESS, &Value, 0);
  Value |= BIT10;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, L1_CNTRL_1_IOAGR_ADDRESS, &Value, 1);

  // L1_CNTRL_2: 3 L1ATSDataErrorSignalEn.
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, L1_CNTRL_2_PCIE0_ADDRESS, &Value, 0);
  Value |= BIT3;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, L1_CNTRL_2_PCIE0_ADDRESS, &Value, 1);
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, L1_CNTRL_2_PCIE1_ADDRESS, &Value, 0);
  Value |= BIT3;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, L1_CNTRL_2_PCIE1_ADDRESS, &Value, 1);
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, L1_CNTRL_2_NBIF0_ADDRESS, &Value, 0);
  Value |= BIT3;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, L1_CNTRL_2_NBIF0_ADDRESS, &Value, 1);
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, L1_CNTRL_2_IOAGR_ADDRESS, &Value, 0);
  Value |= BIT3;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, L1_CNTRL_2_IOAGR_ADDRESS, &Value, 1);

  // IOMMUL2:
  // IOMMU_COMMAND: 6 PARITY_ERROR_EN.
  IommuPciAddress = NbioGetHostPciAddress (GnbHandle);
  IommuPciAddress.Address.Function = 0x2;
  GnbLibPciRead (IommuPciAddress.AddressValue | 0x4 , AccessWidth32, &Value, NULL);
  Value |= BIT6;

  GnbLibPciWrite (IommuPciAddress.AddressValue | 0x4, AccessS3SaveWidth32, &Value, NULL); 

  // L2_DTC_CONTROL: 4 DTCParityEn.
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, 0x15700040, &Value, 0);
  Value |= BIT4;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, 0x15700040, &Value, 1);
  // L2_ITC_CONTROL: 4 ITCParityEn.
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, 0x15700050, &Value, 0);
  Value |= BIT4;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, 0x15700050, &Value, 1);
  // L2_PTC_A_CONTROL: 4 PTCAParityEn.
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, 0x15700060, &Value, 0);
  Value |= BIT4;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, 0x15700060, &Value, 1);
  // L2_PDC_CONTROL: 4 PDCParityEn.
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, 0x13F01140, &Value, 0);
  Value |= BIT4;
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, 0x13F01140, &Value, 1);
  // L2B_SDP_PARITY_ERROR_EN: 2 TWW_PARITY_ERROR_EN.
  // L2B_SDP_PARITY_ERROR_EN: 1 CP_PARITY_ERROR_EN.
  NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, 0x13F01288, &Value, 0);
  Value |=(BIT1 | BIT2);
  NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, 0x13F01288, &Value, 1);

  PcieCore = 0;
  NbioRASIdentifyPcieCore (GnbHandle, &PcieCore);

  // execute the programming sequence given in PPR section 9.1.7.1 NBIO Internal Error Reporting Configuration.
  for ( i = 0; i < sizeof (NbioParityTableZP) / sizeof (NBIO_PARITY_TABLE); i++) {
    
    NBRASCFG_0004.Value = 0x0;

    // only enable PCIe RAS if the PCIe core is in use
    // These groups should only be enabled if PcieCore 0 is in use
    if ((NbioParityTableZP[i].GroupID == 0) ||
        (NbioParityTableZP[i].GroupID == 12) ||
        (NbioParityTableZP[i].GroupID == 13)
       ) {

      if ((PcieCore & 0x1) == 0) {
        continue;
      }
    }

    // These groups should only be enabled if PcieCore 1 is in use
    if ((NbioParityTableZP[i].GroupID == 1) ||
        (NbioParityTableZP[i].GroupID == 14) ||
        (NbioParityTableZP[i].GroupID == 15)
       ) {

      if ((PcieCore & 0x2) == 0) {
        continue;
      }
    }
    // only enable UNCORRECTABLE_GROUP_TYPE,13 for SP3
    if ((1 << ZP_SOCKET_SP3) != PackageType) {
      if ((NbioParityTableZP[i].GroupID == 13) && (NbioParityTableZP[i].GroupType == UNCORRECTABLE_GROUP_TYPE)) {
        continue;
      }
    }

    NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, PARITY_CONTROL_1_ADDRESS, &NBRASCFG_0004.Value, 1);
    do {
      NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, PARITY_CONTROL_1_ADDRESS, &NBRASCFG_0004.Value, 0);
    } while (NBRASCFG_0004.Field.ParityErrGenInjectAllow != 0x1);

    NBRASCFG_0004.Field.ParityErrGenGroupSel = NbioParityTableZP[i].GroupID;
    NBRASCFG_0004.Field.ParityErrGenIdSel = NbioParityTableZP[i].StructureID;
    NBRASCFG_0004.Field.ParityErrGenCmd = NbioParityTableZP[i].ErrGenCmd;
    NBRASCFG_0004.Field.ParityErrGenTrigger = 1;

    switch (NbioParityTableZP[i].GroupType) {
    case UNCORRECTABLE_GROUP_TYPE:
      NBRASCFG_0004.Field.ParityErrGenGroupTypeSel = 0;
      break;
    case CORRECTABLE_GROUP_TYPE:
    case ECC_UCP_GROUP_TYPE:
    case DDP_UCP_GROUP_TYPE:
      NBRASCFG_0004.Field.ParityErrGenGroupTypeSel = 1;
      break;
    }
    IDS_HDT_CONSOLE (GNB_TRACE, "GROUP_TYPE:%02d TypeSel:%02d - %02d - %02d - %02d\n",
                     NbioParityTableZP[i].GroupType,
                     NBRASCFG_0004.Field.ParityErrGenGroupTypeSel,
                     NbioParityTableZP[i].GroupID,
                     NbioParityTableZP[i].StructureID,
                     NbioParityTableZP[i].ErrGenCmd);

    NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, PARITY_CONTROL_1_ADDRESS, &NBRASCFG_0004.Value, 1);

    if (NbioParityTableZP[i].GroupType == ECC_UCP_GROUP_TYPE) {
      do {
        NbioRegisterRead ( GnbHandle, TYPE_D0F0xBC, PARITY_CONTROL_1_ADDRESS, &NBRASCFG_0004.Value, 0);
      } while (NBRASCFG_0004.Field.ParityErrGenInjectAllow != 0x1);
      NBRASCFG_0004.Field.ParityErrGenCmd = UCP_Reporting;
      NBRASCFG_0004.Field.ParityErrGenTrigger = 1;
      IDS_HDT_CONSOLE (GNB_TRACE, "          :%02d                        %02d\n",
                     NbioParityTableZP[i].GroupType,
                     NBRASCFG_0004.Field.ParityErrGenCmd);
      NbioRegisterWrite (GnbHandle, TYPE_D0F0xBC, PARITY_CONTROL_1_ADDRESS, &NBRASCFG_0004.Value, 1);
    }
  }

  // 3. restore clock gating 
  NbioRegisterWrite (GnbHandle, CPM_CONTROL_TYPE, CPM_CONTROL_ADDRESS, &PcieDir460.Value, GNB_REG_ACC_FLAG_S3SAVE);

  IDS_HDT_CONSOLE (GNB_TRACE, "NbioRASControlZP Exit\n");
}

