-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgInput_417_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    imgInput_417_empty_n : IN STD_LOGIC;
    imgInput_417_read : OUT STD_LOGIC;
    imgOutput_418_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imgOutput_418_full_n : IN STD_LOGIC;
    imgOutput_418_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal imgInput_417_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln882_reg_1101 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal icmp_ln882_4_reg_1199 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_5_reg_1208 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i138_i_reg_1181 : STD_LOGIC_VECTOR (0 downto 0);
    signal imgOutput_418_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal icmp_ln886_reg_1232 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_1232_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_36_reg_340 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_39_reg_408 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_39_reg_408_pp3_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state10_pp3_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op143_read_state11 : BOOLEAN;
    signal ap_block_state11_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp3_stage0_iter3 : BOOLEAN;
    signal ap_block_state14_pp3_stage0_iter4 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal p_Val2_2_reg_420 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_0_reg_432 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_444 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_0_reg_456 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_468 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_0_reg_480 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_556_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_reg_1073 : STD_LOGIC_VECTOR (13 downto 0);
    signal row_ind_V_0_0_load_reg_1078 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal row_ind_V_1_0_load_reg_1083 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_0_load_reg_1088 : STD_LOGIC_VECTOR (12 downto 0);
    signal init_row_ind_fu_575_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln882_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal add_ln695_fu_609_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln695_reg_1105 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal add_ln695_1_fu_629_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal op2_assign_fu_643_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal op2_assign_reg_1118 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln1620_fu_649_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1620_reg_1123 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln882_2_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_2_reg_1128 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_reg_1132 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_1983_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_1983_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_21010_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_21010_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_1_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_1_reg_1147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_1_1_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_1_1_reg_1152 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_1_2_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_1_2_reg_1157 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_2_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_2_reg_1162 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_2_1_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_2_1_reg_1167 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_2_2_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_i_i_2_2_reg_1172 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_3_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal cmp_i_i138_i_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_fu_733_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln324_reg_1185 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln324_1_fu_737_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln324_1_reg_1189 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln324_2_fu_741_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln324_2_reg_1194 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln882_4_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_4_reg_1199_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_4_reg_1199_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_4_reg_1199_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_3_fu_758_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln695_3_reg_1203 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal icmp_ln882_5_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_5_reg_1208_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_5_reg_1208_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_1_reg_1236 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_1_reg_1241 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_reg_1246 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_45_fu_925_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_45_reg_1253 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln695_2_fu_991_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state4 : STD_LOGIC;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp3_exit_iter3_state13 : STD_LOGIC;
    signal buf_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_0_V_ce0 : STD_LOGIC;
    signal buf_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_0_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_0_V_ce1 : STD_LOGIC;
    signal buf_0_V_we1 : STD_LOGIC;
    signal buf_0_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_1_V_ce0 : STD_LOGIC;
    signal buf_1_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_1_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_1_V_ce1 : STD_LOGIC;
    signal buf_1_V_we1 : STD_LOGIC;
    signal buf_1_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_2_V_ce0 : STD_LOGIC;
    signal buf_2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_2_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal buf_2_V_ce1 : STD_LOGIC;
    signal buf_2_V_we1 : STD_LOGIC;
    signal buf_2_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_ready : STD_LOGIC;
    signal src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_ready : STD_LOGIC;
    signal src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_ready : STD_LOGIC;
    signal ap_phi_mux_row_ind_V_1_phi_fu_333_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_ind_V_1_reg_329 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln263_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_36_phi_fu_344_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_37_reg_352 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln882_1_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal row_ind_V_2_reg_363 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_0_reg_384 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_1_1_reg_373 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_38_reg_396 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_empty_39_phi_fu_412_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_Val2_1_phi_fu_448_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_Val2_s_phi_fu_472_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_empty_40_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_empty_40_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_empty_40_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_empty_40_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_0_fu_796_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_buf_cop_V_0_0_reg_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_buf_cop_V_1_phi_fu_519_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_808_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_buf_cop_V_1_reg_515 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_buf_cop_V_1_reg_515 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_buf_cop_V_1_reg_515 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_buf_cop_V_2_phi_fu_530_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_526 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_buf_cop_V_2_reg_526 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_526 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln538_fu_615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_1_fu_635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_3_fu_769_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_2_fu_776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1620_fu_783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_ind_V_0_0_fu_116 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln304_fu_581_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_1_0_fu_120 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_0_fu_124 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal zext_ln882_fu_600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln882_1_fu_620_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal img_height_cast_fu_640_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_654_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln882_3_fu_719_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln882_2_fu_715_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln882_5_fu_749_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln882_4_fu_745_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_fu_820_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_6_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_fu_833_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_41_fu_841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_7_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_1_fu_854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_42_fu_862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_8_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_2_fu_875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_43_fu_883_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_9_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_3_fu_896_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_44_fu_904_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_10_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_4_fu_917_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_11_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_5_fu_937_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_46_fu_944_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_12_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_6_fu_956_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_47_fu_964_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln882_13_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_7_fu_976_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_condition_262 : BOOLEAN;
    signal ap_condition_446 : BOOLEAN;
    signal ap_condition_86 : BOOLEAN;
    signal ap_condition_272 : BOOLEAN;
    signal ap_condition_896 : BOOLEAN;

    component erosion_accel_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component erosion_accel_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_0_V_U : component erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_0_V_address0,
        ce0 => buf_0_V_ce0,
        q0 => buf_0_V_q0,
        address1 => buf_0_V_address1,
        ce1 => buf_0_V_ce1,
        we1 => buf_0_V_we1,
        d1 => buf_0_V_d1);

    buf_1_V_U : component erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_1_V_address0,
        ce0 => buf_1_V_ce0,
        q0 => buf_1_V_q0,
        address1 => buf_1_V_address1,
        ce1 => buf_1_V_ce1,
        we1 => buf_1_V_we1,
        d1 => buf_1_V_d1);

    buf_2_V_U : component erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2_V_address0,
        ce0 => buf_2_V_ce0,
        q0 => buf_2_V_q0,
        address1 => buf_2_V_address1,
        ce1 => buf_2_V_ce1,
        we1 => buf_2_V_we1,
        d1 => buf_2_V_d1);

    src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538 : component erosion_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_ready,
        p_read1 => ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4,
        ap_return => src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return);

    src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544 : component erosion_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_ready,
        p_read1 => ap_phi_mux_buf_cop_V_1_phi_fu_519_p4,
        ap_return => src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return);

    src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550 : component erosion_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_ready,
        p_read1 => ap_phi_mux_buf_cop_V_2_phi_fu_530_p4,
        ap_return => src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_return);

    mux_32_8_1_1_U80 : component erosion_accel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => trunc_ln324_1_reg_1189,
        dout => buf_cop_V_0_fu_796_p5);

    mux_32_8_1_1_U81 : component erosion_accel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => trunc_ln324_2_reg_1194,
        dout => tmp_fu_808_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state4))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state4);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp3_flush_enable)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                elsif ((((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_condition_pp3_exit_iter3_state13)) or ((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
                    ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter3_state13))) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter2;
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_262)) then
                if (((icmp_ln882_5_fu_764_p2 = ap_const_lv1_0) and (icmp_ln882_4_fu_753_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504 <= ap_phi_reg_pp3_iter0_buf_cop_V_0_0_reg_504;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_262)) then
                if (((icmp_ln882_5_fu_764_p2 = ap_const_lv1_0) and (icmp_ln882_4_fu_753_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515 <= ap_phi_reg_pp3_iter0_buf_cop_V_1_reg_515;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_262)) then
                if (((icmp_ln882_5_fu_764_p2 = ap_const_lv1_0) and (icmp_ln882_4_fu_753_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526 <= ap_phi_reg_pp3_iter0_buf_cop_V_2_reg_526;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter1_empty_40_reg_493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_262)) then
                if ((ap_const_boolean_1 = ap_condition_446)) then 
                    ap_phi_reg_pp3_iter1_empty_40_reg_493 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter1_empty_40_reg_493 <= ap_phi_reg_pp3_iter0_empty_40_reg_493;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter2_empty_40_reg_493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_272)) then
                if ((ap_const_boolean_1 = ap_condition_86)) then 
                    ap_phi_reg_pp3_iter2_empty_40_reg_493 <= imgInput_417_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter2_empty_40_reg_493 <= ap_phi_reg_pp3_iter1_empty_40_reg_493;
                end if;
            end if; 
        end if;
    end process;

    empty_36_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                empty_36_reg_340 <= ap_const_lv13_0;
            elsif (((icmp_ln882_reg_1101 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                empty_36_reg_340 <= add_ln695_reg_1105;
            end if; 
        end if;
    end process;

    empty_37_reg_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                empty_37_reg_352 <= ap_const_lv13_0;
            elsif (((icmp_ln882_1_fu_624_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                empty_37_reg_352 <= add_ln695_1_fu_629_p2;
            end if; 
        end if;
    end process;

    empty_38_reg_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                empty_38_reg_396 <= add_ln695_2_fu_991_p2;
            elsif (((icmp_ln882_2_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                empty_38_reg_396 <= ap_const_lv13_1;
            end if; 
        end if;
    end process;

    empty_39_reg_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                empty_39_reg_408 <= add_ln695_3_reg_1203;
            elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                empty_39_reg_408 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    p_Val2_1_reg_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
                p_Val2_1_reg_444 <= src_buf_V_1_0_reg_432;
            elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                p_Val2_1_reg_444 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    p_Val2_2_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
                p_Val2_2_reg_420 <= src_buf_V_2_0_reg_480;
            elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                p_Val2_2_reg_420 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
                p_Val2_s_reg_468 <= src_buf_V_0_0_reg_456;
            elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                p_Val2_s_reg_468 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    row_ind_V_0_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                row_ind_V_0_reg_384 <= row_ind_V_1_1_reg_373;
            elsif (((icmp_ln882_2_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                row_ind_V_0_reg_384 <= row_ind_V_0_0_load_reg_1078;
            end if; 
        end if;
    end process;

    row_ind_V_1_1_reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                row_ind_V_1_1_reg_373 <= row_ind_V_2_reg_363;
            elsif (((icmp_ln882_2_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                row_ind_V_1_1_reg_373 <= row_ind_V_1_0_load_reg_1083;
            end if; 
        end if;
    end process;

    row_ind_V_1_reg_329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln263_fu_569_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                row_ind_V_1_reg_329 <= init_row_ind_fu_575_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_ind_V_1_reg_329 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    row_ind_V_2_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                row_ind_V_2_reg_363 <= row_ind_V_0_reg_384;
            elsif (((icmp_ln882_2_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                row_ind_V_2_reg_363 <= row_ind_V_2_0_load_reg_1088;
            end if; 
        end if;
    end process;

    src_buf_V_0_0_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
                src_buf_V_0_0_reg_456 <= src_buf_V_0_1_reg_1236;
            elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                src_buf_V_0_0_reg_456 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    src_buf_V_1_0_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
                src_buf_V_1_0_reg_432 <= src_buf_V_1_1_reg_1241;
            elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                src_buf_V_1_0_reg_432 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;

    src_buf_V_2_0_reg_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
                src_buf_V_2_0_reg_480 <= src_buf_V_2_1_reg_1246;
            elsif (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                src_buf_V_2_0_reg_480 <= ap_const_lv8_FF;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln1620_reg_1123 <= add_ln1620_fu_649_p2;
                icmp_ln882_2_reg_1128 <= icmp_ln882_2_fu_664_p2;
                op2_assign_reg_1118 <= op2_assign_fu_643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                add_ln695_3_reg_1203 <= add_ln695_3_fu_758_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                add_ln695_reg_1105 <= add_ln695_fu_609_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_504 <= ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504;
                ap_phi_reg_pp3_iter2_buf_cop_V_1_reg_515 <= ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515;
                ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_526 <= ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_504 <= ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_504;
                ap_phi_reg_pp3_iter3_buf_cop_V_1_reg_515 <= ap_phi_reg_pp3_iter2_buf_cop_V_1_reg_515;
                ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_526 <= ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_526;
                ap_phi_reg_pp3_iter3_empty_40_reg_493 <= ap_phi_reg_pp3_iter2_empty_40_reg_493;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_3_fu_723_p2 = ap_const_lv1_1) and (icmp_ln882_2_reg_1128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                cmp_i_i138_i_reg_1181 <= cmp_i_i138_i_fu_728_p2;
                trunc_ln324_1_reg_1189 <= trunc_ln324_1_fu_737_p1;
                trunc_ln324_2_reg_1194 <= trunc_ln324_2_fu_741_p1;
                trunc_ln324_reg_1185 <= trunc_ln324_fu_733_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                empty_39_reg_408_pp3_iter1_reg <= empty_39_reg_408;
                icmp_ln882_4_reg_1199 <= icmp_ln882_4_fu_753_p2;
                icmp_ln882_4_reg_1199_pp3_iter1_reg <= icmp_ln882_4_reg_1199;
                icmp_ln882_5_reg_1208_pp3_iter1_reg <= icmp_ln882_5_reg_1208;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_reg_1199_pp3_iter2_reg = ap_const_lv1_1))) then
                empty_45_reg_1253 <= empty_45_fu_925_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                empty_reg_1073 <= empty_fu_556_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp3_stage0_11001)) then
                icmp_ln882_4_reg_1199_pp3_iter2_reg <= icmp_ln882_4_reg_1199_pp3_iter1_reg;
                icmp_ln882_4_reg_1199_pp3_iter3_reg <= icmp_ln882_4_reg_1199_pp3_iter2_reg;
                icmp_ln882_5_reg_1208_pp3_iter2_reg <= icmp_ln882_5_reg_1208_pp3_iter1_reg;
                icmp_ln886_reg_1232_pp3_iter3_reg <= icmp_ln886_reg_1232;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_fu_753_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln882_5_reg_1208 <= icmp_ln882_5_fu_764_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln882_reg_1101 <= icmp_ln882_fu_604_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_4_reg_1199_pp3_iter1_reg = ap_const_lv1_1))) then
                icmp_ln886_reg_1232 <= icmp_ln886_fu_790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln263_fu_569_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_1_phi_fu_333_p4 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_0_0_fu_116(1 downto 0) <= zext_ln304_fu_581_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    row_ind_V_0_0_load_reg_1078(1 downto 0) <= row_ind_V_0_0_fu_116(1 downto 0);
                    row_ind_V_1_0_load_reg_1083(1 downto 0) <= row_ind_V_1_0_fu_120(1 downto 0);
                    row_ind_V_2_0_load_reg_1088(1 downto 0) <= row_ind_V_2_0_fu_124(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln263_fu_569_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_1_phi_fu_333_p4 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_1_0_fu_120(1 downto 0) <= zext_ln304_fu_581_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_phi_mux_row_ind_V_1_phi_fu_333_p4 = ap_const_lv2_1)) and not((ap_phi_mux_row_ind_V_1_phi_fu_333_p4 = ap_const_lv2_0)) and (icmp_ln263_fu_569_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_2_0_fu_124(1 downto 0) <= zext_ln304_fu_581_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (icmp_ln882_4_reg_1199_pp3_iter2_reg = ap_const_lv1_1))) then
                src_buf_V_0_1_reg_1236 <= src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return;
                src_buf_V_1_1_reg_1241 <= src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return;
                src_buf_V_2_1_reg_1246 <= src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_2_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                tobool_i_i_1983_reg_1137 <= tobool_i_i_1983_fu_675_p2;
                tobool_i_i_1_1_reg_1152 <= tobool_i_i_1_1_fu_690_p2;
                tobool_i_i_1_2_reg_1157 <= tobool_i_i_1_2_fu_695_p2;
                tobool_i_i_1_reg_1147 <= tobool_i_i_1_fu_685_p2;
                tobool_i_i_21010_reg_1142 <= tobool_i_i_21010_fu_680_p2;
                tobool_i_i_2_1_reg_1167 <= tobool_i_i_2_1_fu_705_p2;
                tobool_i_i_2_2_reg_1172 <= tobool_i_i_2_2_fu_710_p2;
                tobool_i_i_2_reg_1162 <= tobool_i_i_2_fu_700_p2;
                tobool_i_i_reg_1132 <= tobool_i_i_fu_670_p2;
            end if;
        end if;
    end process;
    row_ind_V_0_0_load_reg_1078(12 downto 2) <= "00000000000";
    row_ind_V_1_0_load_reg_1083(12 downto 2) <= "00000000000";
    row_ind_V_2_0_load_reg_1088(12 downto 2) <= "00000000000";
    row_ind_V_0_0_fu_116(12 downto 2) <= "00000000000";
    row_ind_V_1_0_fu_120(12 downto 2) <= "00000000000";
    row_ind_V_2_0_fu_124(12 downto 2) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln882_fu_604_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state7, icmp_ln882_2_reg_1128, icmp_ln882_3_fu_723_p2, ap_CS_fsm_state9, ap_enable_reg_pp3_iter3, ap_block_pp1_stage0_subdone, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter2, icmp_ln263_fu_569_p2, icmp_ln882_1_fu_624_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln263_fu_569_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln882_fu_604_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln882_fu_604_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln882_1_fu_624_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln882_3_fu_723_p2 = ap_const_lv1_0) or (icmp_ln882_2_reg_1128 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln1620_fu_649_p2 <= std_logic_vector(unsigned(empty_reg_1073) + unsigned(ap_const_lv14_1));
    add_ln695_1_fu_629_p2 <= std_logic_vector(unsigned(empty_37_reg_352) + unsigned(ap_const_lv13_1));
    add_ln695_2_fu_991_p2 <= std_logic_vector(unsigned(empty_38_reg_396) + unsigned(ap_const_lv13_1));
    add_ln695_3_fu_758_p2 <= std_logic_vector(unsigned(ap_phi_mux_empty_39_phi_fu_412_p4) + unsigned(ap_const_lv13_1));
    add_ln695_fu_609_p2 <= std_logic_vector(unsigned(ap_phi_mux_empty_36_phi_fu_344_p4) + unsigned(ap_const_lv13_1));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(imgInput_417_empty_n, ap_enable_reg_pp1_iter1, icmp_ln882_reg_1101)
    begin
                ap_block_pp1_stage0_11001 <= ((icmp_ln882_reg_1101 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (imgInput_417_empty_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(imgInput_417_empty_n, ap_enable_reg_pp1_iter1, icmp_ln882_reg_1101)
    begin
                ap_block_pp1_stage0_subdone <= ((icmp_ln882_reg_1101 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (imgInput_417_empty_n = ap_const_logic_0));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(imgInput_417_empty_n, imgOutput_418_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter4, icmp_ln886_reg_1232_pp3_iter3_reg, ap_predicate_op143_read_state11)
    begin
                ap_block_pp3_stage0_01001 <= (((icmp_ln886_reg_1232_pp3_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (imgOutput_418_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (imgInput_417_empty_n = ap_const_logic_0) and (ap_predicate_op143_read_state11 = ap_const_boolean_1)));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(imgInput_417_empty_n, imgOutput_418_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter4, icmp_ln886_reg_1232_pp3_iter3_reg, ap_predicate_op143_read_state11)
    begin
                ap_block_pp3_stage0_11001 <= (((icmp_ln886_reg_1232_pp3_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (imgOutput_418_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (imgInput_417_empty_n = ap_const_logic_0) and (ap_predicate_op143_read_state11 = ap_const_boolean_1)));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(imgInput_417_empty_n, imgOutput_418_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter4, icmp_ln886_reg_1232_pp3_iter3_reg, ap_predicate_op143_read_state11)
    begin
                ap_block_pp3_stage0_subdone <= (((icmp_ln886_reg_1232_pp3_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (imgOutput_418_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (imgInput_417_empty_n = ap_const_logic_0) and (ap_predicate_op143_read_state11 = ap_const_boolean_1)));
    end process;

        ap_block_state10_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp3_stage0_iter1_assign_proc : process(imgInput_417_empty_n, ap_predicate_op143_read_state11)
    begin
                ap_block_state11_pp3_stage0_iter1 <= ((imgInput_417_empty_n = ap_const_logic_0) and (ap_predicate_op143_read_state11 = ap_const_boolean_1));
    end process;

        ap_block_state12_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp3_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp3_stage0_iter4_assign_proc : process(imgOutput_418_full_n, icmp_ln886_reg_1232_pp3_iter3_reg)
    begin
                ap_block_state14_pp3_stage0_iter4 <= ((icmp_ln886_reg_1232_pp3_iter3_reg = ap_const_lv1_0) and (imgOutput_418_full_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp1_stage0_iter1_assign_proc : process(imgInput_417_empty_n, icmp_ln882_reg_1101)
    begin
                ap_block_state5_pp1_stage0_iter1 <= ((icmp_ln882_reg_1101 = ap_const_lv1_1) and (imgInput_417_empty_n = ap_const_logic_0));
    end process;


    ap_condition_262_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0)
    begin
                ap_condition_262 <= ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_272_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001)
    begin
                ap_condition_272 <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_446_assign_proc : process(cmp_i_i138_i_reg_1181, icmp_ln882_4_fu_753_p2, icmp_ln882_5_fu_764_p2)
    begin
                ap_condition_446 <= ((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_fu_764_p2 = ap_const_lv1_1) and (icmp_ln882_4_fu_753_p2 = ap_const_lv1_1));
    end process;


    ap_condition_86_assign_proc : process(icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181)
    begin
                ap_condition_86 <= ((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1));
    end process;


    ap_condition_896_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, trunc_ln324_reg_1185)
    begin
                ap_condition_896 <= (not((trunc_ln324_reg_1185 = ap_const_lv2_0)) and not((trunc_ln324_reg_1185 = ap_const_lv2_1)) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_pp1_exit_iter0_state4_assign_proc : process(icmp_ln882_fu_604_p2)
    begin
        if ((icmp_ln882_fu_604_p2 = ap_const_lv1_0)) then 
            ap_condition_pp1_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter3_state13_assign_proc : process(ap_enable_reg_pp3_iter3, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then 
            ap_condition_pp3_exit_iter3_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter3_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_flush_enable_assign_proc : process(ap_CS_fsm_pp3_stage0, icmp_ln882_4_fu_753_p2, ap_block_pp3_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln882_4_fu_753_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_condition_pp3_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp3_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln882_2_reg_1128, icmp_ln882_3_fu_723_p2, ap_CS_fsm_state9)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln882_3_fu_723_p2 = ap_const_lv1_0) or (icmp_ln882_2_reg_1128 = ap_const_lv1_1))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter4, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter3, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4_assign_proc : process(icmp_ln882_4_reg_1199_pp3_iter2_reg, icmp_ln882_5_reg_1208_pp3_iter2_reg, buf_cop_V_0_fu_796_p5, ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_504)
    begin
        if (((icmp_ln882_5_reg_1208_pp3_iter2_reg = ap_const_lv1_1) and (icmp_ln882_4_reg_1199_pp3_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4 <= buf_cop_V_0_fu_796_p5;
        else 
            ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4 <= ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_504;
        end if; 
    end process;


    ap_phi_mux_buf_cop_V_1_phi_fu_519_p4_assign_proc : process(icmp_ln882_4_reg_1199_pp3_iter2_reg, icmp_ln882_5_reg_1208_pp3_iter2_reg, tmp_fu_808_p5, ap_phi_reg_pp3_iter3_buf_cop_V_1_reg_515)
    begin
        if (((icmp_ln882_5_reg_1208_pp3_iter2_reg = ap_const_lv1_1) and (icmp_ln882_4_reg_1199_pp3_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_buf_cop_V_1_phi_fu_519_p4 <= tmp_fu_808_p5;
        else 
            ap_phi_mux_buf_cop_V_1_phi_fu_519_p4 <= ap_phi_reg_pp3_iter3_buf_cop_V_1_reg_515;
        end if; 
    end process;


    ap_phi_mux_buf_cop_V_2_phi_fu_530_p4_assign_proc : process(icmp_ln882_4_reg_1199_pp3_iter2_reg, icmp_ln882_5_reg_1208_pp3_iter2_reg, ap_phi_reg_pp3_iter3_empty_40_reg_493, ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_526)
    begin
        if (((icmp_ln882_5_reg_1208_pp3_iter2_reg = ap_const_lv1_1) and (icmp_ln882_4_reg_1199_pp3_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_buf_cop_V_2_phi_fu_530_p4 <= ap_phi_reg_pp3_iter3_empty_40_reg_493;
        else 
            ap_phi_mux_buf_cop_V_2_phi_fu_530_p4 <= ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_526;
        end if; 
    end process;


    ap_phi_mux_empty_36_phi_fu_344_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_reg_1101, empty_36_reg_340, add_ln695_reg_1105)
    begin
        if (((icmp_ln882_reg_1101 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_empty_36_phi_fu_344_p4 <= add_ln695_reg_1105;
        else 
            ap_phi_mux_empty_36_phi_fu_344_p4 <= empty_36_reg_340;
        end if; 
    end process;


    ap_phi_mux_empty_39_phi_fu_412_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln882_4_reg_1199, empty_39_reg_408, add_ln695_3_reg_1203)
    begin
        if (((icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_empty_39_phi_fu_412_p4 <= add_ln695_3_reg_1203;
        else 
            ap_phi_mux_empty_39_phi_fu_412_p4 <= empty_39_reg_408;
        end if; 
    end process;


    ap_phi_mux_p_Val2_1_phi_fu_448_p4_assign_proc : process(ap_block_pp3_stage0, ap_enable_reg_pp3_iter4, src_buf_V_1_0_reg_432, p_Val2_1_reg_444, icmp_ln882_4_reg_1199_pp3_iter3_reg)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_1_phi_fu_448_p4 <= src_buf_V_1_0_reg_432;
        else 
            ap_phi_mux_p_Val2_1_phi_fu_448_p4 <= p_Val2_1_reg_444;
        end if; 
    end process;


    ap_phi_mux_p_Val2_s_phi_fu_472_p4_assign_proc : process(ap_block_pp3_stage0, ap_enable_reg_pp3_iter4, src_buf_V_0_0_reg_456, p_Val2_s_reg_468, icmp_ln882_4_reg_1199_pp3_iter3_reg)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_s_phi_fu_472_p4 <= src_buf_V_0_0_reg_456;
        else 
            ap_phi_mux_p_Val2_s_phi_fu_472_p4 <= p_Val2_s_reg_468;
        end if; 
    end process;

    ap_phi_mux_row_ind_V_1_phi_fu_333_p4 <= row_ind_V_1_reg_329;

    ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4_assign_proc : process(ap_block_pp3_stage0, ap_enable_reg_pp3_iter4, src_buf_V_0_0_reg_456, icmp_ln882_4_reg_1199_pp3_iter3_reg, src_buf_V_0_1_reg_1236)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4 <= src_buf_V_0_1_reg_1236;
        else 
            ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4 <= src_buf_V_0_0_reg_456;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4_assign_proc : process(ap_block_pp3_stage0, ap_enable_reg_pp3_iter4, src_buf_V_1_0_reg_432, icmp_ln882_4_reg_1199_pp3_iter3_reg, src_buf_V_1_1_reg_1241)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln882_4_reg_1199_pp3_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4 <= src_buf_V_1_1_reg_1241;
        else 
            ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4 <= src_buf_V_1_0_reg_432;
        end if; 
    end process;

    ap_phi_reg_pp3_iter0_buf_cop_V_0_0_reg_504 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_buf_cop_V_1_reg_515 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_buf_cop_V_2_reg_526 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_empty_40_reg_493 <= "XXXXXXXX";

    ap_predicate_op143_read_state11_assign_proc : process(icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181)
    begin
                ap_predicate_op143_read_state11 <= ((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(icmp_ln882_2_reg_1128, icmp_ln882_3_fu_723_p2, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln882_3_fu_723_p2 = ap_const_lv1_0) or (icmp_ln882_2_reg_1128 = ap_const_lv1_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_V_address0 <= zext_ln1620_fu_783_p1(7 - 1 downto 0);

    buf_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, ap_CS_fsm_state7, trunc_ln324_reg_1185, zext_ln538_1_fu_635_p1, zext_ln538_3_fu_769_p1, zext_ln538_2_fu_776_p1)
    begin
        if (((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (trunc_ln324_reg_1185 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_0_V_address1 <= zext_ln538_2_fu_776_p1(7 - 1 downto 0);
        elsif (((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (trunc_ln324_reg_1185 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_0_V_address1 <= zext_ln538_3_fu_769_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_0_V_address1 <= zext_ln538_1_fu_635_p1(7 - 1 downto 0);
        else 
            buf_0_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    buf_0_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            buf_0_V_ce0 <= ap_const_logic_1;
        else 
            buf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, ap_block_pp3_stage0_11001, ap_CS_fsm_state7, trunc_ln324_reg_1185)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_reg_1185 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_reg_1185 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            buf_0_V_ce1 <= ap_const_logic_1;
        else 
            buf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_d1_assign_proc : process(imgInput_417_dout, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, ap_CS_fsm_state7, trunc_ln324_reg_1185)
    begin
        if (((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (trunc_ln324_reg_1185 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_0_V_d1 <= imgInput_417_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (trunc_ln324_reg_1185 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            buf_0_V_d1 <= ap_const_lv8_FF;
        else 
            buf_0_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_0_V_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, ap_block_pp3_stage0_11001, ap_CS_fsm_state7, trunc_ln324_reg_1185, icmp_ln882_1_fu_624_p2)
    begin
        if ((((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_reg_1185 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_reg_1185 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((icmp_ln882_1_fu_624_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            buf_0_V_we1 <= ap_const_logic_1;
        else 
            buf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_V_address0 <= zext_ln1620_fu_783_p1(7 - 1 downto 0);

    buf_1_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, trunc_ln324_reg_1185, zext_ln538_fu_615_p1, zext_ln538_3_fu_769_p1, zext_ln538_2_fu_776_p1)
    begin
        if (((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (trunc_ln324_reg_1185 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_1_V_address1 <= zext_ln538_2_fu_776_p1(7 - 1 downto 0);
        elsif (((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (trunc_ln324_reg_1185 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_1_V_address1 <= zext_ln538_3_fu_769_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_1_V_address1 <= zext_ln538_fu_615_p1(7 - 1 downto 0);
        else 
            buf_1_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    buf_1_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            buf_1_V_ce0 <= ap_const_logic_1;
        else 
            buf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001, trunc_ln324_reg_1185)
    begin
        if ((((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_reg_1185 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_reg_1185 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_1_V_ce1 <= ap_const_logic_1;
        else 
            buf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_d1_assign_proc : process(imgInput_417_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, trunc_ln324_reg_1185)
    begin
        if (((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (trunc_ln324_reg_1185 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_1_V_d1 <= ap_const_lv8_FF;
        elsif ((((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (trunc_ln324_reg_1185 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_1_V_d1 <= imgInput_417_dout;
        else 
            buf_1_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_1_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_reg_1101, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001, trunc_ln324_reg_1185)
    begin
        if ((((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_reg_1185 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((icmp_ln882_reg_1101 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_reg_1185 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            buf_1_V_we1 <= ap_const_logic_1;
        else 
            buf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_V_address0 <= zext_ln1620_fu_783_p1(7 - 1 downto 0);

    buf_2_V_address1_assign_proc : process(cmp_i_i138_i_reg_1181, zext_ln538_3_fu_769_p1, zext_ln538_2_fu_776_p1, ap_condition_896)
    begin
        if ((ap_const_boolean_1 = ap_condition_896)) then
            if ((cmp_i_i138_i_reg_1181 = ap_const_lv1_1)) then 
                buf_2_V_address1 <= zext_ln538_2_fu_776_p1(7 - 1 downto 0);
            elsif ((cmp_i_i138_i_reg_1181 = ap_const_lv1_0)) then 
                buf_2_V_address1 <= zext_ln538_3_fu_769_p1(7 - 1 downto 0);
            else 
                buf_2_V_address1 <= "XXXXXXX";
            end if;
        else 
            buf_2_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    buf_2_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            buf_2_V_ce0 <= ap_const_logic_1;
        else 
            buf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, ap_block_pp3_stage0_11001, trunc_ln324_reg_1185)
    begin
        if (((not((trunc_ln324_reg_1185 = ap_const_lv2_0)) and not((trunc_ln324_reg_1185 = ap_const_lv2_1)) and (cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not((trunc_ln324_reg_1185 = ap_const_lv2_0)) and not((trunc_ln324_reg_1185 = ap_const_lv2_1)) and (cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            buf_2_V_ce1 <= ap_const_logic_1;
        else 
            buf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_d1_assign_proc : process(imgInput_417_dout, cmp_i_i138_i_reg_1181, ap_condition_896)
    begin
        if ((ap_const_boolean_1 = ap_condition_896)) then
            if ((cmp_i_i138_i_reg_1181 = ap_const_lv1_1)) then 
                buf_2_V_d1 <= imgInput_417_dout;
            elsif ((cmp_i_i138_i_reg_1181 = ap_const_lv1_0)) then 
                buf_2_V_d1 <= ap_const_lv8_FF;
            else 
                buf_2_V_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_2_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_2_V_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181, ap_block_pp3_stage0_11001, trunc_ln324_reg_1185)
    begin
        if (((not((trunc_ln324_reg_1185 = ap_const_lv2_0)) and not((trunc_ln324_reg_1185 = ap_const_lv2_1)) and (cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not((trunc_ln324_reg_1185 = ap_const_lv2_0)) and not((trunc_ln324_reg_1185 = ap_const_lv2_1)) and (cmp_i_i138_i_reg_1181 = ap_const_lv1_0) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            buf_2_V_we1 <= ap_const_logic_1;
        else 
            buf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i138_i_fu_728_p2 <= "1" when (unsigned(zext_ln882_2_fu_715_p1) < unsigned(img_height)) else "0";
    empty_41_fu_841_p3 <= 
        p_Result_1_fu_820_p3 when (tobool_i_i_1983_reg_1137(0) = '1') else 
        select_ln56_fu_833_p3;
    empty_42_fu_862_p3 <= 
        empty_41_fu_841_p3 when (tobool_i_i_21010_reg_1142(0) = '1') else 
        select_ln56_1_fu_854_p3;
    empty_43_fu_883_p3 <= 
        empty_42_fu_862_p3 when (tobool_i_i_1_reg_1147(0) = '1') else 
        select_ln56_2_fu_875_p3;
    empty_44_fu_904_p3 <= 
        empty_43_fu_883_p3 when (tobool_i_i_1_1_reg_1152(0) = '1') else 
        select_ln56_3_fu_896_p3;
    empty_45_fu_925_p3 <= 
        empty_44_fu_904_p3 when (tobool_i_i_1_2_reg_1157(0) = '1') else 
        select_ln56_4_fu_917_p3;
    empty_46_fu_944_p3 <= 
        empty_45_reg_1253 when (tobool_i_i_2_reg_1162(0) = '1') else 
        select_ln56_5_fu_937_p3;
    empty_47_fu_964_p3 <= 
        empty_46_fu_944_p3 when (tobool_i_i_2_1_reg_1167(0) = '1') else 
        select_ln56_6_fu_956_p3;
    empty_fu_556_p1 <= img_width(14 - 1 downto 0);
    icmp_ln263_fu_569_p2 <= "1" when (row_ind_V_1_reg_329 = ap_const_lv2_3) else "0";
    icmp_ln882_10_fu_911_p2 <= "1" when (unsigned(src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return) < unsigned(empty_44_fu_904_p3)) else "0";
    icmp_ln882_11_fu_932_p2 <= "1" when (unsigned(p_Val2_2_reg_420) < unsigned(empty_45_reg_1253)) else "0";
    icmp_ln882_12_fu_950_p2 <= "1" when (unsigned(src_buf_V_2_0_reg_480) < unsigned(empty_46_fu_944_p3)) else "0";
    icmp_ln882_13_fu_971_p2 <= "1" when (unsigned(src_buf_V_2_1_reg_1246) < unsigned(empty_47_fu_964_p3)) else "0";
    icmp_ln882_1_fu_624_p2 <= "1" when (unsigned(zext_ln882_1_fu_620_p1) < unsigned(img_width)) else "0";
    icmp_ln882_2_fu_664_p2 <= "1" when (tmp_1_fu_654_p4 = ap_const_lv16_0) else "0";
    icmp_ln882_3_fu_723_p2 <= "1" when (unsigned(zext_ln882_3_fu_719_p1) < unsigned(op2_assign_reg_1118)) else "0";
    icmp_ln882_4_fu_753_p2 <= "1" when (unsigned(zext_ln882_5_fu_749_p1) < unsigned(add_ln1620_reg_1123)) else "0";
    icmp_ln882_5_fu_764_p2 <= "1" when (unsigned(zext_ln882_4_fu_745_p1) < unsigned(img_width)) else "0";
    icmp_ln882_6_fu_827_p2 <= "1" when (unsigned(ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4) < unsigned(p_Result_1_fu_820_p3)) else "0";
    icmp_ln882_7_fu_848_p2 <= "1" when (unsigned(src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return) < unsigned(empty_41_fu_841_p3)) else "0";
    icmp_ln882_8_fu_869_p2 <= "1" when (unsigned(ap_phi_mux_p_Val2_1_phi_fu_448_p4) < unsigned(empty_42_fu_862_p3)) else "0";
    icmp_ln882_9_fu_890_p2 <= "1" when (unsigned(ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4) < unsigned(empty_43_fu_883_p3)) else "0";
    icmp_ln882_fu_604_p2 <= "1" when (unsigned(zext_ln882_fu_600_p1) < unsigned(img_width)) else "0";
    icmp_ln886_fu_790_p2 <= "1" when (empty_39_reg_408_pp3_iter1_reg = ap_const_lv13_0) else "0";

    imgInput_417_blk_n_assign_proc : process(imgInput_417_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_reg_1101, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln882_4_reg_1199, icmp_ln882_5_reg_1208, cmp_i_i138_i_reg_1181)
    begin
        if ((((cmp_i_i138_i_reg_1181 = ap_const_lv1_1) and (icmp_ln882_5_reg_1208 = ap_const_lv1_1) and (icmp_ln882_4_reg_1199 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((icmp_ln882_reg_1101 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            imgInput_417_blk_n <= imgInput_417_empty_n;
        else 
            imgInput_417_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imgInput_417_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_reg_1101, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_predicate_op143_read_state11, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_predicate_op143_read_state11 = ap_const_boolean_1)) or ((icmp_ln882_reg_1101 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            imgInput_417_read <= ap_const_logic_1;
        else 
            imgInput_417_read <= ap_const_logic_0;
        end if; 
    end process;


    imgOutput_418_blk_n_assign_proc : process(imgOutput_418_full_n, ap_block_pp3_stage0, ap_enable_reg_pp3_iter4, icmp_ln886_reg_1232_pp3_iter3_reg)
    begin
        if (((icmp_ln886_reg_1232_pp3_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            imgOutput_418_blk_n <= imgOutput_418_full_n;
        else 
            imgOutput_418_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgOutput_418_din <= 
        empty_47_fu_964_p3 when (tobool_i_i_2_2_reg_1172(0) = '1') else 
        select_ln56_7_fu_976_p3;

    imgOutput_418_write_assign_proc : process(ap_enable_reg_pp3_iter4, icmp_ln886_reg_1232_pp3_iter3_reg, ap_block_pp3_stage0_11001)
    begin
        if (((icmp_ln886_reg_1232_pp3_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            imgOutput_418_write <= ap_const_logic_1;
        else 
            imgOutput_418_write <= ap_const_logic_0;
        end if; 
    end process;

    img_height_cast_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),17));
    init_row_ind_fu_575_p2 <= std_logic_vector(unsigned(row_ind_V_1_reg_329) + unsigned(ap_const_lv2_1));
    op2_assign_fu_643_p2 <= std_logic_vector(unsigned(img_height_cast_fu_640_p1) + unsigned(ap_const_lv17_1));
    p_Result_1_fu_820_p3 <= 
        ap_const_lv8_FF when (tobool_i_i_reg_1132(0) = '1') else 
        ap_phi_mux_p_Val2_s_phi_fu_472_p4;
    select_ln56_1_fu_854_p3 <= 
        src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return when (icmp_ln882_7_fu_848_p2(0) = '1') else 
        empty_41_fu_841_p3;
    select_ln56_2_fu_875_p3 <= 
        ap_phi_mux_p_Val2_1_phi_fu_448_p4 when (icmp_ln882_8_fu_869_p2(0) = '1') else 
        empty_42_fu_862_p3;
    select_ln56_3_fu_896_p3 <= 
        ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4 when (icmp_ln882_9_fu_890_p2(0) = '1') else 
        empty_43_fu_883_p3;
    select_ln56_4_fu_917_p3 <= 
        src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return when (icmp_ln882_10_fu_911_p2(0) = '1') else 
        empty_44_fu_904_p3;
    select_ln56_5_fu_937_p3 <= 
        p_Val2_2_reg_420 when (icmp_ln882_11_fu_932_p2(0) = '1') else 
        empty_45_reg_1253;
    select_ln56_6_fu_956_p3 <= 
        src_buf_V_2_0_reg_480 when (icmp_ln882_12_fu_950_p2(0) = '1') else 
        empty_46_fu_944_p3;
    select_ln56_7_fu_976_p3 <= 
        src_buf_V_2_1_reg_1246 when (icmp_ln882_13_fu_971_p2(0) = '1') else 
        empty_47_fu_964_p3;
    select_ln56_fu_833_p3 <= 
        ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4 when (icmp_ln882_6_fu_827_p2(0) = '1') else 
        p_Result_1_fu_820_p3;
    tmp_1_fu_654_p4 <= op2_assign_fu_643_p2(16 downto 1);
    tobool_i_i_1983_fu_675_p2 <= "1" when (p_read1 = ap_const_lv8_0) else "0";
    tobool_i_i_1_1_fu_690_p2 <= "1" when (p_read4 = ap_const_lv8_0) else "0";
    tobool_i_i_1_2_fu_695_p2 <= "1" when (p_read5 = ap_const_lv8_0) else "0";
    tobool_i_i_1_fu_685_p2 <= "1" when (p_read3 = ap_const_lv8_0) else "0";
    tobool_i_i_21010_fu_680_p2 <= "1" when (p_read2 = ap_const_lv8_0) else "0";
    tobool_i_i_2_1_fu_705_p2 <= "1" when (p_read7 = ap_const_lv8_0) else "0";
    tobool_i_i_2_2_fu_710_p2 <= "1" when (p_read8 = ap_const_lv8_0) else "0";
    tobool_i_i_2_fu_700_p2 <= "1" when (p_read6 = ap_const_lv8_0) else "0";
    tobool_i_i_fu_670_p2 <= "1" when (p_read = ap_const_lv8_0) else "0";
    trunc_ln324_1_fu_737_p1 <= row_ind_V_0_reg_384(2 - 1 downto 0);
    trunc_ln324_2_fu_741_p1 <= row_ind_V_1_1_reg_373(2 - 1 downto 0);
    trunc_ln324_fu_733_p1 <= row_ind_V_2_reg_363(2 - 1 downto 0);
    zext_ln1620_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_39_reg_408_pp3_iter1_reg),64));
    zext_ln304_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_ind_V_1_reg_329),13));
    zext_ln538_1_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_37_reg_352),64));
    zext_ln538_2_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_39_reg_408),64));
    zext_ln538_3_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_39_reg_408),64));
    zext_ln538_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_36_reg_340),64));
    zext_ln882_1_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_37_reg_352),16));
    zext_ln882_2_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_38_reg_396),16));
    zext_ln882_3_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_38_reg_396),17));
    zext_ln882_4_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_39_phi_fu_412_p4),16));
    zext_ln882_5_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_39_phi_fu_412_p4),14));
    zext_ln882_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_36_phi_fu_344_p4),16));
end behav;
