

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_17_1'
================================================================
* Date:           Sun Mar  3 21:32:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       52|       55|  0.173 us|  0.183 us|   13|   14|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                     |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance      |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_myproject_fu_24  |myproject  |       52|       55|  0.173 us|  0.183 us|   13|   14|  dataflow|
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%i_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %i"   --->   Operation 3 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = trunc i14 %i_read"   --->   Operation 4 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (2.43ns)   --->   "%call_ln19 = call void @myproject, i128 %in_buf, i13 %empty, i15 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 5 'call' 'call_ln19' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln18 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:18]   --->   Operation 6 'specdataflowpipeline' 'specdataflowpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln19 = call void @myproject, i128 %in_buf, i13 %empty, i15 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 7 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 8 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                    (read                ) [ 000]
empty                     (trunc               ) [ 001]
specdataflowpipeline_ln18 (specdataflowpipeline) [ 000]
call_ln19                 (call                ) [ 000]
ret_ln19                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="i_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="14" slack="0"/>
<pin id="20" dir="0" index="1" bw="14" slack="0"/>
<pin id="21" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="grp_myproject_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="128" slack="0"/>
<pin id="27" dir="0" index="2" bw="13" slack="0"/>
<pin id="28" dir="0" index="3" bw="15" slack="0"/>
<pin id="29" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="33" class="1004" name="empty_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="14" slack="0"/>
<pin id="35" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="38" class="1005" name="empty_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="13" slack="1"/>
<pin id="40" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="30"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="32"><net_src comp="4" pin="0"/><net_sink comp="24" pin=3"/></net>

<net id="36"><net_src comp="18" pin="2"/><net_sink comp="33" pin=0"/></net>

<net id="37"><net_src comp="33" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="41"><net_src comp="33" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="42"><net_src comp="38" pin="1"/><net_sink comp="24" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_buf | {1 2 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_17_1 : in_buf | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_17_1 : i | {1 }
  - Chain level:
	State 1
		call_ln19 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   call   | grp_myproject_fu_24 |  13.545 |  10735  |  16329  |
|----------|---------------------|---------|---------|---------|
|   read   |  i_read_read_fu_18  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |     empty_fu_33     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |  13.545 |  10735  |  16329  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|empty_reg_38|   13   |
+------------+--------+
|    Total   |   13   |
+------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_myproject_fu_24 |  p2  |   2  |  13  |   26   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   26   ||  0.387  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   13   |  10735 |  16329 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |  10748 |  16338 |
+-----------+--------+--------+--------+
