#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f9b627db50 .scope module, "Processor" "Processor" 2 336;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instruction";
    .port_info 3 /INPUT 4 "irq";
    .port_info 4 /OUTPUT 8 "ALU_out";
    .port_info 5 /OUTPUT 8 "psw_out";
    .port_info 6 /OUTPUT 1 "interrupt_ack";
    .port_info 7 /OUTPUT 8 "mem_read_data";
L_000001f9b62a6120 .functor BUFZ 8, v000001f9b62b28f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f9b630e1d0_0 .net "ALU_out", 7 0, L_000001f9b62a6120;  1 drivers
L_000001f9b63b0088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f9b630ed10_0 .net/2u *"_ivl_4", 7 0, L_000001f9b63b0088;  1 drivers
v000001f9b630f5d0_0 .net "alu_opcode", 3 0, v000001f9b62b3610_0;  1 drivers
v000001f9b630edb0_0 .net "alu_result", 7 0, v000001f9b62b28f0_0;  1 drivers
o000001f9b62b5468 .functor BUFZ 1, C4<z>; HiZ drive
v000001f9b630f670_0 .net "aux_carry_flag", 0 0, o000001f9b62b5468;  0 drivers
v000001f9b630f710_0 .net "carry_out", 0 0, v000001f9b62b2b70_0;  1 drivers
v000001f9b630f7b0_0 .net "clear_interrupt", 0 0, v000001f9b62b2c10_0;  1 drivers
o000001f9b62b4ad8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f9b630fd50_0 .net "clk", 0 0, o000001f9b62b4ad8;  0 drivers
o000001f9b62b4ce8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f9b630fad0_0 .net "instruction", 7 0, o000001f9b62b4ce8;  0 drivers
v000001f9b630e310_0 .net "interrupt_ack", 0 0, v000001f9b630f350_0;  1 drivers
o000001f9b62b51c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f9b630fb70_0 .net "irq", 3 0, o000001f9b62b51c8;  0 drivers
v000001f9b630e3b0_0 .net "mem_read", 0 0, v000001f9b62b2ad0_0;  1 drivers
v000001f9b630e590_0 .net "mem_read_data", 7 0, v000001f9b630f3f0_0;  1 drivers
v000001f9b63117c0_0 .net "mem_write", 0 0, v000001f9b62b2d50_0;  1 drivers
v000001f9b6311680_0 .net "overflow_out", 0 0, v000001f9b62b34d0_0;  1 drivers
v000001f9b63112c0_0 .net "psw_out", 7 0, v000001f9b630f0d0_0;  1 drivers
v000001f9b6310a00_0 .net "reg_data1", 7 0, v000001f9b630e810_0;  1 drivers
v000001f9b63115e0_0 .net "reg_data2", 7 0, v000001f9b630eb30_0;  1 drivers
v000001f9b63105a0_0 .net "reg_read_addr1", 1 0, v000001f9b62b2df0_0;  1 drivers
v000001f9b63100a0_0 .net "reg_read_addr2", 1 0, v000001f9b62b2f30_0;  1 drivers
v000001f9b6310e60_0 .net "reg_write_addr", 1 0, v000001f9b62b2fd0_0;  1 drivers
v000001f9b6310f00_0 .net "reg_write_enable", 0 0, v000001f9b62b3070_0;  1 drivers
o000001f9b62b4b08 .functor BUFZ 1, C4<z>; HiZ drive
v000001f9b63101e0_0 .net "reset", 0 0, o000001f9b62b4b08;  0 drivers
v000001f9b6311720_0 .net "set_interrupt", 0 0, v000001f9b62b32f0_0;  1 drivers
v000001f9b6311c20_0 .net "vector_address", 7 0, v000001f9b630f490_0;  1 drivers
L_000001f9b6310140 .functor MUXZ 8, v000001f9b62b28f0_0, v000001f9b630f3f0_0, v000001f9b62b2ad0_0, C4<>;
L_000001f9b6311f40 .part v000001f9b62b28f0_0, 7, 1;
L_000001f9b6310460 .cmp/eq 8, v000001f9b62b28f0_0, L_000001f9b63b0088;
L_000001f9b6310960 .part v000001f9b630f0d0_0, 7, 1;
S_000001f9b627dce0 .scope module, "alu" "ALU" 2 358, 2 24 0, S_000001f9b627db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 4 "alu_opcode";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "ALU_out";
    .port_info 6 /OUTPUT 1 "Carry_out";
    .port_info 7 /OUTPUT 1 "Overflow_out";
v000001f9b62b28f0_0 .var "ALU_out", 7 0;
v000001f9b62b2b70_0 .var "Carry_out", 0 0;
v000001f9b62b34d0_0 .var "Overflow_out", 0 0;
v000001f9b62b2a30_0 .net "a", 7 0, v000001f9b630e810_0;  alias, 1 drivers
v000001f9b62b3390_0 .net "alu_opcode", 3 0, v000001f9b62b3610_0;  alias, 1 drivers
v000001f9b62b3430_0 .net "b", 7 0, v000001f9b630eb30_0;  alias, 1 drivers
v000001f9b62b3570_0 .net "clk", 0 0, o000001f9b62b4ad8;  alias, 0 drivers
v000001f9b62b2e90_0 .net "reset", 0 0, o000001f9b62b4b08;  alias, 0 drivers
E_000001f9b62ab670 .event anyedge, v000001f9b62b3390_0, v000001f9b62b2a30_0, v000001f9b62b3430_0, v000001f9b62b28f0_0;
S_000001f9b629e110 .scope module, "control_unit" "ControlUnit" 2 418, 2 223 0, S_000001f9b627db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instruction";
    .port_info 3 /INPUT 1 "interrupt_ack";
    .port_info 4 /INPUT 8 "mem_read_data";
    .port_info 5 /OUTPUT 4 "alu_opcode";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "reg_write_enable";
    .port_info 9 /OUTPUT 2 "reg_read_addr1";
    .port_info 10 /OUTPUT 2 "reg_read_addr2";
    .port_info 11 /OUTPUT 2 "reg_write_addr";
    .port_info 12 /OUTPUT 1 "set_interrupt";
    .port_info 13 /OUTPUT 1 "clear_interrupt";
P_000001f9b62745c0 .param/l "DECODE" 1 2 241, C4<01>;
P_000001f9b62745f8 .param/l "EXECUTE" 1 2 241, C4<10>;
P_000001f9b6274630 .param/l "FETCH" 1 2 241, C4<00>;
P_000001f9b6274668 .param/l "MEMORY_OP" 1 2 241, C4<11>;
v000001f9b62b3610_0 .var "alu_opcode", 3 0;
v000001f9b62b2c10_0 .var "clear_interrupt", 0 0;
v000001f9b62b31b0_0 .net "clk", 0 0, o000001f9b62b4ad8;  alias, 0 drivers
v000001f9b62b3250_0 .net "instruction", 7 0, o000001f9b62b4ce8;  alias, 0 drivers
v000001f9b62b36b0_0 .net "interrupt_ack", 0 0, v000001f9b630f350_0;  alias, 1 drivers
v000001f9b62b2ad0_0 .var "mem_read", 0 0;
v000001f9b62b2cb0_0 .net "mem_read_data", 7 0, v000001f9b630f3f0_0;  alias, 1 drivers
v000001f9b62b2d50_0 .var "mem_write", 0 0;
v000001f9b62b2df0_0 .var "reg_read_addr1", 1 0;
v000001f9b62b2f30_0 .var "reg_read_addr2", 1 0;
v000001f9b62b2fd0_0 .var "reg_write_addr", 1 0;
v000001f9b62b3070_0 .var "reg_write_enable", 0 0;
v000001f9b62b3110_0 .net "reset", 0 0, o000001f9b62b4b08;  alias, 0 drivers
v000001f9b62b32f0_0 .var "set_interrupt", 0 0;
v000001f9b62b3750_0 .var "state", 1 0;
E_000001f9b62abf70 .event posedge, v000001f9b62b2e90_0, v000001f9b62b3570_0;
S_000001f9b629e2a0 .scope module, "interrupt_controller" "InterruptController" 2 408, 2 175 0, S_000001f9b627db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "irq";
    .port_info 3 /INPUT 1 "interrupt_enable";
    .port_info 4 /OUTPUT 1 "interrupt_ack";
    .port_info 5 /OUTPUT 8 "vector_address";
P_000001f9b629e430 .param/l "VECTOR_IRQ0" 1 2 184, C4<00010000>;
P_000001f9b629e468 .param/l "VECTOR_IRQ1" 1 2 185, C4<00100000>;
P_000001f9b629e4a0 .param/l "VECTOR_IRQ2" 1 2 186, C4<00110000>;
P_000001f9b629e4d8 .param/l "VECTOR_IRQ3" 1 2 187, C4<01000000>;
v000001f9b62b37f0_0 .net "clk", 0 0, o000001f9b62b4ad8;  alias, 0 drivers
v000001f9b630f350_0 .var "interrupt_ack", 0 0;
v000001f9b630e270_0 .net "interrupt_enable", 0 0, L_000001f9b6310960;  1 drivers
v000001f9b630f170_0 .net "irq", 3 0, o000001f9b62b51c8;  alias, 0 drivers
v000001f9b630fe90_0 .net "reset", 0 0, o000001f9b62b4b08;  alias, 0 drivers
v000001f9b630f490_0 .var "vector_address", 7 0;
S_000001f9b6282350 .scope module, "memory_bank" "MemoryBank" 2 383, 2 144 0, S_000001f9b627db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 8 "read_data";
v000001f9b630fdf0_0 .net "address", 7 0, v000001f9b630e810_0;  alias, 1 drivers
v000001f9b630f030_0 .net "clk", 0 0, o000001f9b62b4ad8;  alias, 0 drivers
v000001f9b630ef90_0 .net "mem_read", 0 0, v000001f9b62b2ad0_0;  alias, 1 drivers
v000001f9b630f8f0_0 .net "mem_write", 0 0, v000001f9b62b2d50_0;  alias, 1 drivers
v000001f9b630f530 .array "memory", 0 255, 7 0;
v000001f9b630f3f0_0 .var "read_data", 7 0;
v000001f9b630e090_0 .net "write_data", 7 0, v000001f9b630eb30_0;  alias, 1 drivers
E_000001f9b62ab770 .event posedge, v000001f9b62b3570_0;
S_000001f9b62824e0 .scope module, "psw" "PSW" 2 393, 2 59 0, S_000001f9b627db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "sign_flag";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "carry_flag";
    .port_info 5 /INPUT 1 "overflow_flag";
    .port_info 6 /INPUT 1 "aux_carry_flag";
    .port_info 7 /INPUT 1 "interrupt_enable";
    .port_info 8 /INPUT 1 "set_interrupt";
    .port_info 9 /INPUT 1 "clear_interrupt";
    .port_info 10 /OUTPUT 8 "psw";
v000001f9b630fc10_0 .net "aux_carry_flag", 0 0, o000001f9b62b5468;  alias, 0 drivers
v000001f9b630f990_0 .net "carry_flag", 0 0, v000001f9b62b2b70_0;  alias, 1 drivers
v000001f9b630ff30_0 .net "clear_interrupt", 0 0, v000001f9b62b2c10_0;  alias, 1 drivers
v000001f9b630ee50_0 .net "clk", 0 0, o000001f9b62b4ad8;  alias, 0 drivers
v000001f9b630fcb0_0 .net "interrupt_enable", 0 0, v000001f9b62b32f0_0;  alias, 1 drivers
v000001f9b630e8b0_0 .net "overflow_flag", 0 0, v000001f9b62b34d0_0;  alias, 1 drivers
v000001f9b630f0d0_0 .var "psw", 7 0;
v000001f9b630f850_0 .net "reset", 0 0, o000001f9b62b4b08;  alias, 0 drivers
v000001f9b630fa30_0 .net "set_interrupt", 0 0, v000001f9b62b32f0_0;  alias, 1 drivers
v000001f9b630f210_0 .net "sign_flag", 0 0, L_000001f9b6311f40;  1 drivers
v000001f9b630f2b0_0 .net "zero_flag", 0 0, L_000001f9b6310460;  1 drivers
S_000001f9b6288b90 .scope module, "register_bank" "RegisterBank" 2 370, 2 97 0, S_000001f9b627db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "read_reg1";
    .port_info 3 /INPUT 2 "read_reg2";
    .port_info 4 /INPUT 2 "write_reg";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
v000001f9b630e9f0_0 .var "R0", 7 0;
v000001f9b630eef0_0 .var "R1", 7 0;
v000001f9b630e4f0_0 .var "R2", 7 0;
v000001f9b630e950_0 .var "R3", 7 0;
v000001f9b630e450_0 .net "clk", 0 0, o000001f9b62b4ad8;  alias, 0 drivers
v000001f9b630e810_0 .var "read_data1", 7 0;
v000001f9b630eb30_0 .var "read_data2", 7 0;
v000001f9b630e770_0 .net "read_reg1", 1 0, v000001f9b62b2df0_0;  alias, 1 drivers
v000001f9b630ea90_0 .net "read_reg2", 1 0, v000001f9b62b2f30_0;  alias, 1 drivers
v000001f9b630e6d0_0 .net "reset", 0 0, o000001f9b62b4b08;  alias, 0 drivers
v000001f9b630e130_0 .net "write_data", 7 0, L_000001f9b6310140;  1 drivers
v000001f9b630ebd0_0 .net "write_enable", 0 0, v000001f9b62b3070_0;  alias, 1 drivers
v000001f9b630ec70_0 .net "write_reg", 1 0, v000001f9b62b2fd0_0;  alias, 1 drivers
E_000001f9b62ab2f0/0 .event anyedge, v000001f9b62b2df0_0, v000001f9b630e9f0_0, v000001f9b630eef0_0, v000001f9b630e4f0_0;
E_000001f9b62ab2f0/1 .event anyedge, v000001f9b630e950_0, v000001f9b62b2f30_0;
E_000001f9b62ab2f0 .event/or E_000001f9b62ab2f0/0, E_000001f9b62ab2f0/1;
    .scope S_000001f9b627dce0;
T_0 ;
    %wait E_000001f9b62ab670;
    %load/vec4 v000001f9b62b3390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000001f9b62b2a30_0;
    %pad/u 9;
    %load/vec4 v000001f9b62b3430_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %store/vec4 v000001f9b62b2b70_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v000001f9b62b2a30_0;
    %pad/u 9;
    %load/vec4 v000001f9b62b3430_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %store/vec4 v000001f9b62b2b70_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v000001f9b62b2a30_0;
    %load/vec4 v000001f9b62b3430_0;
    %and;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v000001f9b62b2a30_0;
    %load/vec4 v000001f9b62b3430_0;
    %or;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000001f9b62b2a30_0;
    %load/vec4 v000001f9b62b3430_0;
    %xor;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000001f9b62b2a30_0;
    %inv;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000001f9b62b2a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000001f9b62b2a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f9b62b28f0_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v000001f9b62b3390_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f9b62b3390_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v000001f9b62b2a30_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v000001f9b62b3430_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v000001f9b62b28f0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v000001f9b62b2a30_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001f9b62b3430_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v000001f9b62b28f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v000001f9b62b34d0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9b62b34d0_0, 0, 1;
T_0.11 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f9b6288b90;
T_1 ;
    %wait E_000001f9b62ab770;
    %load/vec4 v000001f9b630ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f9b630ec70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001f9b630e130_0;
    %assign/vec4 v000001f9b630e9f0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001f9b630e130_0;
    %assign/vec4 v000001f9b630eef0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001f9b630e130_0;
    %assign/vec4 v000001f9b630e4f0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001f9b630e130_0;
    %assign/vec4 v000001f9b630e950_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f9b6288b90;
T_2 ;
    %wait E_000001f9b62ab2f0;
    %load/vec4 v000001f9b630e770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001f9b630e9f0_0;
    %store/vec4 v000001f9b630e810_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001f9b630eef0_0;
    %store/vec4 v000001f9b630e810_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001f9b630e4f0_0;
    %store/vec4 v000001f9b630e810_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001f9b630e950_0;
    %store/vec4 v000001f9b630e810_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %load/vec4 v000001f9b630ea90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v000001f9b630e9f0_0;
    %store/vec4 v000001f9b630eb30_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000001f9b630eef0_0;
    %store/vec4 v000001f9b630eb30_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000001f9b630e4f0_0;
    %store/vec4 v000001f9b630eb30_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000001f9b630e950_0;
    %store/vec4 v000001f9b630eb30_0, 0, 8;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f9b6282350;
T_3 ;
    %wait E_000001f9b62ab770;
    %load/vec4 v000001f9b630f8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f9b630e090_0;
    %load/vec4 v000001f9b630fdf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9b630f530, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f9b6282350;
T_4 ;
    %wait E_000001f9b62ab770;
    %load/vec4 v000001f9b630ef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f9b630fdf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f9b630f530, 4;
    %assign/vec4 v000001f9b630f3f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f9b630f3f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f9b62824e0;
T_5 ;
    %wait E_000001f9b62abf70;
    %load/vec4 v000001f9b630f850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f9b630f0d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f9b630f210_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f9b630f0d0_0, 4, 5;
    %load/vec4 v000001f9b630f2b0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f9b630f0d0_0, 4, 5;
    %load/vec4 v000001f9b630fc10_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f9b630f0d0_0, 4, 5;
    %load/vec4 v000001f9b630f990_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f9b630f0d0_0, 4, 5;
    %load/vec4 v000001f9b630e8b0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f9b630f0d0_0, 4, 5;
    %load/vec4 v000001f9b630fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f9b630f0d0_0, 4, 5;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001f9b630ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f9b630f0d0_0, 4, 5;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f9b629e2a0;
T_6 ;
    %wait E_000001f9b62abf70;
    %load/vec4 v000001f9b630fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b630f350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f9b630f490_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f9b630e270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f9b630f170_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b630f350_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001f9b630f490_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001f9b630f170_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b630f350_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v000001f9b630f490_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001f9b630f170_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b630f350_0, 0;
    %pushi/vec4 48, 0, 8;
    %assign/vec4 v000001f9b630f490_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000001f9b630f170_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b630f350_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001f9b630f490_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b630f350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f9b630f490_0, 0;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b630f350_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f9b629e110;
T_7 ;
    %wait E_000001f9b62abf70;
    %load/vec4 v000001f9b62b3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9b62b3610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b62b2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b62b2ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b62b3070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f9b62b2df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f9b62b2f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f9b62b2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b62b32f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b62b2c10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f9b62b3750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b2ad0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b2ad0_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9b62b3610_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001f9b62b2df0_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000001f9b62b2f30_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001f9b62b2fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b3070_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f9b62b3610_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001f9b62b2df0_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000001f9b62b2f30_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001f9b62b2fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b3070_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b2ad0_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001f9b62b2fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b3070_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b2d50_0, 0;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001f9b62b2df0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v000001f9b62b3250_0;
    %parti/s 4, 4, 4;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b3070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b3070_0, 0;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b62b2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9b62b2ad0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9b62b3070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f9b62b3750_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "8bit_processor.v";
