// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.263000,HLS_SYN_LAT=117,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=780,HLS_SYN_LUT=654}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_Addr_A,
        a_EN_A,
        a_WEN_A,
        a_Din_A,
        a_Dout_A,
        a_Clk_A,
        a_Rst_A,
        b_Addr_A,
        b_EN_A,
        b_WEN_A,
        b_Din_A,
        b_Dout_A,
        b_Clk_A,
        b_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 8'b1;
parameter    ap_ST_fsm_pp0_stage0 = 8'b10;
parameter    ap_ST_fsm_pp0_stage1 = 8'b100;
parameter    ap_ST_fsm_pp0_stage2 = 8'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 8'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 8'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 8'b1000000;
parameter    ap_ST_fsm_state28 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv5_C = 5'b1100;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv59_0 = 59'b00000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv61_1 = 61'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv32_7 = 32'b111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_Addr_A;
output   a_EN_A;
output  [3:0] a_WEN_A;
output  [31:0] a_Din_A;
input  [31:0] a_Dout_A;
output   a_Clk_A;
output   a_Rst_A;
output  [31:0] b_Addr_A;
output   b_EN_A;
output  [3:0] b_WEN_A;
output  [31:0] b_Din_A;
input  [31:0] b_Dout_A;
output   b_Clk_A;
output   b_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_EN_A;
reg b_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [4:0] indvar_flatten_reg_176;
reg   [2:0] i_reg_188;
reg   [2:0] j_reg_199;
wire   [5:0] grp_fu_210_p2;
reg   [4:0] indvar_flatten_next_reg_221;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [2:0] j_1_reg_234;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg   [0:0] exitcond_flatten_reg_426;
reg   [5:0] tmp_14_reg_243;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [5:0] ap_pipeline_reg_pp0_iter1_tmp_14_reg_243;
reg   [5:0] ap_pipeline_reg_pp0_iter2_tmp_14_reg_243;
reg   [5:0] ap_pipeline_reg_pp0_iter3_tmp_14_reg_243;
wire   [31:0] grp_fu_248_p2;
reg   [31:0] reg_293;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_426;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
wire   [0:0] exitcond_flatten_fu_299_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_426;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_426;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_426;
wire   [2:0] j_mid2_fu_311_p3;
reg   [2:0] j_mid2_reg_430;
wire   [2:0] tmp_mid2_v_fu_319_p3;
reg   [2:0] tmp_mid2_v_reg_439;
wire   [4:0] tmp_fu_327_p3;
reg   [4:0] tmp_reg_444;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg   [31:0] a_load_1_reg_492;
reg   [31:0] b_load_2_reg_497;
reg   [31:0] a_load_2_reg_512;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [31:0] grp_fu_269_p2;
reg   [31:0] tmp_6_reg_522;
reg   [31:0] a_load_3_reg_527;
reg   [31:0] tmp_6_1_reg_537;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] tmp_6_2_reg_542;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_2_reg_542;
reg   [31:0] tmp_6_3_reg_547;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_3_reg_547;
reg   [31:0] tmp_s_reg_552;
reg   [31:0] tmp_1_1_reg_557;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] indvar_flatten_phi_fu_180_p4;
reg   [2:0] i_phi_fu_192_p4;
reg   [2:0] j_phi_fu_203_p4;
wire   [63:0] tmp_3_fu_335_p1;
wire   [63:0] tmp_2_fu_340_p1;
wire   [63:0] tmp_5_fu_350_p3;
wire   [63:0] tmp_12_fu_359_p3;
wire   [63:0] tmp_8_fu_372_p3;
wire   [63:0] tmp_11_cast_fu_385_p1;
wire   [63:0] tmp_10_fu_395_p3;
wire   [63:0] tmp_13_cast_fu_408_p1;
wire   [63:0] tmp_14_cast_fu_421_p1;
reg   [31:0] a_Addr_A_orig;
reg   [31:0] b_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [5:0] grp_fu_210_p0;
wire   [3:0] tmp_2_cast_fu_381_p1;
wire   [4:0] tmp_2_cast3_fu_404_p1;
wire   [5:0] tmp_2_cast4_fu_417_p1;
reg   [5:0] grp_fu_210_p1;
wire   [5:0] tmp_3_cast_fu_413_p1;
reg   [31:0] grp_fu_248_p0;
reg   [31:0] grp_fu_248_p1;
reg   [31:0] grp_fu_269_p0;
reg   [31:0] grp_fu_269_p1;
wire   [0:0] exitcond_fu_305_p2;
wire   [2:0] tmp_mid2_v_fu_319_p1;
wire   [4:0] tmp_4_fu_345_p2;
wire   [4:0] tmp_7_fu_367_p2;
wire   [3:0] tmp_11_cast_fu_385_p0;
wire   [4:0] tmp_9_fu_390_p2;
wire   [4:0] tmp_13_cast_fu_408_p0;
wire   [0:0] ap_CS_fsm_state28;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

matmul_hw_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_248_p0),
    .din1(grp_fu_248_p1),
    .ce(1'b1),
    .dout(grp_fu_248_p2)
);

matmul_hw_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_269_p0),
    .din1(grp_fu_269_p1),
    .ce(1'b1),
    .dout(grp_fu_269_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & ~(exitcond_flatten_reg_426 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(exitcond_flatten_reg_426 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_188 <= tmp_mid2_v_reg_439;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_188 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_176 <= indvar_flatten_next_reg_221;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_176 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_199 <= j_1_reg_234;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_199 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_load_1_reg_492 <= a_Dout_A;
        b_load_2_reg_497 <= b_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_426 == 1'b0))) begin
        a_load_2_reg_512 <= a_Dout_A;
        j_1_reg_234 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_load_3_reg_527 <= a_Dout_A;
        tmp_6_reg_522 <= grp_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_426 <= exitcond_flatten_reg_426;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_426 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_426;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_426 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_426;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_426 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_426;
        exitcond_flatten_reg_426 <= exitcond_flatten_fu_299_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter1_tmp_14_reg_243 <= tmp_14_reg_243;
        ap_pipeline_reg_pp0_iter2_tmp_14_reg_243 <= ap_pipeline_reg_pp0_iter1_tmp_14_reg_243;
        ap_pipeline_reg_pp0_iter3_tmp_14_reg_243 <= ap_pipeline_reg_pp0_iter2_tmp_14_reg_243;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_2_reg_542 <= tmp_6_2_reg_542;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_3_reg_547 <= tmp_6_3_reg_547;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_221 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_299_p2))) begin
        j_mid2_reg_430 <= j_mid2_fu_311_p3;
        tmp_reg_444[4 : 2] <= tmp_fu_327_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_426)) | ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_426) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        reg_293 <= grp_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_14_reg_243 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_426))) begin
        tmp_1_1_reg_557 <= grp_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp_6_1_reg_537 <= grp_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_426))) begin
        tmp_6_2_reg_542 <= grp_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_426))) begin
        tmp_6_3_reg_547 <= grp_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_299_p2))) begin
        tmp_mid2_v_reg_439 <= tmp_mid2_v_fu_319_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_426))) begin
        tmp_s_reg_552 <= grp_fu_248_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_Addr_A_orig = tmp_10_fu_395_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_Addr_A_orig = tmp_8_fu_372_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_Addr_A_orig = tmp_5_fu_350_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_Addr_A_orig = tmp_3_fu_335_p1;
        end else begin
            a_Addr_A_orig = 'bx;
        end
    end else begin
        a_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        a_EN_A = 1'b1;
    end else begin
        a_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_Addr_A_orig = tmp_13_cast_fu_408_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_Addr_A_orig = tmp_11_cast_fu_385_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_Addr_A_orig = tmp_12_fu_359_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_Addr_A_orig = tmp_2_fu_340_p1;
        end else begin
            b_Addr_A_orig = 'bx;
        end
    end else begin
        b_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_EN_A = 1'b1;
    end else begin
        b_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_426))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            grp_fu_210_p0 = tmp_2_cast4_fu_417_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            grp_fu_210_p0 = tmp_2_cast3_fu_404_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            grp_fu_210_p0 = j_mid2_reg_430;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            grp_fu_210_p0 = tmp_2_cast_fu_381_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_210_p0 = indvar_flatten_reg_176;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            grp_fu_210_p0 = i_phi_fu_192_p4;
        end else begin
            grp_fu_210_p0 = 'bx;
        end
    end else begin
        grp_fu_210_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_210_p1 = tmp_3_cast_fu_413_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_210_p1 = ap_const_lv5_C;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_210_p1 = ap_const_lv4_4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_210_p1 = ap_const_lv5_1;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_210_p1 = ap_const_lv3_1;
    end else begin
        grp_fu_210_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_248_p0 = reg_293;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_248_p0 = tmp_1_1_reg_557;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_248_p0 = tmp_s_reg_552;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_248_p0 = tmp_6_reg_522;
    end else begin
        grp_fu_248_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_248_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_3_reg_547;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_248_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_2_reg_542;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_248_p1 = tmp_6_1_reg_537;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_248_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_248_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            grp_fu_269_p0 = a_load_3_reg_527;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            grp_fu_269_p0 = a_load_2_reg_512;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            grp_fu_269_p0 = a_load_1_reg_492;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_269_p0 = a_Dout_A;
        end else begin
            grp_fu_269_p0 = 'bx;
        end
    end else begin
        grp_fu_269_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_269_p1 = b_load_2_reg_497;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_269_p1 = b_Dout_A;
    end else begin
        grp_fu_269_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_192_p4 = tmp_mid2_v_reg_439;
    end else begin
        i_phi_fu_192_p4 = i_reg_188;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_180_p4 = indvar_flatten_next_reg_221;
    end else begin
        indvar_flatten_phi_fu_180_p4 = indvar_flatten_reg_176;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_426 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_203_p4 = j_1_reg_234;
    end else begin
        j_phi_fu_203_p4 = j_reg_199;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage1;
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & ~(1'b1 == ap_enable_reg_pp0_iter3)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_reg_426 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_reg_426 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Addr_A = a_Addr_A_orig << ap_const_lv32_2;

assign a_Clk_A = ap_clk;

assign a_Din_A = ap_const_lv32_0;

assign a_Rst_A = ap_rst;

assign a_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state28 = ap_CS_fsm[ap_const_lv32_7];

assign b_Addr_A = b_Addr_A_orig << ap_const_lv32_2;

assign b_Clk_A = ap_clk;

assign b_Din_A = ap_const_lv32_0;

assign b_Rst_A = ap_rst;

assign b_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_14_cast_fu_421_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_293;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_299_p2 = ((indvar_flatten_phi_fu_180_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_fu_305_p2 = ((j_phi_fu_203_p4 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign grp_fu_210_p2 = (grp_fu_210_p0 + grp_fu_210_p1);

assign j_mid2_fu_311_p3 = ((exitcond_fu_305_p2[0:0] === 1'b1) ? ap_const_lv3_0 : j_phi_fu_203_p4);

assign tmp_10_fu_395_p3 = {{ap_const_lv59_0}, {tmp_9_fu_390_p2}};

assign tmp_11_cast_fu_385_p0 = grp_fu_210_p2;

assign tmp_11_cast_fu_385_p1 = tmp_11_cast_fu_385_p0;

assign tmp_12_fu_359_p3 = {{ap_const_lv61_1}, {j_mid2_reg_430}};

assign tmp_13_cast_fu_408_p0 = grp_fu_210_p2;

assign tmp_13_cast_fu_408_p1 = tmp_13_cast_fu_408_p0;

assign tmp_14_cast_fu_421_p1 = ap_pipeline_reg_pp0_iter3_tmp_14_reg_243;

assign tmp_2_cast3_fu_404_p1 = j_mid2_reg_430;

assign tmp_2_cast4_fu_417_p1 = j_mid2_reg_430;

assign tmp_2_cast_fu_381_p1 = j_mid2_reg_430;

assign tmp_2_fu_340_p1 = j_mid2_fu_311_p3;

assign tmp_3_cast_fu_413_p1 = tmp_reg_444;

assign tmp_3_fu_335_p1 = tmp_fu_327_p3;

assign tmp_4_fu_345_p2 = (tmp_reg_444 | ap_const_lv5_1);

assign tmp_5_fu_350_p3 = {{ap_const_lv59_0}, {tmp_4_fu_345_p2}};

assign tmp_7_fu_367_p2 = (tmp_reg_444 | ap_const_lv5_2);

assign tmp_8_fu_372_p3 = {{ap_const_lv59_0}, {tmp_7_fu_367_p2}};

assign tmp_9_fu_390_p2 = (tmp_reg_444 | ap_const_lv5_3);

assign tmp_fu_327_p3 = {{tmp_mid2_v_fu_319_p3}, {ap_const_lv2_0}};

assign tmp_mid2_v_fu_319_p1 = grp_fu_210_p2;

assign tmp_mid2_v_fu_319_p3 = ((exitcond_fu_305_p2[0:0] === 1'b1) ? tmp_mid2_v_fu_319_p1 : i_phi_fu_192_p4);

always @ (posedge ap_clk) begin
    tmp_reg_444[1:0] <= 2'b00;
end

endmodule //matmul_hw
