{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650660416146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650660416146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 22:46:56 2022 " "Processing started: Fri Apr 22 22:46:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650660416146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660416146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_1 -c simple_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_1 -c simple_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660416146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650660416374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650660416374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_adder-rtl " "Found design unit 1: signed_adder-rtl" {  } { { "signed_adder.vhd" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/signed_adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650660422627 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Found entity 1: signed_adder" {  } { { "signed_adder.vhd" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/signed_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650660422627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660422627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_1 " "Found entity 1: simple_1" {  } { { "simple_1.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650660422627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660422627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_sub-rtl " "Found design unit 1: signed_sub-rtl" {  } { { "signed_sub.vhd" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/signed_sub.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650660422628 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_sub " "Found entity 1: signed_sub" {  } { { "signed_sub.vhd" "" { Text "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/signed_sub.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650660422628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660422628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_2 " "Found entity 1: simple_2" {  } { { "simple_2.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650660422628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660422628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_3 " "Found entity 1: simple_3" {  } { { "simple_3.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650660422628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660422628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_4 " "Found entity 1: simple_4" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650660422629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660422629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_4 " "Elaborating entity \"simple_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650660422668 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pix1_mean2\[7..0\] pix1_mean " "Bus \"pix1_mean2\[7..0\]\" found using same base name as \"pix1_mean\", which might lead to a name conflict." {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 144 664 848 160 "pix1_mean2\[7..0\]" "" } { 144 664 848 160 "pix1_mean2\[7..0\]" "" } { 144 664 848 160 "pix1_mean2\[7..0\]" "" } { 144 664 848 160 "pix1_mean2\[7..0\]" "" } { 144 664 848 160 "pix1_mean2\[7..0\]" "" } { 144 664 848 160 "pix1_mean2\[7..0\]" "" } { 144 664 848 160 "pix1_mean2\[7..0\]" "" } { 144 664 848 160 "pix1_mean2\[7..0\]" "" } { 144 664 848 160 "pix1_mean2\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1650660422669 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pix1_mean3\[7..0\] pix1_mean " "Bus \"pix1_mean3\[7..0\]\" found using same base name as \"pix1_mean\", which might lead to a name conflict." {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 280 664 848 296 "pix1_mean3\[7..0\]" "" } { 280 664 848 296 "pix1_mean3\[7..0\]" "" } { 280 664 848 296 "pix1_mean3\[7..0\]" "" } { 280 664 848 296 "pix1_mean3\[7..0\]" "" } { 280 664 848 296 "pix1_mean3\[7..0\]" "" } { 280 664 848 296 "pix1_mean3\[7..0\]" "" } { 280 664 848 296 "pix1_mean3\[7..0\]" "" } { 280 664 848 296 "pix1_mean3\[7..0\]" "" } { 280 664 848 296 "pix1_mean3\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1650660422669 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pix1_mean " "Converted elements in bus name \"pix1_mean\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pix1_mean\[7..0\] pix1_mean7..0 " "Converted element name(s) from \"pix1_mean\[7..0\]\" to \"pix1_mean7..0\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 416 672 848 432 "pix1_mean\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650660422670 ""}  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 416 672 848 432 "pix1_mean\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1650660422670 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pix1_mean2 " "Converted elements in bus name \"pix1_mean2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pix1_mean2\[7..0\] pix1_mean27..0 " "Converted element name(s) from \"pix1_mean2\[7..0\]\" to \"pix1_mean27..0\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 144 664 848 160 "pix1_mean2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650660422670 ""}  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 144 664 848 160 "pix1_mean2\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1650660422670 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pix1_mean3 " "Converted elements in bus name \"pix1_mean3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pix1_mean3\[7..0\] pix1_mean37..0 " "Converted element name(s) from \"pix1_mean3\[7..0\]\" to \"pix1_mean37..0\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 280 664 848 296 "pix1_mean3\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650660422670 ""}  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 280 664 848 296 "pix1_mean3\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1650660422670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_2 simple_2:inst5 " "Elaborating entity \"simple_2\" for hierarchy \"simple_2:inst5\"" {  } { { "simple_4.bdf" "inst5" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 392 456 656 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650660422672 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst13 " "Port \"CLK\" of type DFF and instance \"inst13\" is missing source signal" {  } { { "simple_2.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_2.bdf" { { 160 672 736 240 "inst13" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1650660422673 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst12 " "Port \"CLK\" of type DFF and instance \"inst12\" is missing source signal" {  } { { "simple_2.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_2.bdf" { { 192 600 664 272 "inst12" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1650660422673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_sub simple_2:inst5\|signed_sub:inst3 " "Elaborating entity \"signed_sub\" for hierarchy \"simple_2:inst5\|signed_sub:inst3\"" {  } { { "simple_2.bdf" "inst3" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_2.bdf" { { 312 896 1152 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650660422673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_adder simple_2:inst5\|signed_adder:inst2 " "Elaborating entity \"signed_adder\" for hierarchy \"simple_2:inst5\|signed_adder:inst2\"" {  } { { "simple_2.bdf" "inst2" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_2.bdf" { { 328 488 744 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650660422674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650660423188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650660423435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650660423435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix3\[7\] " "No output dependent on input pin \"pix3\[7\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 176 216 384 192 "pix3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix3\[6\] " "No output dependent on input pin \"pix3\[6\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 176 216 384 192 "pix3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix3\[5\] " "No output dependent on input pin \"pix3\[5\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 176 216 384 192 "pix3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix3\[4\] " "No output dependent on input pin \"pix3\[4\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 176 216 384 192 "pix3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix3\[3\] " "No output dependent on input pin \"pix3\[3\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 176 216 384 192 "pix3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix3\[2\] " "No output dependent on input pin \"pix3\[2\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 176 216 384 192 "pix3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix3\[1\] " "No output dependent on input pin \"pix3\[1\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 176 216 384 192 "pix3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix3\[0\] " "No output dependent on input pin \"pix3\[0\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 176 216 384 192 "pix3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix4\[7\] " "No output dependent on input pin \"pix4\[7\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 192 216 384 208 "pix4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix4\[6\] " "No output dependent on input pin \"pix4\[6\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 192 216 384 208 "pix4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix4\[5\] " "No output dependent on input pin \"pix4\[5\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 192 216 384 208 "pix4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix4\[4\] " "No output dependent on input pin \"pix4\[4\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 192 216 384 208 "pix4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix4\[3\] " "No output dependent on input pin \"pix4\[3\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 192 216 384 208 "pix4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix4\[2\] " "No output dependent on input pin \"pix4\[2\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 192 216 384 208 "pix4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix4\[1\] " "No output dependent on input pin \"pix4\[1\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 192 216 384 208 "pix4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pix4\[0\] " "No output dependent on input pin \"pix4\[0\]\"" {  } { { "simple_4.bdf" "" { Schematic "/home/jmecodol/de10nano-wd/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { { 192 216 384 208 "pix4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650660423463 "|simple_4|pix4[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650660423463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650660423463 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650660423463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650660423463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650660423463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650660423470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 22:47:03 2022 " "Processing ended: Fri Apr 22 22:47:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650660423470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650660423470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650660423470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650660423470 ""}
