--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml kjb5568_rjl5336_lab06.twx kjb5568_rjl5336_lab06.ncd -o
kjb5568_rjl5336_lab06.twr kjb5568_rjl5336_lab06.pcf -ucf Nexys4_Master.ucf

Design file:              kjb5568_rjl5336_lab06.ncd
Physical constraint file: kjb5568_rjl5336_lab06.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1362 paths analyzed, 403 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.611ns.
--------------------------------------------------------------------------------

Paths for end point KB_Data/shift10right/Flip7/Q (SLICE_X70Y98.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd3 (FF)
  Destination:          KB_Data/shift10right/Flip7/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd3 to KB_Data/shift10right/Flip7/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.CQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd3
    SLICE_X66Y84.A2      net (fanout=38)       1.510   KB_FSM/presentstate_FSM_FFd3
    SLICE_X66Y84.AMUX    Tilo                  0.350   KB_Data/CR_Oneshot/Flip/Q
                                                       KB_FSM/presentstate__n0114<1>1
    SLICE_X70Y98.CE      net (fanout=4)        1.067   load
    SLICE_X70Y98.CLK     Tceck                 0.169   KB_Data/shift10right/Flip7/Q
                                                       KB_Data/shift10right/Flip7/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (0.975ns logic, 2.577ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd4 (FF)
  Destination:          KB_Data/shift10right/Flip7/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.307ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd4 to KB_Data/shift10right/Flip7/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.DQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd4
    SLICE_X66Y84.A1      net (fanout=38)       1.261   KB_FSM/presentstate_FSM_FFd4
    SLICE_X66Y84.AMUX    Tilo                  0.354   KB_Data/CR_Oneshot/Flip/Q
                                                       KB_FSM/presentstate__n0114<1>1
    SLICE_X70Y98.CE      net (fanout=4)        1.067   load
    SLICE_X70Y98.CLK     Tceck                 0.169   KB_Data/shift10right/Flip7/Q
                                                       KB_Data/shift10right/Flip7/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.307ns (0.979ns logic, 2.328ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd2 (FF)
  Destination:          KB_Data/shift10right/Flip7/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd2 to KB_Data/shift10right/Flip7/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.BQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd2
    SLICE_X66Y84.A4      net (fanout=61)       1.104   KB_FSM/presentstate_FSM_FFd2
    SLICE_X66Y84.AMUX    Tilo                  0.354   KB_Data/CR_Oneshot/Flip/Q
                                                       KB_FSM/presentstate__n0114<1>1
    SLICE_X70Y98.CE      net (fanout=4)        1.067   load
    SLICE_X70Y98.CLK     Tceck                 0.169   KB_Data/shift10right/Flip7/Q
                                                       KB_Data/shift10right/Flip7/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.979ns logic, 2.171ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point KB_Data/shift_right/out_int_28 (SLICE_X66Y83.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd2 (FF)
  Destination:          KB_Data/shift_right/out_int_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.781 - 0.830)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd2 to KB_Data/shift_right/out_int_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.BQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd2
    SLICE_X68Y82.A2      net (fanout=61)       1.705   KB_FSM/presentstate_FSM_FFd2
    SLICE_X68Y82.A       Tilo                  0.124   KB_Data/shift_right/_n0018
                                                       KB_Data/shift_right/_n00181
    SLICE_X66Y83.SR      net (fanout=8)        0.655   KB_Data/shift_right/_n0018
    SLICE_X66Y83.CLK     Tsrck                 0.524   KB_Data/shift_right/out_int<31>
                                                       KB_Data/shift_right/out_int_28
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (1.104ns logic, 2.360ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd4 (FF)
  Destination:          KB_Data/shift_right/out_int_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.781 - 0.830)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd4 to KB_Data/shift_right/out_int_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.DQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd4
    SLICE_X68Y82.A3      net (fanout=38)       1.593   KB_FSM/presentstate_FSM_FFd4
    SLICE_X68Y82.A       Tilo                  0.124   KB_Data/shift_right/_n0018
                                                       KB_Data/shift_right/_n00181
    SLICE_X66Y83.SR      net (fanout=8)        0.655   KB_Data/shift_right/_n0018
    SLICE_X66Y83.CLK     Tsrck                 0.524   KB_Data/shift_right/out_int<31>
                                                       KB_Data/shift_right/out_int_28
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.104ns logic, 2.248ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd3 (FF)
  Destination:          KB_Data/shift_right/out_int_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.781 - 0.830)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd3 to KB_Data/shift_right/out_int_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.CQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd3
    SLICE_X68Y82.A1      net (fanout=38)       1.364   KB_FSM/presentstate_FSM_FFd3
    SLICE_X68Y82.A       Tilo                  0.124   KB_Data/shift_right/_n0018
                                                       KB_Data/shift_right/_n00181
    SLICE_X66Y83.SR      net (fanout=8)        0.655   KB_Data/shift_right/_n0018
    SLICE_X66Y83.CLK     Tsrck                 0.524   KB_Data/shift_right/out_int<31>
                                                       KB_Data/shift_right/out_int_28
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (1.104ns logic, 2.019ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point KB_Data/shift_right/out_int_29 (SLICE_X66Y83.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd2 (FF)
  Destination:          KB_Data/shift_right/out_int_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.781 - 0.830)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd2 to KB_Data/shift_right/out_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.BQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd2
    SLICE_X68Y82.A2      net (fanout=61)       1.705   KB_FSM/presentstate_FSM_FFd2
    SLICE_X68Y82.A       Tilo                  0.124   KB_Data/shift_right/_n0018
                                                       KB_Data/shift_right/_n00181
    SLICE_X66Y83.SR      net (fanout=8)        0.655   KB_Data/shift_right/_n0018
    SLICE_X66Y83.CLK     Tsrck                 0.524   KB_Data/shift_right/out_int<31>
                                                       KB_Data/shift_right/out_int_29
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (1.104ns logic, 2.360ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd4 (FF)
  Destination:          KB_Data/shift_right/out_int_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.781 - 0.830)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd4 to KB_Data/shift_right/out_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.DQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd4
    SLICE_X68Y82.A3      net (fanout=38)       1.593   KB_FSM/presentstate_FSM_FFd4
    SLICE_X68Y82.A       Tilo                  0.124   KB_Data/shift_right/_n0018
                                                       KB_Data/shift_right/_n00181
    SLICE_X66Y83.SR      net (fanout=8)        0.655   KB_Data/shift_right/_n0018
    SLICE_X66Y83.CLK     Tsrck                 0.524   KB_Data/shift_right/out_int<31>
                                                       KB_Data/shift_right/out_int_29
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.104ns logic, 2.248ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KB_FSM/presentstate_FSM_FFd3 (FF)
  Destination:          KB_Data/shift_right/out_int_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.781 - 0.830)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KB_FSM/presentstate_FSM_FFd3 to KB_Data/shift_right/out_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.CQ      Tcko                  0.456   KB_FSM/presentstate_FSM_FFd4
                                                       KB_FSM/presentstate_FSM_FFd3
    SLICE_X68Y82.A1      net (fanout=38)       1.364   KB_FSM/presentstate_FSM_FFd3
    SLICE_X68Y82.A       Tilo                  0.124   KB_Data/shift_right/_n0018
                                                       KB_Data/shift_right/_n00181
    SLICE_X66Y83.SR      net (fanout=8)        0.655   KB_Data/shift_right/_n0018
    SLICE_X66Y83.CLK     Tsrck                 0.524   KB_Data/shift_right/out_int<31>
                                                       KB_Data/shift_right/out_int_29
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (1.104ns logic, 2.019ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Debounce_CLK/Flip3/Q (SLICE_X69Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Debounce_CLK/Flip2/Q (FF)
  Destination:          Debounce_CLK/Flip3/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (0.839 - 0.561)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Debounce_CLK/Flip2/Q to Debounce_CLK/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y105.AQ     Tcko                  0.164   Debounce_CLK/Flip2/Q
                                                       Debounce_CLK/Flip2/Q
    SLICE_X69Y96.DX      net (fanout=4)        0.274   Debounce_CLK/Flip2/Q
    SLICE_X69Y96.CLK     Tckdi       (-Th)     0.072   Debounce_CLK/Flip3/Q
                                                       Debounce_CLK/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.092ns logic, 0.274ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point KB_Data/shift10right/Flip7/Q (SLICE_X70Y98.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Debounce_DATA/Flip3/Q (FF)
  Destination:          KB_Data/shift10right/Flip7/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Debounce_DATA/Flip3/Q to KB_Data/shift10right/Flip7/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y98.DQ      Tcko                  0.141   Debounce_DATA/Flip3/Q
                                                       Debounce_DATA/Flip3/Q
    SLICE_X70Y98.D5      net (fanout=1)        0.080   Debounce_DATA/Flip3/Q
    SLICE_X70Y98.CLK     Tah         (-Th)     0.076   KB_Data/shift10right/Flip7/Q
                                                       Debounce_DATA/Q1
                                                       KB_Data/shift10right/Flip7/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.065ns logic, 0.080ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point pulse500/cnt/Q_14 (SLICE_X72Y81.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse500/cnt/count_14 (FF)
  Destination:          pulse500/cnt/Q_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse500/cnt/count_14 to pulse500/cnt/Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y81.CQ      Tcko                  0.141   pulse500/cnt/count<15>
                                                       pulse500/cnt/count_14
    SLICE_X72Y81.CX      net (fanout=2)        0.070   pulse500/cnt/count<14>
    SLICE_X72Y81.CLK     Tckdi       (-Th)     0.076   pulse500/cnt/count<15>
                                                       pulse500/cnt/Q_14
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.065ns logic, 0.070ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Debounce_CLK/Flip2/Q/CLK
  Logical resource: Debounce_CLK/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X70Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Debounce_CLK/Flip2/Q/CLK
  Logical resource: Debounce_CLK/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X70Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.611|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1362 paths, 0 nets, and 338 connections

Design statistics:
   Minimum period:   3.611ns{1}   (Maximum frequency: 276.932MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 13 21:30:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



