// Auto generated by parse_isaac_reg.pl from ../../RTL/isaac_constants.inc


#ifndef _ISAAC_CONSTANTS_INC_
#define _ISAAC_CONSTANTS_INC_

#include "DrvRegUtilsDefines.h"

#define CFG_NUM_SLICES                 8   // still allow AHB space etc for 8 shaves
#define CFG_NUM_SLICES_USED            8 
// #define CFG_NUM_SLICES                 1   // still allow AHB space etc for 8 shaves
// #define CFG_NUM_SLICES_USED            1 
#define CFG_SHAVE_DATA_WIDTH           64 
#define CFG_SHAVE_ADDR_WIDTH           24 
#define CFG_SHAVE_PRG_DATA_WIDTH       128 
#define CFG_SHAVE_PRG_ADDR_WIDTH       24 
#define CFG_SHAVE_CTRL_DATA_WIDTH      32 
#define CFG_SHAVE_CTRL_ADDR_WIDTH      5 
#define LHB_ADDR_WIDTH       32         
#define LHB_DATA_WIDTH       32         
#define LHB_NUM_UPA_SLAVES   CFG_NUM_SLICES      
#define WHB_ADDR_WIDTH       LHB_ADDR_WIDTH           
#define WHB_DATA_WIDTH       LHB_ADDR_WIDTH  
#define HSIZE_WIDTH          3         
#define HTRANS_WIDTH         2         
#define HRESP_WIDTH          2         
#define HBURST_WIDTH         3         
#define HTRANS_IDLE          0         
#define HTRANS_BUSY          1         
#define HTRANS_NONSEQ        2         
#define HTRANS_SEQ           3         
#define HBURST_SINGLE        0           
#define HBURST_INCR          1           
#define HBURST_WRAP4         2           
#define HBURST_INCR4         3           
#define HBURST_WRAP8         4           
#define HBURST_INCR8         5           
#define HBURST_WRAP16        6           
#define HBURST_INCR16        7           
#define HSIZE_BYTE           0           
#define HSIZE_HWORD          1           
#define HSIZE_WORD           2           
#define HSIZE_DWORD          3           
#define HSIZE_QWORD          4           
#define HSIZE_4WORD          4           
#define HSIZE_8WORD          5           
#define HSIZE_16WORD         6           
#define HSIZE_32WORD         7           
#define HRESP_OKAY           0         
#define HRESP_ERROR          1         
#define HRESP_RETRY          2         
#define HRESP_SPLIT          3         
#define LPB1_CONTROL_ADR                   0x80000000 
#define LPB2_CONTROL_ADR                   0x80100000 
#define LHB_ROM_BASE_ADR                  0x90000000 
#define LHB_ROM_UPR_ADR                   0x90007ffc 
#define LHB_RAM_BASE_ADR                  0x90100000 
#define LHB_RAM_UPR_ADR                   0x90107ffc 
#define LHB_SLICE_CMX_CTRL_MISC         0x00 
#define LHB_SLICE_CMX_CTRL_RD_ONLY      0x04 
#define LHB_SLICE_CMX_CTRL_STALL_EN     0x08 
#define LHB_SLICE_CMX_CTRL_DBLOCKS      0x10 
#define LHB_SLICE_CMX_CTRL_INT_PENDING  0x20 
#define LHB_SLICE_CMX_CTRL_INT_STATUS   0x24 
#define LHB_SLICE_CMX_CTRL_INT_ENABLE   0x28 
#define LHB_SLICE_CMX_CTRL_INT_CLEAR    0x2c 
#define LHB_SLICE_CMX_CTRL_SMUX_ACCESS  0x40 
#define LHB_SLICE_CMX_CTRL_WMUX_ACCESS  0x44 
#define LHB_SLICE_CMX_CTRL_D_ACCESS01   0x50 
#define LHB_SLICE_CMX_CTRL_D_ACCESS23   0x54 
#define LHB_SLICE_CMX_CTRL_D_ACCESS45   0x58 
#define LHB_SLICE_CMX_CTRL_D_ACCESS67   0x5c 
#define LHB_SLICE_CMX_CTRL_MISC_RSTVAL  0x000100ff 
//#define LHB_SLICE_CMX_CTRL_ADDR_MAP0_RSTVAL   0x76543210 
//#define LHB_SLICE_CMX_CTRL_ADDR_MAP1_RSTVAL   0xfedcba98 
#define MXI_CMX_BASE_ADR                   0x10000000 
#define MXI_CMX_BASE_TLB_ADR               (MXI_CMX_BASE_ADR + 0x04000000) 
#define MXI_CMX_BASE_BC_ADR                (MXI_CMX_BASE_ADR + 0x08000000) 
#define MXI_CAM1_BASE_ADR                  0x30000000 
#define MXI_CAM2_BASE_ADR                  0x38000000 
#define MXI_DISP1_BASE_ADR                 0x50000000 
#define MXI_DISP2_BASE_ADR                 0x58000000 
#define LHB_CMX_BASE_ADR                  0xa0000000 
#define LHB_CMX_BASE_TLB_ADR              (LHB_CMX_BASE_ADR + 0x04000000) 
#define LHB_CMX_BASE_BC_ADR               (LHB_CMX_BASE_ADR + 0x08000000) 
#define LHB_CMX_SLICE_SIZE                0x00020000 
#define LHB_CMX_NRAM_SIZE                 0x00008000 
#define LHB_CMX_FIFO_OFFSET               0x00200000 
#define MXI_CMX_FIFO_OFFSET               0x00200000 
#define LHB_CMX_SLICE_0_BASE_ADR           LHB_CMX_BASE_ADR 
#define LHB_CMX_SLICE_1_BASE_ADR          (LHB_CMX_BASE_ADR + 0x00020000) 
#define LHB_CMX_SLICE_2_BASE_ADR          (LHB_CMX_BASE_ADR + 0x00040000) 
#define LHB_CMX_SLICE_3_BASE_ADR          (LHB_CMX_BASE_ADR + 0x00060000) 
#define LHB_CMX_SLICE_4_BASE_ADR          (LHB_CMX_BASE_ADR + 0x00080000) 
#define LHB_CMX_SLICE_5_BASE_ADR          (LHB_CMX_BASE_ADR + 0x000a0000) 
#define LHB_CMX_SLICE_6_BASE_ADR          (LHB_CMX_BASE_ADR + 0x000c0000) 
#define LHB_CMX_SLICE_7_BASE_ADR          (LHB_CMX_BASE_ADR + 0x000e0000) 
#define LHB_CMX_SLICE_0_FIFO_ADR          LHB_CMX_SLICE_0_BASE_ADR + LHB_CMX_FIFO_OFFSET 
#define LHB_CMX_SLICE_1_FIFO_ADR          LHB_CMX_SLICE_1_BASE_ADR + LHB_CMX_FIFO_OFFSET 
#define LHB_CMX_SLICE_2_FIFO_ADR          LHB_CMX_SLICE_2_BASE_ADR + LHB_CMX_FIFO_OFFSET 
#define LHB_CMX_SLICE_3_FIFO_ADR          LHB_CMX_SLICE_3_BASE_ADR + LHB_CMX_FIFO_OFFSET 
#define LHB_CMX_SLICE_4_FIFO_ADR          LHB_CMX_SLICE_4_BASE_ADR + LHB_CMX_FIFO_OFFSET 
#define LHB_CMX_SLICE_5_FIFO_ADR          LHB_CMX_SLICE_5_BASE_ADR + LHB_CMX_FIFO_OFFSET 
#define LHB_CMX_SLICE_6_FIFO_ADR          LHB_CMX_SLICE_6_BASE_ADR + LHB_CMX_FIFO_OFFSET 
#define LHB_CMX_SLICE_7_FIFO_ADR          LHB_CMX_SLICE_7_BASE_ADR + LHB_CMX_FIFO_OFFSET 
#define LHB_CMX_CTRL_BASE_ADR            (LHB_CMX_BASE_ADR  + 0x0e000000) 
#define LHB_CMX_CTRL_MISC                (LHB_CMX_CTRL_BASE_ADR + 0x0000)  
#define LHB_CMX_WR_PROTECT0              (LHB_CMX_CTRL_BASE_ADR + 0x0008)    
#define LHB_CMX_WR_PROTECT1              (LHB_CMX_CTRL_BASE_ADR + 0x0010)   
#define LHB_CMX_WR_VIOLATION             (LHB_CMX_CTRL_BASE_ADR + 0x0018)  
#define LHB_CMX_RAMLAYOUT_CFG            (LHB_CMX_CTRL_BASE_ADR + 0x0020)  
#define LHB_CMX_TIMEOUT                  (LHB_CMX_CTRL_BASE_ADR + 0x0028) 
#define LHB_CMX_MTX_BASE                 (LHB_CMX_CTRL_BASE_ADR + 0x1000)  
#define LHB_CMX_TLB_BASE                 (LHB_CMX_CTRL_BASE_ADR + 0xa000)  
#define MXI_CMX_SLICE_0_BASE_ADR           MXI_CMX_BASE_ADR 
#define MXI_CMX_SLICE_1_BASE_ADR          (MXI_CMX_BASE_ADR + 0x00020000) 
#define MXI_CMX_SLICE_2_BASE_ADR          (MXI_CMX_BASE_ADR + 0x00040000) 
#define MXI_CMX_SLICE_3_BASE_ADR          (MXI_CMX_BASE_ADR + 0x00060000) 
#define MXI_CMX_SLICE_4_BASE_ADR          (MXI_CMX_BASE_ADR + 0x00080000) 
#define MXI_CMX_SLICE_5_BASE_ADR          (MXI_CMX_BASE_ADR + 0x000a0000) 
#define MXI_CMX_SLICE_6_BASE_ADR          (MXI_CMX_BASE_ADR + 0x000c0000) 
#define MXI_CMX_SLICE_7_BASE_ADR          (MXI_CMX_BASE_ADR + 0x000e0000) 
#define MXI_CMX_SLICE_0_FIFO_ADR          MXI_CMX_SLICE_0_BASE_ADR + MXI_CMX_FIFO_OFFSET 
#define MXI_CMX_SLICE_1_FIFO_ADR          MXI_CMX_SLICE_1_BASE_ADR + MXI_CMX_FIFO_OFFSET 
#define MXI_CMX_SLICE_2_FIFO_ADR          MXI_CMX_SLICE_2_BASE_ADR + MXI_CMX_FIFO_OFFSET 
#define MXI_CMX_SLICE_3_FIFO_ADR          MXI_CMX_SLICE_3_BASE_ADR + MXI_CMX_FIFO_OFFSET 
#define MXI_CMX_SLICE_4_FIFO_ADR          MXI_CMX_SLICE_4_BASE_ADR + MXI_CMX_FIFO_OFFSET 
#define MXI_CMX_SLICE_5_FIFO_ADR          MXI_CMX_SLICE_5_BASE_ADR + MXI_CMX_FIFO_OFFSET 
#define MXI_CMX_SLICE_6_FIFO_ADR          MXI_CMX_SLICE_6_BASE_ADR + MXI_CMX_FIFO_OFFSET 
#define MXI_CMX_SLICE_7_FIFO_ADR          MXI_CMX_SLICE_7_BASE_ADR + MXI_CMX_FIFO_OFFSET 
#define MXI_CMX_CTRL_BASE_ADR            (MXI_CMX_BASE_ADR      + 0x0e000000) 
#define MXI_CMX_CTRL_MISC                (MXI_CMX_CTRL_BASE_ADR + 0x0000)  
#define MXI_CMX_WR_PROTECT0              (MXI_CMX_CTRL_BASE_ADR + 0x0008)    
#define MXI_CMX_WR_PROTECT1              (MXI_CMX_CTRL_BASE_ADR + 0x0010)   
#define MXI_CMX_WR_VIOLATION             (MXI_CMX_CTRL_BASE_ADR + 0x0018)  
#define MXI_CMX_RAMLAYOUT_CFG            (MXI_CMX_CTRL_BASE_ADR + 0x0020) 
#define MXI_CMX_TIMEOUT                  (MXI_CMX_CTRL_BASE_ADR + 0x0028) 
#define MXI_CMX_MTX_BASE                 (MXI_CMX_CTRL_BASE_ADR + 0x1000)  
#define MXI_CMX_TLB_BASE                 (MXI_CMX_CTRL_BASE_ADR + 0xa000)  
#define LPB2_SLICE_0_BASE_ADR             0x80140000 
#define LPB2_SLICE_1_BASE_ADR             0x80150000 
#define LPB2_SLICE_2_BASE_ADR             0x80160000 
#define LPB2_SLICE_3_BASE_ADR             0x80170000 
#define LPB2_SLICE_4_BASE_ADR             0x80180000 
#define LPB2_SLICE_5_BASE_ADR             0x80190000 
#define LPB2_SLICE_6_BASE_ADR             0x801a0000 
#define LPB2_SLICE_7_BASE_ADR             0x801b0000 
#define SLICE_DCU_OFFSET                  0x00001000 
#define     CMX_MTX_AW             12 
#define     CMX_MTX_NUM_INTS       8 
#define     CMX_MTX_0_GET          0x000 
#define     CMX_MTX_1_GET          0x100 
#define     CMX_MTX_2_GET          0x200 
#define     CMX_MTX_3_GET          0x300 
#define     CMX_MTX_4_GET          0x400 
#define     CMX_MTX_5_GET          0x500 
#define     CMX_MTX_6_GET          0x600 
#define     CMX_MTX_7_GET          0x700 
#define     CMX_MTX_INT_EN         0xf00 
#define     CMX_MTX_INT_STAT       0xf04 
#define     CMX_MTX_INT_CLEAR      0xf08 
#define     CMX_MTX_STATUS         0xf0c 
#define     CMX_MTX_0              0xf80 
#define     CMX_MTX_1              0xf84 
#define     CMX_MTX_2              0xf88 
#define     CMX_MTX_3              0xf8c 
#define     CMX_MTX_4              0xf90 
#define     CMX_MTX_5              0xf94 
#define     CMX_MTX_6              0xf98 
#define     CMX_MTX_7              0xf9c 
#define DSU_BASE_ADR                     0xc0000000 
#define DSU_CTRL_ADR                     (DSU_BASE_ADR + 0x0000)  
#define DSU_TIME_TAG_CNT_ADR             (DSU_BASE_ADR + 0x0008)  
#define DSU_BREAK_SINGLE_STEP_ADR        (DSU_BASE_ADR + 0x0020)  
#define DSU_DEBUG_MODE_MASK_ADR          (DSU_BASE_ADR + 0x0024)  
#define DSU_AHB_TB_CTRL_ADR              (DSU_BASE_ADR + 0x0040)  
#define DSU_AHB_TB_INDEX_ADR             (DSU_BASE_ADR + 0x0044)  
#define DSU_AHB_BP_ADR1_ADR              (DSU_BASE_ADR + 0x0050)  
#define DSU_AHB_MASK1_ADR                (DSU_BASE_ADR + 0x0054)  
#define DSU_AHB_BP_ADR2_ADR              (DSU_BASE_ADR + 0x0058)  
#define DSU_AHB_MASK2_ADR                (DSU_BASE_ADR + 0x005c)  
#define DSU_INSTR_TB_BASE_ADR            (DSU_BASE_ADR + 0x100000)  
#define DSU_INSTR_TB_CTRL_ADR            (DSU_BASE_ADR + 0x110000)  
#define DSU_AHB_TB_BASE_ADR              (DSU_BASE_ADR + 0x200000)  
#define DSU_IU_REGFILE_BASE_ADR          (DSU_BASE_ADR + 0x300000)  
#define DSU_FPU_REGFILE_BASE_ADR         (DSU_BASE_ADR + 0x301000)  
#define DSU_IU_SPR_BASE_ADR              (DSU_BASE_ADR + 0x400000)  
#define DSU_Y_REG_ADR                    (DSU_IU_SPR_BASE_ADR)  
#define DSU_PSR_REG_ADR                  (DSU_IU_SPR_BASE_ADR + 0x04)  
#define DSU_WIM_REG_ADR                  (DSU_IU_SPR_BASE_ADR + 0x08)  
#define DSU_TBR_REG_ADR                  (DSU_IU_SPR_BASE_ADR + 0x0c)  
#define DSU_PC_REG_ADR                   (DSU_IU_SPR_BASE_ADR + 0x10)  
#define DSU_NPC_REG_ADR                  (DSU_IU_SPR_BASE_ADR + 0x14)  
#define DSU_FSR_REG_ADR                  (DSU_IU_SPR_BASE_ADR + 0x18)  
#define DSU_CPSR_REG_ADR                 (DSU_IU_SPR_BASE_ADR + 0x1c)  
#define DSU_TRAP_REG_ADR                 (DSU_IU_SPR_BASE_ADR + 0x20)  
#define DSU_ASI_REG_ADR                  (DSU_IU_SPR_BASE_ADR + 0x24)  
#define DSU_ASR16_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x40)  
#define DSU_ASR17_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x44)  
#define DSU_ASR18_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x48)  
#define DSU_ASR19_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x4c)  
#define DSU_ASR20_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x50)  
#define DSU_ASR21_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x54)  
#define DSU_ASR22_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x58)  
#define DSU_ASR23_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x5c)  
#define DSU_ASR24_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x60)  
#define DSU_ASR25_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x64)  
#define DSU_ASR26_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x68)  
#define DSU_ASR27_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x6c)  
#define DSU_ASR28_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x70)  
#define DSU_ASR29_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x74)  
#define DSU_ASR30_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x78)  
#define DSU_ASR31_REG_ADR                (DSU_IU_SPR_BASE_ADR + 0x7c)  
#define DSU_ASR_DIAG_BASE_ADR            (DSU_BASE_ADR + 0x700000)  
#define SDIO_BASE_ADR                     0xd0000000 
#define SDIO_CISADDR0                    (SDIO_BASE_ADR + 0x000) 
#define SDIO_ESWCCCR                     (SDIO_BASE_ADR + 0x004) 
#define SDIO_ESWOCR                      (SDIO_BASE_ADR + 0x008) 
#define SDIO_ESWCARDRDY                  (SDIO_BASE_ADR + 0x00c) 
#define SDIO_INTC_STATUS                 (SDIO_BASE_ADR + 0x010) 
#define SDIO_INTC_ENABLE                 (SDIO_BASE_ADR + 0x014) 
#define SDIO_INTC_CLEAR                  (SDIO_BASE_ADR + 0x018) 
#define SDIO_INTC_RAW_STATUS             (SDIO_BASE_ADR + 0x01c) 
#define SDIO_F1CISADDR                   (SDIO_BASE_ADR + 0x100)       
#define SDIO_ESWFBR                      (SDIO_BASE_ADR + 0x104)       
#define SDIO_ESWIOR                      (SDIO_BASE_ADR + 0x108)       
#define SDIO_WRADDR                      (SDIO_BASE_ADR + 0x10c)       
#define SDIO_RDADDR                      (SDIO_BASE_ADR + 0x110)       
#define SDIO_RDDATRDY                    (SDIO_BASE_ADR + 0x114)       
#define SDIO_CSAADDR                     (SDIO_BASE_ADR + 0x118)       
#define SDIO_ADDR_AHBTRANSCOUNT          (SDIO_BASE_ADR + 0x11c)       
#define SDIO_ADDR_SDIOTRANSCOUNT         (SDIO_BASE_ADR + 0x120)       
#define SDIO_SDHOST_GENREG               (SDIO_BASE_ADR + 0x124)       
#define SDIO_ARM_GENREG                  (SDIO_BASE_ADR + 0x128)       
#define SDIO_AHB_BURST_SIZE              (SDIO_BASE_ADR + 0x12c)       
#define SDIO_OCRADDR                     (SDIO_BASE_ADR + 0x200) 
#define SDIO_MEMADDR                     (SDIO_BASE_ADR + 0x204) 
#define SDIO_CID0                        (SDIO_BASE_ADR + 0x208) 
#define SDIO_CID1                        (SDIO_BASE_ADR + 0x20c) 
#define SDIO_CID2                        (SDIO_BASE_ADR + 0x210) 
#define SDIO_CID3                        (SDIO_BASE_ADR + 0x214) 
#define SDIO_CSD0                        (SDIO_BASE_ADR + 0x218) 
#define SDIO_CSD1                        (SDIO_BASE_ADR + 0x21c)  
#define SDIO_CSD2                        (SDIO_BASE_ADR + 0x220) 
#define SDIO_CSD3                        (SDIO_BASE_ADR + 0x224) 
#define SDIO_SCR0                        (SDIO_BASE_ADR + 0x228) 
#define SDIO_SCR1                        (SDIO_BASE_ADR + 0x22c) 
#define SDIO_PWD_LEN                     (SDIO_BASE_ADR + 0x230) 
#define SDIO_PWD0                        (SDIO_BASE_ADR + 0x234) 
#define SDIO_PWD1                        (SDIO_BASE_ADR + 0x238) 
#define SDIO_PWD2                        (SDIO_BASE_ADR + 0x23c) 
#define SDIO_PWD3                        (SDIO_BASE_ADR + 0x240) 
#define SDIO_MEM_BLKSIZ                  (SDIO_BASE_ADR + 0x244) 
#define SDIO_ARGUMENT                    (SDIO_BASE_ADR + 0x248) 
#define SDIO_NO_WR_BLK                   (SDIO_BASE_ADR + 0x24c) 
#define SDIO_ERASE_STADDR                (SDIO_BASE_ADR + 0x250) 
#define SDIO_ERASE_ENDADDR               (SDIO_BASE_ADR + 0x254) 
#define SDIO_PRE_ERASE_BLKCNT            (SDIO_BASE_ADR + 0x258) 
#define SDIO_PROG_ADDR                   (SDIO_BASE_ADR + 0x25c) 
#define SDIOH1_BASE_ADR                   0xd0100000 
#define SDIOH1_SDMA                      (SDIOH1_BASE_ADR + 0x000) 
#define SDIOH1_BLOCK_SIZE                (SDIOH1_BASE_ADR + 0x004) 
#define SDIOH1_ARGUEMENT                 (SDIOH1_BASE_ADR + 0x008) 
#define SDIOH1_TRANS_MODE                (SDIOH1_BASE_ADR + 0x00c) 
#define SDIOH1_RESPONSE_REG1             (SDIOH1_BASE_ADR + 0x010) 
#define SDIOH1_RESPONSE_REG2             (SDIOH1_BASE_ADR + 0x014) 
#define SDIOH1_RESPONSE_REG3             (SDIOH1_BASE_ADR + 0x018) 
#define SDIOH1_RESPONSE_REG4             (SDIOH1_BASE_ADR + 0x01c) 
#define SDIOH1_BUF_DATA_PORT             (SDIOH1_BASE_ADR + 0x020) 
#define SDIOH1_PRESENT_STATE             (SDIOH1_BASE_ADR + 0x024) 
#define SDIOH1_HOST_CTRL                 (SDIOH1_BASE_ADR + 0x028) 
#define SDIOH1_CLK_CTRL                  (SDIOH1_BASE_ADR + 0x02c) 
#define SDIOH1_INT_STATUS                (SDIOH1_BASE_ADR + 0x030) 
#define SDIOH1_INT_ENABLE                (SDIOH1_BASE_ADR + 0x034) 
#define SDIOH1_INT_SIG_ENABLE            (SDIOH1_BASE_ADR + 0x038) 
#define SDIOH1_AUTO_CMD                  (SDIOH1_BASE_ADR + 0x03c) 
#define SDIOH1_CAPABILITIES_REG1         (SDIOH1_BASE_ADR + 0x040) 
#define SDIOH1_CAPABILITIES_REG2         (SDIOH1_BASE_ADR + 0x044) 
#define SDIOH1_MAX_CURRENT_CAP_REG1      (SDIOH1_BASE_ADR + 0x048) 
#define SDIOH1_MAX_CURRENT_CAP_REG2      (SDIOH1_BASE_ADR + 0x04c) 
#define SDIOH1_FORCE_EVENT               (SDIOH1_BASE_ADR + 0x050) 
#define SDIOH1_ADMA_ERR_STAT             (SDIOH1_BASE_ADR + 0x054) 
#define SDIOH1_ADMA_ADD_REG1             (SDIOH1_BASE_ADR + 0x058) 
#define SDIOH1_ADMA_ADD_REG2             (SDIOH1_BASE_ADR + 0x05c) 
#define SDIOH1_BOOT_DATA_CTRL            (SDIOH1_BASE_ADR + 0x060) 
#define SDIOH1_SPI_INT                   (SDIOH1_BASE_ADR + 0x0f0) 
#define SDIOH1_SLOT_INT_STATUS           (SDIOH1_BASE_ADR + 0x0fc) 
//#define SDIOH1_BASE_ADR                      0xd0100000 
#define SDIOH1_SDMA_S2                      (SDIOH1_BASE_ADR + 0x100) 
#define SDIOH1_BLOCK_SIZE_S2                (SDIOH1_BASE_ADR + 0x104) 
#define SDIOH1_ARGUEMENT_S2                 (SDIOH1_BASE_ADR + 0x108) 
#define SDIOH1_TRANS_MODE_S2                (SDIOH1_BASE_ADR + 0x10c) 
#define SDIOH1_RESPONSE_REG1_S2             (SDIOH1_BASE_ADR + 0x110) 
#define SDIOH1_RESPONSE_REG2_S2             (SDIOH1_BASE_ADR + 0x114) 
#define SDIOH1_RESPONSE_REG3_S2             (SDIOH1_BASE_ADR + 0x118) 
#define SDIOH1_RESPONSE_REG4_S2             (SDIOH1_BASE_ADR + 0x11c) 
#define SDIOH1_BUF_DATA_PORT_S2             (SDIOH1_BASE_ADR + 0x120) 
#define SDIOH1_PRESENT_STATE_S2             (SDIOH1_BASE_ADR + 0x124) 
#define SDIOH1_HOST_CTRL_S2                 (SDIOH1_BASE_ADR + 0x128) 
#define SDIOH1_CLK_CTRL_S2                  (SDIOH1_BASE_ADR + 0x12c) 
#define SDIOH1_INT_STATUS_S2                (SDIOH1_BASE_ADR + 0x130) 
#define SDIOH1_INT_ENABLE_S2                (SDIOH1_BASE_ADR + 0x134) 
#define SDIOH1_INT_SIG_ENABLE_S2            (SDIOH1_BASE_ADR + 0x138) 
#define SDIOH1_AUTO_CMD_S2                  (SDIOH1_BASE_ADR + 0x13c) 
#define SDIOH1_CAPABILITIES_REG1_S2         (SDIOH1_BASE_ADR + 0x140) 
#define SDIOH1_CAPABILITIES_REG2_S2         (SDIOH1_BASE_ADR + 0x144) 
#define SDIOH1_MAX_CURRENT_CAP_REG1_S2      (SDIOH1_BASE_ADR + 0x148) 
#define SDIOH1_MAX_CURRENT_CAP_REG2_S2      (SDIOH1_BASE_ADR + 0x14c) 
#define SDIOH1_FORCE_EVENT_S2               (SDIOH1_BASE_ADR + 0x150) 
#define SDIOH1_ADMA_ERR_STAT_S2             (SDIOH1_BASE_ADR + 0x154) 
#define SDIOH1_ADMA_ADD_REG1_S2             (SDIOH1_BASE_ADR + 0x158) 
#define SDIOH1_ADMA_ADD_REG2_S2             (SDIOH1_BASE_ADR + 0x15c) 
#define SDIOH1_BOOT_DATA_CTRL_S2            (SDIOH1_BASE_ADR + 0x160) 
#define SDIOH1_SPI_INT_S2                   (SDIOH1_BASE_ADR + 0x1f0) 
#define SDIOH1_SLOT_INT_STATUS_S2           (SDIOH1_BASE_ADR + 0x1fc) 
#define SDIOH2_BASE_ADR                   0xd0200000 
#define SDIOH2_SDMA                      (SDIOH2_BASE_ADR + 0x000) 
#define SDIOH2_BLOCK_SIZE                (SDIOH2_BASE_ADR + 0x004) 
#define SDIOH2_ARGUEMENT                 (SDIOH2_BASE_ADR + 0x008) 
#define SDIOH2_TRANS_MODE                (SDIOH2_BASE_ADR + 0x00c) 
#define SDIOH2_RESPONSE_REG1             (SDIOH2_BASE_ADR + 0x010) 
#define SDIOH2_RESPONSE_REG2             (SDIOH2_BASE_ADR + 0x014) 
#define SDIOH2_RESPONSE_REG3             (SDIOH2_BASE_ADR + 0x018) 
#define SDIOH2_RESPONSE_REG4             (SDIOH2_BASE_ADR + 0x01c) 
#define SDIOH2_BUF_DATA_PORT             (SDIOH2_BASE_ADR + 0x020) 
#define SDIOH2_PRESENT_STATE             (SDIOH2_BASE_ADR + 0x024) 
#define SDIOH2_HOST_CTRL                 (SDIOH2_BASE_ADR + 0x028) 
#define SDIOH2_CLK_CTRL                  (SDIOH2_BASE_ADR + 0x02c) 
#define SDIOH2_INT_STATUS                (SDIOH2_BASE_ADR + 0x030) 
#define SDIOH2_INT_ENABLE                (SDIOH2_BASE_ADR + 0x034) 
#define SDIOH2_INT_SIG_ENABLE            (SDIOH2_BASE_ADR + 0x038) 
#define SDIOH2_AUTO_CMD                  (SDIOH2_BASE_ADR + 0x03c) 
#define SDIOH2_CAPABILITIES_REG1         (SDIOH2_BASE_ADR + 0x040) 
#define SDIOH2_CAPABILITIES_REG2         (SDIOH2_BASE_ADR + 0x044) 
#define SDIOH2_MAX_CURRENT_CAP_REG1      (SDIOH2_BASE_ADR + 0x048) 
#define SDIOH2_MAX_CURRENT_CAP_REG2      (SDIOH2_BASE_ADR + 0x04c) 
#define SDIOH2_FORCE_EVENT               (SDIOH2_BASE_ADR + 0x050) 
#define SDIOH2_ADMA_ERR_STAT             (SDIOH2_BASE_ADR + 0x054) 
#define SDIOH2_ADMA_ADD_REG1             (SDIOH2_BASE_ADR + 0x058) 
#define SDIOH2_ADMA_ADD_REG2             (SDIOH2_BASE_ADR + 0x05c) 
#define SDIOH2_BOOT_DATA_CTRL            (SDIOH2_BASE_ADR + 0x060) 
#define SDIOH2_SPI_INT                   (SDIOH2_BASE_ADR + 0x0f0) 
#define SDIOH2_SLOT_INT_STATUS           (SDIOH2_BASE_ADR + 0x0fc) 
#define CIF_CONTROL_OFFSET             (0x000)  
#define CIF_INT_STATUS_OFFSET          (0x008)  
#define CIF_INT_ENABLE_OFFSET          (0x010)  
#define CIF_INT_CLEAR_OFFSET           (0x018)  
#define CIF_INPUT_IF_CFG_OFFSET        (0x020)  
#define CIF_INPUT_FORMAT_OFFSET        (0x028)  
#define CIF_FRAME_WIDTH_OFFSET         (0x030)  
#define CIF_FRAME_HEIGHT_OFFSET        (0x038)  
#define CIF_FRAME_COUNT_OFFSET         (0x050)  
#define CIF_FRAME_RATE_OFFSET          (0x058)  
#define CIF_LINE_COUNT_OFFSET          (0x060)  
#define CIF_WIN_ROW_START_OFFSET       (0x068)  
#define CIF_WIN_COL_START_OFFSET       (0x070)  
#define CIF_WIN_WIDTH_OFFSET           (0x078)  
#define CIF_WIN_HEIGHT_OFFSET          (0x080)  
#define CIF_SUBSAMPLE_CFG_OFFSET       (0x088)  
#define CIF_PREVIEW_SUBS_CFG_OFFSET    (0x090)  
#define CIF_R_ACC_VAL_OFFSET           (0x098)  
#define CIF_G_ACC_VAL_OFFSET           (0x0a0)  
#define CIF_B_ACC_VAL_OFFSET           (0x0a8)  
#define CIF_R_MAX_VAL_OFFSET           (0x0b0)  
#define CIF_G_MAX_VAL_OFFSET           (0x0b8)  
#define CIF_B_MAX_VAL_OFFSET           (0x0c0)  
#define CIF_CCR_COEFF11_OFFSET         (0x0c8)  
#define CIF_CCR_COEFF12_OFFSET         (0x0d0)  
#define CIF_CCR_COEFF13_OFFSET         (0x0d8)  
#define CIF_CCR_COEFF21_OFFSET         (0x0e0)  
#define CIF_CCR_COEFF22_OFFSET         (0x0e8)  
#define CIF_CCR_COEFF23_OFFSET         (0x0f0)  
#define CIF_CCR_COEFF31_OFFSET         (0x0f8)  
#define CIF_CCR_COEFF32_OFFSET         (0x100)  
#define CIF_CCR_COEFF33_OFFSET         (0x108)  
#define CIF_CCR_OFF1_OFFSET            (0x110)  
#define CIF_CCR_OFF2_OFFSET            (0x118)  
#define CIF_CCR_OFF3_OFFSET            (0x120)  
#define CIF_CSC_COEFF11_OFFSET         (0x128)  
#define CIF_CSC_COEFF12_OFFSET         (0x130)  
#define CIF_CSC_COEFF13_OFFSET         (0x138)  
#define CIF_CSC_COEFF21_OFFSET         (0x140)  
#define CIF_CSC_COEFF22_OFFSET         (0x148)  
#define CIF_CSC_COEFF23_OFFSET         (0x150)  
#define CIF_CSC_COEFF31_OFFSET         (0x158)  
#define CIF_CSC_COEFF32_OFFSET         (0x160)  
#define CIF_CSC_COEFF33_OFFSET         (0x168)  
#define CIF_CSC_COEFF41_OFFSET         (0x170)  
#define CIF_CSC_COEFF42_OFFSET         (0x178)  
#define CIF_CSC_COEFF43_OFFSET         (0x180)  
#define CIF_CSC_OFF1_OFFSET            (0x188)  
#define CIF_CSC_OFF2_OFFSET            (0x190)  
#define CIF_CSC_OFF3_OFFSET            (0x198)  
#define CIF_CSC_OFF4_OFFSET            (0x1a0)  
#define CIF_OUTPUT_CFG_OFFSET          (0x1a8)  
#define CIF_PREVIEW_CFG_OFFSET         (0x1b0)  
#define CIF_FIFO_FLUSH_OFFSET          (0x1b8) 
#define CIF_DMA0_CFG_OFFSET            (0x1c0)  
#define CIF_DMA0_START_ADR_OFFSET      (0x1c8)  
#define CIF_DMA0_LINE_OFF_OFFSET       (0x1d0)  
#define CIF_DMA0_LINE_WIDTH_OFFSET     (0x1d8)  
#define CIF_DMA0_START_SHADOW_OFFSET   (0x1e0)  
#define CIF_DMA0_LEN_OFFSET            (0x1e8)  
#define CIF_DMA0_LEN_SHADOW_OFFSET     (0x1f0)  
#define CIF_DMA0_STATUS_OFFSET         (0x1f8)  
#define CIF_DMA1_CFG_OFFSET            (0x200)  
#define CIF_DMA1_START_ADR_OFFSET      (0x208)  
#define CIF_DMA1_LINE_OFF_OFFSET       (0x210)  
#define CIF_DMA1_LINE_WIDTH_OFFSET     (0x218)  
#define CIF_DMA1_START_SHADOW_OFFSET   (0x220)  
#define CIF_DMA1_LEN_OFFSET            (0x228)  
#define CIF_DMA1_LEN_SHADOW_OFFSET     (0x230)  
#define CIF_DMA1_STATUS_OFFSET         (0x238)  
#define CIF_DMA2_CFG_OFFSET            (0x240)  
#define CIF_DMA2_START_ADR_OFFSET      (0x248)  
#define CIF_DMA2_LINE_OFF_OFFSET       (0x250)  
#define CIF_DMA2_LINE_WIDTH_OFFSET     (0x258)  
#define CIF_DMA2_START_SHADOW_OFFSET   (0x260)  
#define CIF_DMA2_LEN_OFFSET            (0x268)  
#define CIF_DMA2_LEN_SHADOW_OFFSET     (0x270)  
#define CIF_DMA2_STATUS_OFFSET         (0x278)  
#define CIF_DMA3_CFG_OFFSET            (0x280)  
#define CIF_DMA3_START_ADR_OFFSET      (0x288)  
#define CIF_DMA3_LINE_OFF_OFFSET       (0x290)  
#define CIF_DMA3_LINE_WIDTH_OFFSET     (0x298)  
#define CIF_DMA3_START_SHADOW_OFFSET   (0x2a0)  
#define CIF_DMA3_LEN_OFFSET            (0x2a8)  
#define CIF_DMA3_LEN_SHADOW_OFFSET     (0x2b0)  
#define CIF_DMA3_STATUS_OFFSET         (0x2b8)  
#define CIF_HSYNC_WIDTH_OFFSET         (0x2c0) 
#define CIF_H_BACKPORCH_OFFSET         (0x2c8)     
#define CIF_H_ACTIVEWIDTH_OFFSET       (0x2d0) 
#define CIF_H_FRONTPORCH_OFFSET        (0x2d8) 
#define CIF_VSYNC_WIDTH_OFFSET         (0x2e0) 
#define CIF_V_BACKPORCH_OFFSET         (0x2e8) 
#define CIF_V_ACTIVEHEIGHT_OFFSET      (0x2f0) 
#define CIF_V_FRONTPORCH_OFFSET        (0x2f8) 
#define CIF_VSYNC_START_OFFSET_OFFSET  (0x300) 
#define CIF_VSYNC_END_OFFSET_OFFSET    (0x308) 
#define CIF_PWM0_CTRL_OFFSET           (0x310) 
#define CIF_PWM0_RPT_LEADIN_OFFSET     (0x318) 
#define CIF_PWM0_HIGH_LOW_OFFSET       (0x320) 
#define CIF_PWM1_CTRL_OFFSET           (0x330) 
#define CIF_PWM1_RPT_LEADIN_OFFSET     (0x338) 
#define CIF_PWM1_HIGH_LOW_OFFSET       (0x340) 
#define CIF_PWM2_CTRL_OFFSET           (0x350) 
#define CIF_PWM2_RPT_LEADIN_OFFSET     (0x358) 
#define CIF_PWM2_HIGH_LOW_OFFSET       (0x360) 
#define CIF1_CONTROL_ADR            (MXI_CAM1_BASE_ADR + CIF_CONTROL_OFFSET)          
#define CIF1_INT_STATUS_ADR         (MXI_CAM1_BASE_ADR + CIF_INT_STATUS_OFFSET)       
#define CIF1_INT_ENABLE_ADR         (MXI_CAM1_BASE_ADR + CIF_INT_ENABLE_OFFSET)       
#define CIF1_INT_CLEAR_ADR          (MXI_CAM1_BASE_ADR + CIF_INT_CLEAR_OFFSET)        
#define CIF1_INPUT_IF_CFG_ADR       (MXI_CAM1_BASE_ADR + CIF_INPUT_IF_CFG_OFFSET)     
#define CIF1_INPUT_FORMAT_ADR       (MXI_CAM1_BASE_ADR + CIF_INPUT_FORMAT_OFFSET)     
#define CIF1_FRAME_WIDTH_ADR        (MXI_CAM1_BASE_ADR + CIF_FRAME_WIDTH_OFFSET)      
#define CIF1_FRAME_HEIGHT_ADR       (MXI_CAM1_BASE_ADR + CIF_FRAME_HEIGHT_OFFSET)     
#define CIF1_FRAME_COUNT_ADR        (MXI_CAM1_BASE_ADR + CIF_FRAME_COUNT_OFFSET)      
#define CIF1_FRAME_RATE_ADR         (MXI_CAM1_BASE_ADR + CIF_FRAME_RATE_OFFSET)       
#define CIF1_LINE_COUNT_ADR         (MXI_CAM1_BASE_ADR + CIF_LINE_COUNT_OFFSET)       
#define CIF1_WIN_ROW_START_ADR      (MXI_CAM1_BASE_ADR + CIF_WIN_ROW_START_OFFSET)    
#define CIF1_WIN_COL_START_ADR      (MXI_CAM1_BASE_ADR + CIF_WIN_COL_START_OFFSET)    
#define CIF1_WIN_WIDTH_ADR          (MXI_CAM1_BASE_ADR + CIF_WIN_WIDTH_OFFSET)        
#define CIF1_WIN_HEIGHT_ADR         (MXI_CAM1_BASE_ADR + CIF_WIN_HEIGHT_OFFSET)       
#define CIF1_SUBSAMPLE_CFG_ADR      (MXI_CAM1_BASE_ADR + CIF_SUBSAMPLE_CFG_OFFSET)    
#define CIF1_PREVIEW_SUBS_CFG_ADR   (MXI_CAM1_BASE_ADR + CIF_PREVIEW_SUBS_CFG_OFFSET) 
#define CIF1_R_ACC_VAL_ADR          (MXI_CAM1_BASE_ADR + CIF_R_ACC_VAL_OFFSET)        
#define CIF1_G_ACC_VAL_ADR          (MXI_CAM1_BASE_ADR + CIF_G_ACC_VAL_OFFSET)        
#define CIF1_B_ACC_VAL_ADR          (MXI_CAM1_BASE_ADR + CIF_B_ACC_VAL_OFFSET)        
#define CIF1_R_MAX_VAL_ADR          (MXI_CAM1_BASE_ADR + CIF_R_MAX_VAL_OFFSET)        
#define CIF1_G_MAX_VAL_ADR          (MXI_CAM1_BASE_ADR + CIF_G_MAX_VAL_OFFSET)        
#define CIF1_B_MAX_VAL_ADR          (MXI_CAM1_BASE_ADR + CIF_B_MAX_VAL_OFFSET)        
#define CIF1_CCR_COEFF11_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF11_OFFSET)      
#define CIF1_CCR_COEFF12_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF12_OFFSET)      
#define CIF1_CCR_COEFF13_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF13_OFFSET)      
#define CIF1_CCR_COEFF21_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF21_OFFSET)      
#define CIF1_CCR_COEFF22_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF22_OFFSET)      
#define CIF1_CCR_COEFF23_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF23_OFFSET)      
#define CIF1_CCR_COEFF31_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF31_OFFSET)      
#define CIF1_CCR_COEFF32_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF32_OFFSET)      
#define CIF1_CCR_COEFF33_ADR        (MXI_CAM1_BASE_ADR + CIF_CCR_COEFF33_OFFSET)      
#define CIF1_CCR_OFF1_ADR              (MXI_CAM1_BASE_ADR + CIF_CCR_OFF1_OFFSET)         
#define CIF1_CCR_OFF2_ADR              (MXI_CAM1_BASE_ADR + CIF_CCR_OFF2_OFFSET)         
#define CIF1_CCR_OFF3_ADR              (MXI_CAM1_BASE_ADR + CIF_CCR_OFF3_OFFSET)         
#define CIF1_CSC_COEFF11_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF11_OFFSET)      
#define CIF1_CSC_COEFF12_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF12_OFFSET)      
#define CIF1_CSC_COEFF13_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF13_OFFSET)      
#define CIF1_CSC_COEFF21_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF21_OFFSET)      
#define CIF1_CSC_COEFF22_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF22_OFFSET)      
#define CIF1_CSC_COEFF23_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF23_OFFSET)      
#define CIF1_CSC_COEFF31_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF31_OFFSET)      
#define CIF1_CSC_COEFF32_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF32_OFFSET)      
#define CIF1_CSC_COEFF33_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF33_OFFSET)      
#define CIF1_CSC_COEFF41_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF41_OFFSET)      
#define CIF1_CSC_COEFF42_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF42_OFFSET)      
#define CIF1_CSC_COEFF43_ADR        (MXI_CAM1_BASE_ADR + CIF_CSC_COEFF43_OFFSET)      
#define CIF1_CSC_OFF1_ADR           (MXI_CAM1_BASE_ADR + CIF_CSC_OFF1_OFFSET)         
#define CIF1_CSC_OFF2_ADR           (MXI_CAM1_BASE_ADR + CIF_CSC_OFF2_OFFSET)         
#define CIF1_CSC_OFF3_ADR           (MXI_CAM1_BASE_ADR + CIF_CSC_OFF3_OFFSET)         
#define CIF1_CSC_OFF4_ADR           (MXI_CAM1_BASE_ADR + CIF_CSC_OFF4_OFFSET)         
#define CIF1_OUTPUT_CFG_ADR         (MXI_CAM1_BASE_ADR + CIF_OUTPUT_CFG_OFFSET) 
#define CIF1_PREVIEW_CFG_ADR        (MXI_CAM1_BASE_ADR + CIF_PREVIEW_CFG_OFFSET)       
#define CIF1_FIFO_FLUSH_ADR         (MXI_CAM1_BASE_ADR + CIF_FIFO_FLUSH_OFFSET) 
#define CIF1_DMA0_CFG_ADR           (MXI_CAM1_BASE_ADR + CIF_DMA0_CFG_OFFSET)         
#define CIF1_DMA0_START_ADR_ADR     (MXI_CAM1_BASE_ADR + CIF_DMA0_START_ADR_OFFSET)   
#define CIF1_DMA0_LINE_OFF_ADR      (MXI_CAM1_BASE_ADR + CIF_DMA0_LINE_OFF_OFFSET)    
#define CIF1_DMA0_LINE_WIDTH_ADR    (MXI_CAM1_BASE_ADR + CIF_DMA0_LINE_WIDTH_OFFSET)    
#define CIF1_DMA0_START_SHADOW_ADR  (MXI_CAM1_BASE_ADR + CIF_DMA0_START_SHADOW_OFFSET) 
#define CIF1_DMA0_LEN_ADR           (MXI_CAM1_BASE_ADR + CIF_DMA0_LEN_OFFSET)         
#define CIF1_DMA0_LEN_SHADOW_ADR    (MXI_CAM1_BASE_ADR + CIF_DMA0_LEN_SHADOW_OFFSET)  
#define CIF1_DMA0_STATUS_ADR        (MXI_CAM1_BASE_ADR + CIF_DMA0_STATUS_OFFSET)      
#define CIF1_DMA1_CFG_ADR           (MXI_CAM1_BASE_ADR + CIF_DMA1_CFG_OFFSET)         
#define CIF1_DMA1_START_ADR_ADR     (MXI_CAM1_BASE_ADR + CIF_DMA1_START_ADR_OFFSET)   
#define CIF1_DMA1_LINE_OFF_ADR      (MXI_CAM1_BASE_ADR + CIF_DMA1_LINE_OFF_OFFSET)    
#define CIF1_DMA1_LINE_WIDTH_ADR    (MXI_CAM1_BASE_ADR + CIF_DMA1_LINE_WIDTH_OFFSET)    
#define CIF1_DMA1_START_SHADOW_ADR  (MXI_CAM1_BASE_ADR + CIF_DMA1_START_SHADOW_OFFSET) 
#define CIF1_DMA1_LEN_ADR           (MXI_CAM1_BASE_ADR + CIF_DMA1_LEN_OFFSET)         
#define CIF1_DMA1_LEN_SHADOW_ADR    (MXI_CAM1_BASE_ADR + CIF_DMA1_LEN_SHADOW_OFFSET)  
#define CIF1_DMA1_STATUS_ADR        (MXI_CAM1_BASE_ADR + CIF_DMA1_STATUS_OFFSET)      
#define CIF1_DMA2_CFG_ADR           (MXI_CAM1_BASE_ADR + CIF_DMA2_CFG_OFFSET)         
#define CIF1_DMA2_START_ADR_ADR     (MXI_CAM1_BASE_ADR + CIF_DMA2_START_ADR_OFFSET)   
#define CIF1_DMA2_LINE_OFF_ADR      (MXI_CAM1_BASE_ADR + CIF_DMA2_LINE_OFF_OFFSET)    
#define CIF1_DMA2_LINE_WIDTH_ADR    (MXI_CAM1_BASE_ADR + CIF_DMA2_LINE_WIDTH_OFFSET)    
#define CIF1_DMA2_START_SHADOW_ADR  (MXI_CAM1_BASE_ADR + CIF_DMA2_START_SHADOW_OFFSET) 
#define CIF1_DMA2_LEN_ADR           (MXI_CAM1_BASE_ADR + CIF_DMA2_LEN_OFFSET)         
#define CIF1_DMA2_LEN_SHADOW_ADR    (MXI_CAM1_BASE_ADR + CIF_DMA2_LEN_SHADOW_OFFSET)  
#define CIF1_DMA2_STATUS_ADR        (MXI_CAM1_BASE_ADR + CIF_DMA2_STATUS_OFFSET)      
#define CIF1_DMA3_CFG_ADR           (MXI_CAM1_BASE_ADR + CIF_DMA3_CFG_OFFSET)         
#define CIF1_DMA3_START_ADR_ADR     (MXI_CAM1_BASE_ADR + CIF_DMA3_START_ADR_OFFSET)   
#define CIF1_DMA3_LINE_OFF_ADR      (MXI_CAM1_BASE_ADR + CIF_DMA3_LINE_OFF_OFFSET)    
#define CIF1_DMA3_LINE_WIDTH_ADR    (MXI_CAM1_BASE_ADR + CIF_DMA3_LINE_WIDTH_OFFSET)    
#define CIF1_DMA3_START_SHADOW_ADR  (MXI_CAM1_BASE_ADR + CIF_DMA3_START_SHADOW_OFFSET) 
#define CIF1_DMA3_LEN_ADR           (MXI_CAM1_BASE_ADR + CIF_DMA3_LEN_OFFSET)         
#define CIF1_DMA3_LEN_SHADOW_ADR    (MXI_CAM1_BASE_ADR + CIF_DMA3_LEN_SHADOW_OFFSET)  
#define CIF1_DMA3_STATUS_ADR        (MXI_CAM1_BASE_ADR + CIF_DMA3_STATUS_OFFSET)      
#define CIF1_HSYNC_WIDTH_ADR        (MXI_CAM1_BASE_ADR + CIF_HSYNC_WIDTH_OFFSET)                
#define CIF1_H_BACKPORCH_ADR        (MXI_CAM1_BASE_ADR + CIF_H_BACKPORCH_OFFSET)                
#define CIF1_H_ACTIVEWIDTH_ADR      (MXI_CAM1_BASE_ADR + CIF_H_ACTIVEWIDTH_OFFSET)              
#define CIF1_H_FRONTPORCH_ADR       (MXI_CAM1_BASE_ADR + CIF_H_FRONTPORCH_OFFSET)               
#define CIF1_VSYNC_WIDTH_ADR        (MXI_CAM1_BASE_ADR + CIF_VSYNC_WIDTH_OFFSET)                
#define CIF1_V_BACKPORCH_ADR        (MXI_CAM1_BASE_ADR + CIF_V_BACKPORCH_OFFSET)                
#define CIF1_V_ACTIVEHEIGHT_ADR     (MXI_CAM1_BASE_ADR + CIF_V_ACTIVEHEIGHT_OFFSET)             
#define CIF1_V_FRONTPORCH_ADR       (MXI_CAM1_BASE_ADR + CIF_V_FRONTPORCH_OFFSET)               
#define CIF1_VSYNC_START_OFFSET_ADR (MXI_CAM1_BASE_ADR + CIF_VSYNC_START_OFFSET_OFFSET)         
#define CIF1_VSYNC_END_OFFSET_ADR   (MXI_CAM1_BASE_ADR + CIF_VSYNC_END_OFFSET_OFFSET)            
#define CIF1_PWM0_CTRL_ADR          (MXI_CAM1_BASE_ADR + CIF_PWM0_CTRL_OFFSET)            
#define CIF1_PWM0_RPT_LEADIN_ADR    (MXI_CAM1_BASE_ADR + CIF_PWM0_RPT_LEADIN_OFFSET)            
#define CIF1_PWM0_HIGH_LOW_ADR      (MXI_CAM1_BASE_ADR + CIF_PWM0_HIGH_LOW_OFFSET)            
#define CIF1_PWM1_CTRL_ADR          (MXI_CAM1_BASE_ADR + CIF_PWM1_CTRL_OFFSET)            
#define CIF1_PWM1_RPT_LEADIN_ADR    (MXI_CAM1_BASE_ADR + CIF_PWM1_RPT_LEADIN_OFFSET)            
#define CIF1_PWM1_HIGH_LOW_ADR      (MXI_CAM1_BASE_ADR + CIF_PWM1_HIGH_LOW_OFFSET)            
#define CIF1_PWM2_CTRL_ADR          (MXI_CAM1_BASE_ADR + CIF_PWM2_CTRL_OFFSET)            
#define CIF1_PWM2_RPT_LEADIN_ADR    (MXI_CAM1_BASE_ADR + CIF_PWM2_RPT_LEADIN_OFFSET)            
#define CIF1_PWM2_HIGH_LOW_ADR      (MXI_CAM1_BASE_ADR + CIF_PWM2_HIGH_LOW_OFFSET)            
#define CIF2_CONTROL_ADR            (MXI_CAM2_BASE_ADR + CIF_CONTROL_OFFSET)          
#define CIF2_INT_STATUS_ADR         (MXI_CAM2_BASE_ADR + CIF_INT_STATUS_OFFSET)       
#define CIF2_INT_ENABLE_ADR         (MXI_CAM2_BASE_ADR + CIF_INT_ENABLE_OFFSET)       
#define CIF2_INT_CLEAR_ADR          (MXI_CAM2_BASE_ADR + CIF_INT_CLEAR_OFFSET)        
#define CIF2_INPUT_IF_CFG_ADR       (MXI_CAM2_BASE_ADR + CIF_INPUT_IF_CFG_OFFSET)     
#define CIF2_INPUT_FORMAT_ADR       (MXI_CAM2_BASE_ADR + CIF_INPUT_FORMAT_OFFSET)     
#define CIF2_FRAME_WIDTH_ADR        (MXI_CAM2_BASE_ADR + CIF_FRAME_WIDTH_OFFSET)      
#define CIF2_FRAME_HEIGHT_ADR       (MXI_CAM2_BASE_ADR + CIF_FRAME_HEIGHT_OFFSET)     
#define CIF2_FRAME_COUNT_ADR        (MXI_CAM2_BASE_ADR + CIF_FRAME_COUNT_OFFSET)      
#define CIF2_FRAME_RATE_ADR         (MXI_CAM2_BASE_ADR + CIF_FRAME_RATE_OFFSET)       
#define CIF2_LINE_COUNT_ADR         (MXI_CAM2_BASE_ADR + CIF_LINE_COUNT_OFFSET)       
#define CIF2_WIN_ROW_START_ADR      (MXI_CAM2_BASE_ADR + CIF_WIN_ROW_START_OFFSET)    
#define CIF2_WIN_COL_START_ADR      (MXI_CAM2_BASE_ADR + CIF_WIN_COL_START_OFFSET)    
#define CIF2_WIN_WIDTH_ADR          (MXI_CAM2_BASE_ADR + CIF_WIN_WIDTH_OFFSET)        
#define CIF2_WIN_HEIGHT_ADR         (MXI_CAM2_BASE_ADR + CIF_WIN_HEIGHT_OFFSET)       
#define CIF2_SUBSAMPLE_CFG_ADR      (MXI_CAM2_BASE_ADR + CIF_SUBSAMPLE_CFG_OFFSET)    
#define CIF2_PREVIEW_SUBS_CFG_ADR   (MXI_CAM2_BASE_ADR + CIF_PREVIEW_SUBS_CFG_OFFSET) 
#define CIF2_R_ACC_VAL_ADR          (MXI_CAM2_BASE_ADR + CIF_R_ACC_VAL_OFFSET)        
#define CIF2_G_ACC_VAL_ADR          (MXI_CAM2_BASE_ADR + CIF_G_ACC_VAL_OFFSET)        
#define CIF2_B_ACC_VAL_ADR          (MXI_CAM2_BASE_ADR + CIF_B_ACC_VAL_OFFSET)        
#define CIF2_R_MAX_VAL_ADR          (MXI_CAM2_BASE_ADR + CIF_R_MAX_VAL_OFFSET)        
#define CIF2_G_MAX_VAL_ADR          (MXI_CAM2_BASE_ADR + CIF_G_MAX_VAL_OFFSET)        
#define CIF2_B_MAX_VAL_ADR          (MXI_CAM2_BASE_ADR + CIF_B_MAX_VAL_OFFSET)        
#define CIF2_CCR_COEFF11_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF11_OFFSET)      
#define CIF2_CCR_COEFF12_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF12_OFFSET)      
#define CIF2_CCR_COEFF13_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF13_OFFSET)      
#define CIF2_CCR_COEFF21_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF21_OFFSET)      
#define CIF2_CCR_COEFF22_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF22_OFFSET)      
#define CIF2_CCR_COEFF23_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF23_OFFSET)      
#define CIF2_CCR_COEFF31_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF31_OFFSET)      
#define CIF2_CCR_COEFF32_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF32_OFFSET)      
#define CIF2_CCR_COEFF33_ADR        (MXI_CAM2_BASE_ADR + CIF_CCR_COEFF33_OFFSET)      
#define CIF2_CCR_OFF1_ADR           (MXI_CAM2_BASE_ADR + CIF_CCR_OFF1_OFFSET)         
#define CIF2_CCR_OFF2_ADR           (MXI_CAM2_BASE_ADR + CIF_CCR_OFF2_OFFSET)         
#define CIF2_CCR_OFF3_ADR           (MXI_CAM2_BASE_ADR + CIF_CCR_OFF3_OFFSET)         
#define CIF2_CSC_COEFF11_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF11_OFFSET)      
#define CIF2_CSC_COEFF12_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF12_OFFSET)      
#define CIF2_CSC_COEFF13_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF13_OFFSET)      
#define CIF2_CSC_COEFF21_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF21_OFFSET)      
#define CIF2_CSC_COEFF22_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF22_OFFSET)      
#define CIF2_CSC_COEFF23_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF23_OFFSET)      
#define CIF2_CSC_COEFF31_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF31_OFFSET)      
#define CIF2_CSC_COEFF32_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF32_OFFSET)      
#define CIF2_CSC_COEFF33_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF33_OFFSET)      
#define CIF2_CSC_COEFF41_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF41_OFFSET)      
#define CIF2_CSC_COEFF42_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF42_OFFSET)      
#define CIF2_CSC_COEFF43_ADR        (MXI_CAM2_BASE_ADR + CIF_CSC_COEFF43_OFFSET)      
#define CIF2_CSC_OFF1_ADR           (MXI_CAM2_BASE_ADR + CIF_CSC_OFF1_OFFSET)         
#define CIF2_CSC_OFF2_ADR           (MXI_CAM2_BASE_ADR + CIF_CSC_OFF2_OFFSET)         
#define CIF2_CSC_OFF3_ADR           (MXI_CAM2_BASE_ADR + CIF_CSC_OFF3_OFFSET)         
#define CIF2_CSC_OFF4_ADR           (MXI_CAM2_BASE_ADR + CIF_CSC_OFF4_OFFSET)         
#define CIF2_OUTPUT_CFG_ADR         (MXI_CAM2_BASE_ADR + CIF_OUTPUT_CFG_OFFSET)       
#define CIF2_PREVIEW_CFG_ADR        (MXI_CAM2_BASE_ADR + CIF_PREVIEW_CFG_OFFSET)       
#define CIF2_FIFO_FLUSH_ADR         (MXI_CAM2_BASE_ADR + CIF_FIFO_FLUSH_OFFSET) 
#define CIF2_DMA0_CFG_ADR           (MXI_CAM2_BASE_ADR + CIF_DMA0_CFG_OFFSET)         
#define CIF2_DMA0_START_ADR_ADR     (MXI_CAM2_BASE_ADR + CIF_DMA0_START_ADR_OFFSET)   
#define CIF2_DMA0_LINE_OFF_ADR      (MXI_CAM2_BASE_ADR + CIF_DMA0_LINE_OFF_OFFSET)    
#define CIF2_DMA0_LINE_WIDTH_ADR    (MXI_CAM2_BASE_ADR + CIF_DMA0_LINE_WIDTH_OFFSET)    
#define CIF2_DMA0_START_SHADOW_ADR  (MXI_CAM2_BASE_ADR + CIF_DMA0_START_SHADOW_OFFSET) 
#define CIF2_DMA0_LEN_ADR           (MXI_CAM2_BASE_ADR + CIF_DMA0_LEN_OFFSET)         
#define CIF2_DMA0_LEN_SHADOW_ADR    (MXI_CAM2_BASE_ADR + CIF_DMA0_LEN_SHADOW_OFFSET)  
#define CIF2_DMA0_STATUS_ADR        (MXI_CAM2_BASE_ADR + CIF_DMA0_STATUS_OFFSET)      
#define CIF2_DMA1_CFG_ADR           (MXI_CAM2_BASE_ADR + CIF_DMA1_CFG_OFFSET)         
#define CIF2_DMA1_START_ADR_ADR     (MXI_CAM2_BASE_ADR + CIF_DMA1_START_ADR_OFFSET)   
#define CIF2_DMA1_LINE_OFF_ADR      (MXI_CAM2_BASE_ADR + CIF_DMA1_LINE_OFF_OFFSET)    
#define CIF2_DMA1_LINE_WIDTH_ADR    (MXI_CAM2_BASE_ADR + CIF_DMA1_LINE_WIDTH_OFFSET)    
#define CIF2_DMA1_START_SHADOW_ADR  (MXI_CAM2_BASE_ADR + CIF_DMA1_START_SHADOW_OFFSET) 
#define CIF2_DMA1_LEN_ADR           (MXI_CAM2_BASE_ADR + CIF_DMA1_LEN_OFFSET)         
#define CIF2_DMA1_LEN_SHADOW_ADR    (MXI_CAM2_BASE_ADR + CIF_DMA1_LEN_SHADOW_OFFSET)  
#define CIF2_DMA1_STATUS_ADR        (MXI_CAM2_BASE_ADR + CIF_DMA1_STATUS_OFFSET)      
#define CIF2_DMA2_CFG_ADR           (MXI_CAM2_BASE_ADR + CIF_DMA2_CFG_OFFSET)         
#define CIF2_DMA2_START_ADR_ADR     (MXI_CAM2_BASE_ADR + CIF_DMA2_START_ADR_OFFSET)   
#define CIF2_DMA2_LINE_OFF_ADR      (MXI_CAM2_BASE_ADR + CIF_DMA2_LINE_OFF_OFFSET)    
#define CIF2_DMA2_LINE_WIDTH_ADR    (MXI_CAM2_BASE_ADR + CIF_DMA2_LINE_WIDTH_OFFSET)    
#define CIF2_DMA2_START_SHADOW_ADR  (MXI_CAM2_BASE_ADR + CIF_DMA2_START_SHADOW_OFFSET) 
#define CIF2_DMA2_LEN_ADR           (MXI_CAM2_BASE_ADR + CIF_DMA2_LEN_OFFSET)         
#define CIF2_DMA2_LEN_SHADOW_ADR    (MXI_CAM2_BASE_ADR + CIF_DMA2_LEN_SHADOW_OFFSET)  
#define CIF2_DMA2_STATUS_ADR        (MXI_CAM2_BASE_ADR + CIF_DMA2_STATUS_OFFSET)      
#define CIF2_DMA3_CFG_ADR           (MXI_CAM2_BASE_ADR + CIF_DMA3_CFG_OFFSET)         
#define CIF2_DMA3_START_ADR_ADR     (MXI_CAM2_BASE_ADR + CIF_DMA3_START_ADR_OFFSET)   
#define CIF2_DMA3_LINE_OFF_ADR      (MXI_CAM2_BASE_ADR + CIF_DMA3_LINE_OFF_OFFSET)    
#define CIF2_DMA3_LINE_WIDTH_ADR    (MXI_CAM2_BASE_ADR + CIF_DMA3_LINE_WIDTH_OFFSET)    
#define CIF2_DMA3_START_SHADOW_ADR  (MXI_CAM2_BASE_ADR + CIF_DMA3_START_SHADOW_OFFSET) 
#define CIF2_DMA3_LEN_ADR           (MXI_CAM2_BASE_ADR + CIF_DMA3_LEN_OFFSET)         
#define CIF2_DMA3_LEN_SHADOW_ADR    (MXI_CAM2_BASE_ADR + CIF_DMA3_LEN_SHADOW_OFFSET)  
#define CIF2_DMA3_STATUS_ADR        (MXI_CAM2_BASE_ADR + CIF_DMA3_STATUS_OFFSET)      
#define CIF2_HSYNC_WIDTH_ADR        (MXI_CAM2_BASE_ADR + CIF_HSYNC_WIDTH_OFFSET)                 
#define CIF2_H_BACKPORCH_ADR        (MXI_CAM2_BASE_ADR + CIF_H_BACKPORCH_OFFSET)                 
#define CIF2_H_ACTIVEWIDTH_ADR      (MXI_CAM2_BASE_ADR + CIF_H_ACTIVEWIDTH_OFFSET)               
#define CIF2_H_FRONTPORCH_ADR       (MXI_CAM2_BASE_ADR + CIF_H_FRONTPORCH_OFFSET)                
#define CIF2_VSYNC_WIDTH_ADR        (MXI_CAM2_BASE_ADR + CIF_VSYNC_WIDTH_OFFSET)                 
#define CIF2_V_BACKPORCH_ADR        (MXI_CAM2_BASE_ADR + CIF_V_BACKPORCH_OFFSET)                 
#define CIF2_V_ACTIVEHEIGHT_ADR     (MXI_CAM2_BASE_ADR + CIF_V_ACTIVEHEIGHT_OFFSET)              
#define CIF2_V_FRONTPORCH_ADR       (MXI_CAM2_BASE_ADR + CIF_V_FRONTPORCH_OFFSET)                
#define CIF2_VSYNC_START_OFFSET_ADR (MXI_CAM2_BASE_ADR + CIF_VSYNC_START_OFFSET_OFFSET)          
#define CIF2_VSYNC_END_OFFSET_ADR   (MXI_CAM2_BASE_ADR + CIF_VSYNC_END_OFFSET_OFFSET)            
#define CIF2_PWM0_CTRL_ADR          (MXI_CAM2_BASE_ADR + CIF_PWM0_CTRL_OFFSET)            
#define CIF2_PWM0_RPT_LEADIN_ADR    (MXI_CAM2_BASE_ADR + CIF_PWM0_RPT_LEADIN_OFFSET)            
#define CIF2_PWM0_HIGH_LOW_ADR      (MXI_CAM2_BASE_ADR + CIF_PWM0_HIGH_LOW_OFFSET)            
#define CIF2_PWM1_CTRL_ADR          (MXI_CAM2_BASE_ADR + CIF_PWM1_CTRL_OFFSET)            
#define CIF2_PWM1_RPT_LEADIN_ADR    (MXI_CAM2_BASE_ADR + CIF_PWM1_RPT_LEADIN_OFFSET)            
#define CIF2_PWM1_HIGH_LOW_ADR      (MXI_CAM2_BASE_ADR + CIF_PWM1_HIGH_LOW_OFFSET)            
#define CIF2_PWM2_CTRL_ADR          (MXI_CAM2_BASE_ADR + CIF_PWM2_CTRL_OFFSET)            
#define CIF2_PWM2_RPT_LEADIN_ADR    (MXI_CAM2_BASE_ADR + CIF_PWM2_RPT_LEADIN_OFFSET)            
#define CIF2_PWM2_HIGH_LOW_ADR      (MXI_CAM2_BASE_ADR + CIF_PWM2_HIGH_LOW_OFFSET)            
#define LCD_CONTROL_OFFSET                     (0x000) 
#define LCD_INT_STATUS_OFFSET                  (0x008) 
#define LCD_INT_ENABLE_OFFSET                  (0x010) 
#define LCD_INT_CLEAR_OFFSET                   (0x018) 
#define LCD_LINE_COUNT_OFFSET                  (0x020) 
#define LCD_LINE_COMPARE_OFFSET                (0x028) 
#define LCD_VSTATUS_OFFSET                     (0x030) 
#define LCD_VSTATUS_COMPARE_OFFSET             (0x038) 
#define LCD_FIELD_INT_CFG_OFFSET               (0x058) 
#define LCD_FIFO_FLUSH_OFFSET                  (0x060) 
#define LCD_SCREEN_WIDTH_OFFSET                (0x040) 
#define LCD_SCREEN_HEIGHT_OFFSET               (0x048) 
#define LCD_BG_COLOUR_OFFSET                   (0x050) 
#define LCD_LAYER0_CFG_OFFSET                  (0x100) 
#define LCD_LAYER0_COL_START_OFFSET            (0x108) 
#define LCD_LAYER0_ROW_START_OFFSET            (0x110) 
#define LCD_LAYER0_WIDTH_OFFSET                (0x118) 
#define LCD_LAYER0_HEIGHT_OFFSET               (0x120) 
#define LCD_LAYER0_SCALE_CFG_OFFSET            (0x128) 
#define LCD_LAYER0_ALPHA_OFFSET                (0x130) 
#define LCD_LAYER0_INV_COLOUR_OFFSET           (0x138) 
#define LCD_LAYER0_TRANS_COLOUR_OFFSET         (0x140) 
#define LCD_LAYER0_CSC_COEFF11_OFFSET          (0x148) 
#define LCD_LAYER0_CSC_COEFF12_OFFSET          (0x150) 
#define LCD_LAYER0_CSC_COEFF13_OFFSET          (0x158) 
#define LCD_LAYER0_CSC_COEFF21_OFFSET          (0x160) 
#define LCD_LAYER0_CSC_COEFF22_OFFSET          (0x168) 
#define LCD_LAYER0_CSC_COEFF23_OFFSET          (0x170) 
#define LCD_LAYER0_CSC_COEFF31_OFFSET          (0x178) 
#define LCD_LAYER0_CSC_COEFF32_OFFSET          (0x180) 
#define LCD_LAYER0_CSC_COEFF33_OFFSET          (0x188) 
#define LCD_LAYER0_CSC_OFF1_OFFSET             (0x190) 
#define LCD_LAYER0_CSC_OFF2_OFFSET             (0x198) 
#define LCD_LAYER0_CSC_OFF3_OFFSET             (0x1a0) 
#define LCD_LAYER0_DMA_CFG_OFFSET              (0x1a8) 
#define LCD_LAYER0_DMA_START_ADR_OFFSET        (0x1b0) 
#define LCD_LAYER0_DMA_START_SHADOW_OFFSET     (0x1b8) 
#define LCD_LAYER0_DMA_LEN_OFFSET              (0x1c0) 
#define LCD_LAYER0_DMA_LEN_SHADOW_OFFSET       (0x1c8) 
#define LCD_LAYER0_DMA_STATUS_OFFSET           (0x1d0) 
#define LCD_LAYER0_DMA_LINE_WIDTH_OFFSET       (0x1d8) 
#define LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET     (0x1e0) 
#define LCD_LAYER0_DMA_FIFO_STATUS_OFFSET      (0x1e8) 
#define LCD_LAYER1_CFG_OFFSET                  (0x200) 
#define LCD_LAYER1_COL_START_OFFSET            (0x208) 
#define LCD_LAYER1_ROW_START_OFFSET            (0x210) 
#define LCD_LAYER1_WIDTH_OFFSET                (0x218) 
#define LCD_LAYER1_HEIGHT_OFFSET               (0x220) 
#define LCD_LAYER1_SCALE_CFG_OFFSET            (0x228) 
#define LCD_LAYER1_ALPHA_OFFSET                (0x230) 
#define LCD_LAYER1_INV_COLOUR_OFFSET           (0x238) 
#define LCD_LAYER1_TRANS_COLOUR_OFFSET         (0x240) 
#define LCD_LAYER1_CSC_COEFF11_OFFSET          (0x248) 
#define LCD_LAYER1_CSC_COEFF12_OFFSET          (0x250) 
#define LCD_LAYER1_CSC_COEFF13_OFFSET          (0x258) 
#define LCD_LAYER1_CSC_COEFF21_OFFSET          (0x260) 
#define LCD_LAYER1_CSC_COEFF22_OFFSET          (0x268) 
#define LCD_LAYER1_CSC_COEFF23_OFFSET          (0x270) 
#define LCD_LAYER1_CSC_COEFF31_OFFSET          (0x278) 
#define LCD_LAYER1_CSC_COEFF32_OFFSET          (0x280) 
#define LCD_LAYER1_CSC_COEFF33_OFFSET          (0x288) 
#define LCD_LAYER1_CSC_OFF1_OFFSET             (0x290) 
#define LCD_LAYER1_CSC_OFF2_OFFSET             (0x298) 
#define LCD_LAYER1_CSC_OFF3_OFFSET             (0x2a0) 
#define LCD_LAYER1_DMA_CFG_OFFSET              (0x2a8) 
#define LCD_LAYER1_DMA_START_ADR_OFFSET        (0x2b0) 
#define LCD_LAYER1_DMA_START_SHADOW_OFFSET     (0x2b8) 
#define LCD_LAYER1_DMA_LEN_OFFSET              (0x2c0) 
#define LCD_LAYER1_DMA_LEN_SHADOW_OFFSET       (0x2c8) 
#define LCD_LAYER1_DMA_STATUS_OFFSET           (0x2d0) 
#define LCD_LAYER1_DMA_LINE_WIDTH_OFFSET       (0x2d8) 
#define LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET     (0x2e0) 
#define LCD_LAYER1_DMA_FIFO_STATUS_OFFSET      (0x2e8) 
#define LCD_LAYER2_CFG_OFFSET                  (0x300) 
#define LCD_LAYER2_COL_START_OFFSET            (0x308) 
#define LCD_LAYER2_ROW_START_OFFSET            (0x310) 
#define LCD_LAYER2_WIDTH_OFFSET                (0x318) 
#define LCD_LAYER2_HEIGHT_OFFSET               (0x320) 
#define LCD_LAYER2_SCALE_CFG_OFFSET            (0x328) 
#define LCD_LAYER2_ALPHA_OFFSET                (0x330) 
#define LCD_LAYER2_INV_COLOUR_OFFSET           (0x338) 
#define LCD_LAYER2_TRANS_COLOUR_OFFSET         (0x340) 
#define LCD_LAYER2_CSC_COEFF11_OFFSET          (0x348) 
#define LCD_LAYER2_CSC_COEFF12_OFFSET          (0x350) 
#define LCD_LAYER2_CSC_COEFF13_OFFSET          (0x358) 
#define LCD_LAYER2_CSC_COEFF21_OFFSET          (0x360) 
#define LCD_LAYER2_CSC_COEFF22_OFFSET          (0x368) 
#define LCD_LAYER2_CSC_COEFF23_OFFSET          (0x370) 
#define LCD_LAYER2_CSC_COEFF31_OFFSET          (0x378) 
#define LCD_LAYER2_CSC_COEFF32_OFFSET          (0x380) 
#define LCD_LAYER2_CSC_COEFF33_OFFSET          (0x388) 
#define LCD_LAYER2_CSC_OFF1_OFFSET             (0x390) 
#define LCD_LAYER2_CSC_OFF2_OFFSET             (0x398) 
#define LCD_LAYER2_CSC_OFF3_OFFSET             (0x3a0) 
#define LCD_LAYER2_DMA_CFG_OFFSET              (0x3a8) 
#define LCD_LAYER2_DMA_START_ADR_OFFSET        (0x3b0) 
#define LCD_LAYER2_DMA_START_SHADOW_OFFSET     (0x3b8) 
#define LCD_LAYER2_DMA_LEN_OFFSET              (0x3c0) 
#define LCD_LAYER2_DMA_LEN_SHADOW_OFFSET       (0x3c8) 
#define LCD_LAYER2_DMA_STATUS_OFFSET           (0x3d0) 
#define LCD_LAYER2_DMA_LINE_WIDTH_OFFSET       (0x3d8) 
#define LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET     (0x3e0) 
#define LCD_LAYER2_DMA_FIFO_STATUS_OFFSET      (0x3e8) 
#define LCD_LAYER3_CFG_OFFSET                  (0x400) 
#define LCD_LAYER3_COL_START_OFFSET            (0x408) 
#define LCD_LAYER3_ROW_START_OFFSET            (0x410) 
#define LCD_LAYER3_WIDTH_OFFSET                (0x418) 
#define LCD_LAYER3_HEIGHT_OFFSET               (0x420) 
#define LCD_LAYER3_SCALE_CFG_OFFSET            (0x428) 
#define LCD_LAYER3_ALPHA_OFFSET                (0x430) 
#define LCD_LAYER3_INV_COLOUR_OFFSET           (0x438) 
#define LCD_LAYER3_TRANS_COLOUR_OFFSET         (0x440) 
#define LCD_LAYER3_CSC_COEFF11_OFFSET          (0x448) 
#define LCD_LAYER3_CSC_COEFF12_OFFSET          (0x450) 
#define LCD_LAYER3_CSC_COEFF13_OFFSET          (0x458) 
#define LCD_LAYER3_CSC_COEFF21_OFFSET          (0x460) 
#define LCD_LAYER3_CSC_COEFF22_OFFSET          (0x468) 
#define LCD_LAYER3_CSC_COEFF23_OFFSET          (0x470) 
#define LCD_LAYER3_CSC_COEFF31_OFFSET          (0x478) 
#define LCD_LAYER3_CSC_COEFF32_OFFSET          (0x480) 
#define LCD_LAYER3_CSC_COEFF33_OFFSET          (0x488) 
#define LCD_LAYER3_CSC_OFF1_OFFSET             (0x490) 
#define LCD_LAYER3_CSC_OFF2_OFFSET             (0x498) 
#define LCD_LAYER3_CSC_OFF3_OFFSET             (0x4a0) 
#define LCD_LAYER3_DMA_CFG_OFFSET              (0x4a8) 
#define LCD_LAYER3_DMA_START_ADR_OFFSET        (0x4b0) 
#define LCD_LAYER3_DMA_START_SHADOW_OFFSET     (0x4b8) 
#define LCD_LAYER3_DMA_LEN_OFFSET              (0x4c0) 
#define LCD_LAYER3_DMA_LEN_SHADOW_OFFSET       (0x4c8) 
#define LCD_LAYER3_DMA_STATUS_OFFSET           (0x4d0) 
#define LCD_LAYER3_DMA_LINE_WIDTH_OFFSET       (0x4d8) 
#define LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET     (0x4e0) 
#define LCD_LAYER3_DMA_FIFO_STATUS_OFFSET      (0x4e8) 
#define LCD_LAYER2_CLUT0_OFFSET                (0x500) 
#define LCD_LAYER2_CLUT1_OFFSET                (0x508) 
#define LCD_LAYER2_CLUT2_OFFSET                (0x510) 
#define LCD_LAYER2_CLUT3_OFFSET                (0x518) 
#define LCD_LAYER2_CLUT4_OFFSET                (0x520) 
#define LCD_LAYER2_CLUT5_OFFSET                (0x528) 
#define LCD_LAYER2_CLUT6_OFFSET                (0x530) 
#define LCD_LAYER2_CLUT7_OFFSET                (0x538) 
#define LCD_LAYER2_CLUT8_OFFSET                (0x540) 
#define LCD_LAYER2_CLUT9_OFFSET                (0x548) 
#define LCD_LAYER2_CLUT10_OFFSET               (0x550) 
#define LCD_LAYER2_CLUT11_OFFSET               (0x558) 
#define LCD_LAYER2_CLUT12_OFFSET               (0x560) 
#define LCD_LAYER2_CLUT13_OFFSET               (0x568) 
#define LCD_LAYER2_CLUT14_OFFSET               (0x570) 
#define LCD_LAYER2_CLUT15_OFFSET               (0x578) 
#define LCD_LAYER3_CLUT0_OFFSET                (0x580) 
#define LCD_LAYER3_CLUT1_OFFSET                (0x588) 
#define LCD_LAYER3_CLUT2_OFFSET                (0x590) 
#define LCD_LAYER3_CLUT3_OFFSET                (0x598) 
#define LCD_LAYER3_CLUT4_OFFSET                (0x5a0) 
#define LCD_LAYER3_CLUT5_OFFSET                (0x5a8) 
#define LCD_LAYER3_CLUT6_OFFSET                (0x5b0) 
#define LCD_LAYER3_CLUT7_OFFSET                (0x5b8) 
#define LCD_LAYER3_CLUT8_OFFSET                (0x5c0) 
#define LCD_LAYER3_CLUT9_OFFSET                (0x5c8) 
#define LCD_LAYER3_CLUT10_OFFSET               (0x5d0) 
#define LCD_LAYER3_CLUT11_OFFSET               (0x5d8) 
#define LCD_LAYER3_CLUT12_OFFSET               (0x5e0) 
#define LCD_LAYER3_CLUT13_OFFSET               (0x5e8) 
#define LCD_LAYER3_CLUT14_OFFSET               (0x5f0) 
#define LCD_LAYER3_CLUT15_OFFSET               (0x5f8) 
#define LCD_LAYER0_DMA_START_CB_ADR_OFFSET     (0x600) 
#define LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET  (0x608) 
#define LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET    (0x610) 
#define LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET  (0x618) 
#define LCD_LAYER0_DMA_START_CR_ADR_OFFSET     (0x620) 
#define LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET  (0x628) 
#define LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET    (0x630) 
#define LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET  (0x638) 
#define LCD_LAYER1_DMA_START_CB_ADR_OFFSET     (0x640) 
#define LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET  (0x648) 
#define LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET    (0x650) 
#define LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET  (0x658) 
#define LCD_LAYER1_DMA_START_CR_ADR_OFFSET     (0x660) 
#define LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET  (0x668) 
#define LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET    (0x670) 
#define LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET  (0x678) 
#define LCD_OUT_FORMAT_CFG_OFFSET              (0x680) 
#define LCD_HSYNC_WIDTH_OFFSET                 (0x688) 
#define LCD_H_BACKPORCH_OFFSET                 (0x690) 
#define LCD_H_ACTIVEWIDTH_OFFSET               (0x698) 
#define LCD_H_FRONTPORCH_OFFSET                (0x6a0) 
#define LCD_VSYNC_WIDTH_OFFSET                 (0x6a8) 
#define LCD_V_BACKPORCH_OFFSET                 (0x6b0) 
#define LCD_V_ACTIVEHEIGHT_OFFSET              (0x6b8) 
#define LCD_V_FRONTPORCH_OFFSET                (0x6c0) 
#define LCD_VSYNC_START_OFFSET_OFFSET          (0x6c8) 
#define LCD_VSYNC_END_OFFSET_OFFSET            (0x6d0) 
#define LCD_V_BACKPORCH_EVEN_OFFSET            (0x6d8) 
#define LCD_VSYNC_WIDTH_EVEN_OFFSET            (0x6e0) 
#define LCD_V_ACTIVEHEIGHT_EVEN_OFFSET         (0x6e8) 
#define LCD_V_FRONTPORCH_EVEN_OFFSET           (0x6f0) 
#define LCD_VSYNC_START_OFFSET_EVEN_OFFSET     (0x6f8) 
#define LCD_VSYNC_END_OFFSET_EVEN_OFFSET       (0x700) 
#define LCD_TIMING_GEN_TRIG_OFFSET             (0x708) 
#define LCD_PWM0_CTRL_OFFSET                   (0x710) 
#define LCD_PWM0_RPT_LEADIN_OFFSET             (0x718) 
#define LCD_PWM0_HIGH_LOW_OFFSET               (0x720) 
#define LCD_PWM1_CTRL_OFFSET                   (0x730) 
#define LCD_PWM1_RPT_LEADIN_OFFSET             (0x738) 
#define LCD_PWM1_HIGH_LOW_OFFSET               (0x740) 
#define LCD_PWM2_CTRL_OFFSET                   (0x750) 
#define LCD_PWM2_RPT_LEADIN_OFFSET             (0x758) 
#define LCD_PWM2_HIGH_LOW_OFFSET               (0x760) 
#define LCD_LAYER0_FIFO_DIRECT0_OFFSET         (0x800) 
#define LCD_LAYER0_FIFO_DIRECT1_OFFSET         (0x808) 
#define LCD_LAYER0_FIFO_DIRECT2_OFFSET         (0x810) 
#define LCD_LAYER0_FIFO_DIRECT3_OFFSET         (0x818) 
#define LCD_LAYER0_FIFO_DIRECT4_OFFSET         (0x820) 
#define LCD_LAYER0_FIFO_DIRECT5_OFFSET         (0x828) 
#define LCD_LAYER0_FIFO_DIRECT6_OFFSET         (0x830) 
#define LCD_LAYER0_FIFO_DIRECT7_OFFSET         (0x838) 
#define LCD_LAYER0_FIFO_DIRECT8_OFFSET         (0x840) 
#define LCD_LAYER0_FIFO_DIRECT9_OFFSET         (0x848) 
#define LCD_LAYER0_FIFO_DIRECT10_OFFSET        (0x850) 
#define LCD_LAYER0_FIFO_DIRECT11_OFFSET        (0x858) 
#define LCD_LAYER0_FIFO_DIRECT12_OFFSET        (0x860) 
#define LCD_LAYER0_FIFO_DIRECT13_OFFSET        (0x868) 
#define LCD_LAYER0_FIFO_DIRECT14_OFFSET        (0x870) 
#define LCD_LAYER0_FIFO_DIRECT15_OFFSET        (0x878)                                                        
#define LCD_I80_CONTROL_OFFSET                 (0x880)                                                        
#define LCD_I80_TIMING_OFFSET                  (0x888)                                                        
#define LCD_I80_COMMAND_OFFSET                 (0x890)                                                        
#define LCD_I80_READ_DATA_OFFSET               (0x898)                                                        
#define LCD1_CONTROL_ADR                     (MXI_DISP1_BASE_ADR + LCD_CONTROL_OFFSET)                     
#define LCD1_INT_STATUS_ADR                  (MXI_DISP1_BASE_ADR + LCD_INT_STATUS_OFFSET)                  
#define LCD1_INT_ENABLE_ADR                  (MXI_DISP1_BASE_ADR + LCD_INT_ENABLE_OFFSET)                  
#define LCD1_INT_CLEAR_ADR                   (MXI_DISP1_BASE_ADR + LCD_INT_CLEAR_OFFSET)                   
#define LCD1_LINE_COUNT_ADR                  (MXI_DISP1_BASE_ADR + LCD_LINE_COUNT_OFFSET)                  
#define LCD1_LINE_COMPARE_ADR                (MXI_DISP1_BASE_ADR + LCD_LINE_COMPARE_OFFSET)                  
#define LCD1_VSTATUS_ADR                     (MXI_DISP1_BASE_ADR + LCD_VSTATUS_OFFSET)                     
#define LCD1_VSTATUS_COMPARE_ADR             (MXI_DISP1_BASE_ADR + LCD_VSTATUS_COMPARE_OFFSET) 
#define LCD1_FIELD_INT_CFG_ADR               (MXI_DISP1_BASE_ADR + LCD_FIELD_INT_CFG_OFFSET) 
#define LCD1_FIFO_FLUSH_ADR                  (MXI_DISP1_BASE_ADR + LCD_FIFO_FLUSH_OFFSET)         
#define LCD1_SCREEN_WIDTH_ADR                (MXI_DISP1_BASE_ADR + LCD_SCREEN_WIDTH_OFFSET)                
#define LCD1_SCREEN_HEIGHT_ADR               (MXI_DISP1_BASE_ADR + LCD_SCREEN_HEIGHT_OFFSET)               
#define LCD1_BG_COLOUR_ADR                   (MXI_DISP1_BASE_ADR + LCD_BG_COLOUR_OFFSET)                   
#define LCD1_LAYER0_CFG_ADR                  (MXI_DISP1_BASE_ADR + LCD_LAYER0_CFG_OFFSET)                  
#define LCD1_LAYER0_COL_START_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER0_COL_START_OFFSET)            
#define LCD1_LAYER0_ROW_START_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER0_ROW_START_OFFSET)            
#define LCD1_LAYER0_WIDTH_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER0_WIDTH_OFFSET)                
#define LCD1_LAYER0_HEIGHT_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER0_HEIGHT_OFFSET)               
#define LCD1_LAYER0_SCALE_CFG_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER0_SCALE_CFG_OFFSET)            
#define LCD1_LAYER0_ALPHA_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER0_ALPHA_OFFSET)                
#define LCD1_LAYER0_INV_COLOUR_ADR           (MXI_DISP1_BASE_ADR + LCD_LAYER0_INV_COLOUR_OFFSET)           
#define LCD1_LAYER0_TRANS_COLOUR_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_TRANS_COLOUR_OFFSET)         
#define LCD1_LAYER0_CSC_COEFF11_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF11_OFFSET)          
#define LCD1_LAYER0_CSC_COEFF12_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF12_OFFSET)          
#define LCD1_LAYER0_CSC_COEFF13_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF13_OFFSET)          
#define LCD1_LAYER0_CSC_COEFF21_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF21_OFFSET)          
#define LCD1_LAYER0_CSC_COEFF22_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF22_OFFSET)          
#define LCD1_LAYER0_CSC_COEFF23_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF23_OFFSET)          
#define LCD1_LAYER0_CSC_COEFF31_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF31_OFFSET)          
#define LCD1_LAYER0_CSC_COEFF32_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF32_OFFSET)          
#define LCD1_LAYER0_CSC_COEFF33_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_COEFF33_OFFSET)          
#define LCD1_LAYER0_CSC_OFF1_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_OFF1_OFFSET)   
#define LCD1_LAYER0_CSC_OFF2_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_OFF2_OFFSET)   
#define LCD1_LAYER0_CSC_OFF3_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER0_CSC_OFF3_OFFSET)   
#define LCD1_LAYER0_DMA_CFG_ADR              (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_CFG_OFFSET)              
#define LCD1_LAYER0_DMA_START_ADR_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_START_ADR_OFFSET)        
#define LCD1_LAYER0_DMA_START_SHADOW_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_START_SHADOW_OFFSET)     
#define LCD1_LAYER0_DMA_LEN_ADR              (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_LEN_OFFSET)              
#define LCD1_LAYER0_DMA_LEN_SHADOW_ADR       (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_LEN_SHADOW_OFFSET)       
#define LCD1_LAYER0_DMA_STATUS_ADR           (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_STATUS_OFFSET)           
#define LCD1_LAYER0_DMA_LINE_WIDTH_ADR       (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_LINE_WIDTH_OFFSET)       
#define LCD1_LAYER0_DMA_LINE_VSTRIDE_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET)     
#define LCD1_LAYER0_DMA_START_CB_ADR_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_START_CB_ADR_OFFSET)     
#define LCD1_LAYER0_DMA_START_CB_SHADOW_ADR  (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET)  
#define LCD1_LAYER0_DMA_CB_LINE_WIDTH_ADR    (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET)    
#define LCD1_LAYER0_DMA_CB_LINE_VSTRIDE_ADR  (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET)  
#define LCD1_LAYER0_DMA_START_CR_ADR_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_START_CR_ADR_OFFSET)     
#define LCD1_LAYER0_DMA_START_CR_SHADOW_ADR  (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET)  
#define LCD1_LAYER0_DMA_CR_LINE_WIDTH_ADR    (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET)    
#define LCD1_LAYER0_DMA_CR_LINE_VSTRIDE_ADR  (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET)  
#define LCD1_LAYER0_DMA_FIFO_STATUS_ADR      (MXI_DISP1_BASE_ADR + LCD_LAYER0_DMA_FIFO_STATUS_OFFSET)              
#define LCD1_LAYER1_CFG_ADR                  (MXI_DISP1_BASE_ADR + LCD_LAYER1_CFG_OFFSET)                  
#define LCD1_LAYER1_COL_START_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER1_COL_START_OFFSET)            
#define LCD1_LAYER1_ROW_START_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER1_ROW_START_OFFSET)            
#define LCD1_LAYER1_WIDTH_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER1_WIDTH_OFFSET)                
#define LCD1_LAYER1_HEIGHT_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER1_HEIGHT_OFFSET)               
#define LCD1_LAYER1_SCALE_CFG_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER1_SCALE_CFG_OFFSET)            
#define LCD1_LAYER1_ALPHA_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER1_ALPHA_OFFSET)                
#define LCD1_LAYER1_INV_COLOUR_ADR           (MXI_DISP1_BASE_ADR + LCD_LAYER1_INV_COLOUR_OFFSET)           
#define LCD1_LAYER1_TRANS_COLOUR_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER1_TRANS_COLOUR_OFFSET)         
#define LCD1_LAYER1_CSC_COEFF11_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF11_OFFSET)          
#define LCD1_LAYER1_CSC_COEFF12_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF12_OFFSET)          
#define LCD1_LAYER1_CSC_COEFF13_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF13_OFFSET)          
#define LCD1_LAYER1_CSC_COEFF21_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF21_OFFSET)          
#define LCD1_LAYER1_CSC_COEFF22_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF22_OFFSET)          
#define LCD1_LAYER1_CSC_COEFF23_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF23_OFFSET)          
#define LCD1_LAYER1_CSC_COEFF31_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF31_OFFSET)          
#define LCD1_LAYER1_CSC_COEFF32_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF32_OFFSET)          
#define LCD1_LAYER1_CSC_COEFF33_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_COEFF33_OFFSET)          
#define LCD1_LAYER1_CSC_OFF1_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_OFF1_OFFSET)   
#define LCD1_LAYER1_CSC_OFF2_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_OFF2_OFFSET)   
#define LCD1_LAYER1_CSC_OFF3_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER1_CSC_OFF3_OFFSET)   
#define LCD1_LAYER1_DMA_CFG_ADR              (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_CFG_OFFSET)              
#define LCD1_LAYER1_DMA_START_ADR_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_START_ADR_OFFSET)        
#define LCD1_LAYER1_DMA_START_SHADOW_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_START_SHADOW_OFFSET)     
#define LCD1_LAYER1_DMA_LEN_ADR              (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_LEN_OFFSET)              
#define LCD1_LAYER1_DMA_LEN_SHADOW_ADR       (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_LEN_SHADOW_OFFSET)       
#define LCD1_LAYER1_DMA_STATUS_ADR           (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_STATUS_OFFSET)           
#define LCD1_LAYER1_DMA_LINE_WIDTH_ADR       (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_LINE_WIDTH_OFFSET)       
#define LCD1_LAYER1_DMA_LINE_VSTRIDE_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET)     
#define LCD1_LAYER1_DMA_START_CB_ADR_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_START_CB_ADR_OFFSET)     
#define LCD1_LAYER1_DMA_START_CB_SHADOW_ADR  (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET)  
#define LCD1_LAYER1_DMA_CB_LINE_WIDTH_ADR    (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET)    
#define LCD1_LAYER1_DMA_CB_LINE_VSTRIDE_ADR  (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET)  
#define LCD1_LAYER1_DMA_START_CR_ADR_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_START_CR_ADR_OFFSET)     
#define LCD1_LAYER1_DMA_START_CR_SHADOW_ADR  (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET)  
#define LCD1_LAYER1_DMA_CR_LINE_WIDTH_ADR    (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET)    
#define LCD1_LAYER1_DMA_CR_LINE_VSTRIDE_ADR  (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET)  
#define LCD1_LAYER1_DMA_FIFO_STATUS_ADR      (MXI_DISP1_BASE_ADR + LCD_LAYER1_DMA_FIFO_STATUS_OFFSET)              
#define LCD1_LAYER2_CFG_ADR                  (MXI_DISP1_BASE_ADR + LCD_LAYER2_CFG_OFFSET)                  
#define LCD1_LAYER2_COL_START_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER2_COL_START_OFFSET)            
#define LCD1_LAYER2_ROW_START_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER2_ROW_START_OFFSET)            
#define LCD1_LAYER2_WIDTH_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_WIDTH_OFFSET)                
#define LCD1_LAYER2_HEIGHT_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER2_HEIGHT_OFFSET)               
#define LCD1_LAYER2_SCALE_CFG_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER2_SCALE_CFG_OFFSET)            
#define LCD1_LAYER2_ALPHA_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_ALPHA_OFFSET)                
#define LCD1_LAYER2_INV_COLOUR_ADR           (MXI_DISP1_BASE_ADR + LCD_LAYER2_INV_COLOUR_OFFSET)           
#define LCD1_LAYER2_TRANS_COLOUR_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER2_TRANS_COLOUR_OFFSET)         
#define LCD1_LAYER2_CSC_COEFF11_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF11_OFFSET)          
#define LCD1_LAYER2_CSC_COEFF12_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF12_OFFSET)          
#define LCD1_LAYER2_CSC_COEFF13_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF13_OFFSET)          
#define LCD1_LAYER2_CSC_COEFF21_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF21_OFFSET)          
#define LCD1_LAYER2_CSC_COEFF22_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF22_OFFSET)          
#define LCD1_LAYER2_CSC_COEFF23_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF23_OFFSET)          
#define LCD1_LAYER2_CSC_COEFF31_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF31_OFFSET)          
#define LCD1_LAYER2_CSC_COEFF32_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF32_OFFSET)          
#define LCD1_LAYER2_CSC_COEFF33_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_COEFF33_OFFSET)          
#define LCD1_LAYER2_CSC_OFF1_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_OFF1_OFFSET)   
#define LCD1_LAYER2_CSC_OFF2_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_OFF2_OFFSET)   
#define LCD1_LAYER2_CSC_OFF3_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER2_CSC_OFF3_OFFSET)   
#define LCD1_LAYER2_DMA_CFG_ADR              (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_CFG_OFFSET)    
#define LCD1_LAYER2_DMA_START_ADR_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_START_ADR_OFFSET)        
#define LCD1_LAYER2_DMA_START_SHADOW_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_START_SHADOW_OFFSET)     
#define LCD1_LAYER2_DMA_LEN_ADR              (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_LEN_OFFSET)              
#define LCD1_LAYER2_DMA_LEN_SHADOW_ADR       (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_LEN_SHADOW_OFFSET)       
#define LCD1_LAYER2_DMA_STATUS_ADR           (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_STATUS_OFFSET)           
#define LCD1_LAYER2_DMA_LINE_WIDTH_ADR       (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_LINE_WIDTH_OFFSET) 
#define LCD1_LAYER2_DMA_LINE_VSTRIDE_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET)           
#define LCD1_LAYER2_DMA_FIFO_STATUS_ADR      (MXI_DISP1_BASE_ADR + LCD_LAYER2_DMA_FIFO_STATUS_OFFSET)              
#define LCD1_LAYER2_CLUT0_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT0_OFFSET)                
#define LCD1_LAYER2_CLUT1_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT1_OFFSET)                
#define LCD1_LAYER2_CLUT2_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT2_OFFSET)                
#define LCD1_LAYER2_CLUT3_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT3_OFFSET)                
#define LCD1_LAYER2_CLUT4_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT4_OFFSET)                
#define LCD1_LAYER2_CLUT5_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT5_OFFSET)                
#define LCD1_LAYER2_CLUT6_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT6_OFFSET)                
#define LCD1_LAYER2_CLUT7_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT7_OFFSET)                
#define LCD1_LAYER2_CLUT8_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT8_OFFSET)                
#define LCD1_LAYER2_CLUT9_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT9_OFFSET)                
#define LCD1_LAYER2_CLUT10_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT10_OFFSET)               
#define LCD1_LAYER2_CLUT11_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT11_OFFSET)               
#define LCD1_LAYER2_CLUT12_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT12_OFFSET)               
#define LCD1_LAYER2_CLUT13_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT13_OFFSET)               
#define LCD1_LAYER2_CLUT14_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT14_OFFSET)               
#define LCD1_LAYER2_CLUT15_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER2_CLUT15_OFFSET)               
#define LCD1_LAYER3_CFG_ADR                  (MXI_DISP1_BASE_ADR + LCD_LAYER3_CFG_OFFSET)                  
#define LCD1_LAYER3_COL_START_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER3_COL_START_OFFSET)            
#define LCD1_LAYER3_ROW_START_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER3_ROW_START_OFFSET)            
#define LCD1_LAYER3_WIDTH_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_WIDTH_OFFSET)                
#define LCD1_LAYER3_HEIGHT_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER3_HEIGHT_OFFSET)               
#define LCD1_LAYER3_SCALE_CFG_ADR            (MXI_DISP1_BASE_ADR + LCD_LAYER3_SCALE_CFG_OFFSET)            
#define LCD1_LAYER3_ALPHA_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_ALPHA_OFFSET)                
#define LCD1_LAYER3_INV_COLOUR_ADR           (MXI_DISP1_BASE_ADR + LCD_LAYER3_INV_COLOUR_OFFSET)           
#define LCD1_LAYER3_TRANS_COLOUR_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER3_TRANS_COLOUR_OFFSET)         
#define LCD1_LAYER3_CSC_COEFF11_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF11_OFFSET)          
#define LCD1_LAYER3_CSC_COEFF12_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF12_OFFSET)          
#define LCD1_LAYER3_CSC_COEFF13_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF13_OFFSET)          
#define LCD1_LAYER3_CSC_COEFF21_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF21_OFFSET)          
#define LCD1_LAYER3_CSC_COEFF22_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF22_OFFSET)          
#define LCD1_LAYER3_CSC_COEFF23_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF23_OFFSET)          
#define LCD1_LAYER3_CSC_COEFF31_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF31_OFFSET)          
#define LCD1_LAYER3_CSC_COEFF32_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF32_OFFSET)          
#define LCD1_LAYER3_CSC_COEFF33_ADR          (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_COEFF33_OFFSET)          
#define LCD1_LAYER3_CSC_OFF1_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_OFF1_OFFSET)   
#define LCD1_LAYER3_CSC_OFF2_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_OFF2_OFFSET)   
#define LCD1_LAYER3_CSC_OFF3_ADR             (MXI_DISP1_BASE_ADR + LCD_LAYER3_CSC_OFF3_OFFSET)   
#define LCD1_LAYER3_DMA_CFG_ADR              (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_CFG_OFFSET)              
#define LCD1_LAYER3_DMA_START_ADR_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_START_ADR_OFFSET)        
#define LCD1_LAYER3_DMA_START_SHADOW_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_START_SHADOW_OFFSET)     
#define LCD1_LAYER3_DMA_LEN_ADR              (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_LEN_OFFSET)              
#define LCD1_LAYER3_DMA_LEN_SHADOW_ADR       (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_LEN_SHADOW_OFFSET)       
#define LCD1_LAYER3_DMA_STATUS_ADR           (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_STATUS_OFFSET)           
#define LCD1_LAYER3_DMA_LINE_WIDTH_ADR       (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_LINE_WIDTH_OFFSET) 
#define LCD1_LAYER3_DMA_LINE_VSTRIDE_ADR     (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET)           
#define LCD1_LAYER3_DMA_FIFO_STATUS_ADR      (MXI_DISP1_BASE_ADR + LCD_LAYER3_DMA_FIFO_STATUS_OFFSET)              
#define LCD1_LAYER3_CLUT0_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT0_OFFSET)                
#define LCD1_LAYER3_CLUT1_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT1_OFFSET)                
#define LCD1_LAYER3_CLUT2_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT2_OFFSET)                
#define LCD1_LAYER3_CLUT3_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT3_OFFSET)                
#define LCD1_LAYER3_CLUT4_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT4_OFFSET)                
#define LCD1_LAYER3_CLUT5_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT5_OFFSET)                
#define LCD1_LAYER3_CLUT6_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT6_OFFSET)                
#define LCD1_LAYER3_CLUT7_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT7_OFFSET)                
#define LCD1_LAYER3_CLUT8_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT8_OFFSET)                
#define LCD1_LAYER3_CLUT9_ADR                (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT9_OFFSET)                
#define LCD1_LAYER3_CLUT10_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT10_OFFSET)               
#define LCD1_LAYER3_CLUT11_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT11_OFFSET)               
#define LCD1_LAYER3_CLUT12_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT12_OFFSET)               
#define LCD1_LAYER3_CLUT13_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT13_OFFSET)               
#define LCD1_LAYER3_CLUT14_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT14_OFFSET)               
#define LCD1_LAYER3_CLUT15_ADR               (MXI_DISP1_BASE_ADR + LCD_LAYER3_CLUT15_OFFSET)               
#define LCD1_OUT_FORMAT_CFG_ADR              (MXI_DISP1_BASE_ADR + LCD_OUT_FORMAT_CFG_OFFSET)              
#define LCD1_HSYNC_WIDTH_ADR                 (MXI_DISP1_BASE_ADR + LCD_HSYNC_WIDTH_OFFSET)                  
#define LCD1_H_BACKPORCH_ADR                 (MXI_DISP1_BASE_ADR + LCD_H_BACKPORCH_OFFSET)                  
#define LCD1_H_ACTIVEWIDTH_ADR               (MXI_DISP1_BASE_ADR + LCD_H_ACTIVEWIDTH_OFFSET)                
#define LCD1_H_FRONTPORCH_ADR                (MXI_DISP1_BASE_ADR + LCD_H_FRONTPORCH_OFFSET)                 
#define LCD1_VSYNC_WIDTH_ADR                 (MXI_DISP1_BASE_ADR + LCD_VSYNC_WIDTH_OFFSET)                  
#define LCD1_V_BACKPORCH_ADR                 (MXI_DISP1_BASE_ADR + LCD_V_BACKPORCH_OFFSET)                  
#define LCD1_V_ACTIVEHEIGHT_ADR              (MXI_DISP1_BASE_ADR + LCD_V_ACTIVEHEIGHT_OFFSET)               
#define LCD1_V_FRONTPORCH_ADR                (MXI_DISP1_BASE_ADR + LCD_V_FRONTPORCH_OFFSET)                 
#define LCD1_VSYNC_START_OFFSET_ADR          (MXI_DISP1_BASE_ADR + LCD_VSYNC_START_OFFSET_OFFSET)           
#define LCD1_VSYNC_END_OFFSET_ADR            (MXI_DISP1_BASE_ADR + LCD_VSYNC_END_OFFSET_OFFSET)             
#define LCD1_V_BACKPORCH_EVEN_ADR            (MXI_DISP1_BASE_ADR + LCD_V_BACKPORCH_EVEN_OFFSET)             
#define LCD1_VSYNC_WIDTH_EVEN_ADR            (MXI_DISP1_BASE_ADR + LCD_VSYNC_WIDTH_EVEN_OFFSET)             
#define LCD1_V_ACTIVEHEIGHT_EVEN_ADR         (MXI_DISP1_BASE_ADR + LCD_V_ACTIVEHEIGHT_EVEN_OFFSET)          
#define LCD1_V_FRONTPORCH_EVEN_ADR           (MXI_DISP1_BASE_ADR + LCD_V_FRONTPORCH_EVEN_OFFSET)            
#define LCD1_VSYNC_START_OFFSET_EVEN_ADR     (MXI_DISP1_BASE_ADR + LCD_VSYNC_START_OFFSET_EVEN_OFFSET)           
#define LCD1_VSYNC_END_OFFSET_EVEN_ADR       (MXI_DISP1_BASE_ADR + LCD_VSYNC_END_OFFSET_EVEN_OFFSET)             
#define LCD1_TIMING_GEN_TRIG_ADR             (MXI_DISP1_BASE_ADR + LCD_TIMING_GEN_TRIG_OFFSET)            
#define LCD1_PWM0_CTRL_ADR                   (MXI_DISP1_BASE_ADR + LCD_PWM0_CTRL_OFFSET) 
#define LCD1_PWM0_RPT_LEADIN_ADR             (MXI_DISP1_BASE_ADR + LCD_PWM0_RPT_LEADIN_OFFSET) 
#define LCD1_PWM0_HIGH_LOW_ADR               (MXI_DISP1_BASE_ADR + LCD_PWM0_HIGH_LOW_OFFSET) 
#define LCD1_PWM1_CTRL_ADR                   (MXI_DISP1_BASE_ADR + LCD_PWM1_CTRL_OFFSET) 
#define LCD1_PWM1_RPT_LEADIN_ADR             (MXI_DISP1_BASE_ADR + LCD_PWM1_RPT_LEADIN_OFFSET) 
#define LCD1_PWM1_HIGH_LOW_ADR               (MXI_DISP1_BASE_ADR + LCD_PWM1_HIGH_LOW_OFFSET) 
#define LCD1_PWM2_CTRL_ADR                   (MXI_DISP1_BASE_ADR + LCD_PWM2_CTRL_OFFSET) 
#define LCD1_PWM2_RPT_LEADIN_ADR             (MXI_DISP1_BASE_ADR + LCD_PWM2_RPT_LEADIN_OFFSET) 
#define LCD1_PWM2_HIGH_LOW_ADR               (MXI_DISP1_BASE_ADR + LCD_PWM2_HIGH_LOW_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT0_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT0_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT1_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT1_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT2_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT2_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT3_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT3_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT4_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT4_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT5_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT5_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT6_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT6_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT7_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT7_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT8_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT8_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT9_ADR         (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT9_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT10_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT10_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT11_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT11_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT12_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT12_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT13_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT13_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT14_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT14_OFFSET) 
#define LCD1_LAYER0_FIFO_DIRECT15_ADR        (MXI_DISP1_BASE_ADR + LCD_LAYER0_FIFO_DIRECT15_OFFSET) 
#define LCD1_I80_CONTROL_ADR                 (MXI_DISP1_BASE_ADR + LCD_I80_CONTROL_OFFSET) 
#define LCD1_I80_TIMING_ADR                  (MXI_DISP1_BASE_ADR + LCD_I80_TIMING_OFFSET) 
#define LCD1_I80_COMMAND_ADR                 (MXI_DISP1_BASE_ADR + LCD_I80_COMMAND_OFFSET) 
#define LCD1_I80_READ_DATA_ADR               (MXI_DISP1_BASE_ADR + LCD_I80_READ_DATA_OFFSET) 
#define LCD2_CONTROL_ADR                     (MXI_DISP2_BASE_ADR + LCD_CONTROL_OFFSET)                     
#define LCD2_INT_STATUS_ADR                  (MXI_DISP2_BASE_ADR + LCD_INT_STATUS_OFFSET)                  
#define LCD2_INT_ENABLE_ADR                  (MXI_DISP2_BASE_ADR + LCD_INT_ENABLE_OFFSET)                  
#define LCD2_INT_CLEAR_ADR                   (MXI_DISP2_BASE_ADR + LCD_INT_CLEAR_OFFSET)                   
#define LCD2_LINE_COUNT_ADR                  (MXI_DISP2_BASE_ADR + LCD_LINE_COUNT_OFFSET)                  
#define LCD2_LINE_COMPARE_ADR                (MXI_DISP2_BASE_ADR + LCD_LINE_COMPARE_OFFSET)                  
#define LCD2_VSTATUS_ADR                     (MXI_DISP2_BASE_ADR + LCD_VSTATUS_OFFSET)                     
#define LCD2_VSTATUS_COMPARE_ADR             (MXI_DISP2_BASE_ADR + LCD_VSTATUS_COMPARE_OFFSET)                     
#define LCD2_FIELD_INT_CFG_ADR               (MXI_DISP2_BASE_ADR + LCD_FIELD_INT_CFG_OFFSET)              
#define LCD2_FIFO_FLUSH_ADR                  (MXI_DISP2_BASE_ADR + LCD_FIFO_FLUSH_OFFSET)         
#define LCD2_SCREEN_WIDTH_ADR                (MXI_DISP2_BASE_ADR + LCD_SCREEN_WIDTH_OFFSET)                
#define LCD2_SCREEN_HEIGHT_ADR               (MXI_DISP2_BASE_ADR + LCD_SCREEN_HEIGHT_OFFSET)               
#define LCD2_BG_COLOUR_ADR                   (MXI_DISP2_BASE_ADR + LCD_BG_COLOUR_OFFSET)                   
#define LCD2_LAYER0_CFG_ADR                  (MXI_DISP2_BASE_ADR + LCD_LAYER0_CFG_OFFSET)                  
#define LCD2_LAYER0_COL_START_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER0_COL_START_OFFSET)            
#define LCD2_LAYER0_ROW_START_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER0_ROW_START_OFFSET)            
#define LCD2_LAYER0_WIDTH_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER0_WIDTH_OFFSET)                
#define LCD2_LAYER0_HEIGHT_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER0_HEIGHT_OFFSET)               
#define LCD2_LAYER0_SCALE_CFG_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER0_SCALE_CFG_OFFSET)            
#define LCD2_LAYER0_ALPHA_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER0_ALPHA_OFFSET)                
#define LCD2_LAYER0_INV_COLOUR_ADR           (MXI_DISP2_BASE_ADR + LCD_LAYER0_INV_COLOUR_OFFSET)           
#define LCD2_LAYER0_TRANS_COLOUR_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_TRANS_COLOUR_OFFSET)         
#define LCD2_LAYER0_CSC_COEFF11_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF11_OFFSET)          
#define LCD2_LAYER0_CSC_COEFF12_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF12_OFFSET)          
#define LCD2_LAYER0_CSC_COEFF13_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF13_OFFSET)          
#define LCD2_LAYER0_CSC_COEFF21_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF21_OFFSET)          
#define LCD2_LAYER0_CSC_COEFF22_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF22_OFFSET)          
#define LCD2_LAYER0_CSC_COEFF23_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF23_OFFSET)          
#define LCD2_LAYER0_CSC_COEFF31_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF31_OFFSET)          
#define LCD2_LAYER0_CSC_COEFF32_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF32_OFFSET)          
#define LCD2_LAYER0_CSC_COEFF33_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_COEFF33_OFFSET)          
#define LCD2_LAYER0_CSC_OFF1_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_OFF1_OFFSET)   
#define LCD2_LAYER0_CSC_OFF2_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_OFF2_OFFSET)   
#define LCD2_LAYER0_CSC_OFF3_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER0_CSC_OFF3_OFFSET)   
#define LCD2_LAYER0_DMA_CFG_ADR              (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_CFG_OFFSET)              
#define LCD2_LAYER0_DMA_START_ADR_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_START_ADR_OFFSET)        
#define LCD2_LAYER0_DMA_START_SHADOW_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_START_SHADOW_OFFSET)     
#define LCD2_LAYER0_DMA_LEN_ADR              (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_LEN_OFFSET)              
#define LCD2_LAYER0_DMA_LEN_SHADOW_ADR       (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_LEN_SHADOW_OFFSET)       
#define LCD2_LAYER0_DMA_STATUS_ADR           (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_STATUS_OFFSET)           
#define LCD2_LAYER0_DMA_LINE_WIDTH_ADR       (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_LINE_WIDTH_OFFSET)       
#define LCD2_LAYER0_DMA_LINE_VSTRIDE_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET)     
#define LCD2_LAYER0_DMA_START_CB_ADR_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_START_CB_ADR_OFFSET)     
#define LCD2_LAYER0_DMA_START_CB_SHADOW_ADR  (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET)  
#define LCD2_LAYER0_DMA_CB_LINE_WIDTH_ADR    (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET)    
#define LCD2_LAYER0_DMA_CB_LINE_VSTRIDE_ADR  (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET)  
#define LCD2_LAYER0_DMA_START_CR_ADR_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_START_CR_ADR_OFFSET)     
#define LCD2_LAYER0_DMA_START_CR_SHADOW_ADR  (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET)  
#define LCD2_LAYER0_DMA_CR_LINE_WIDTH_ADR    (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET)    
#define LCD2_LAYER0_DMA_CR_LINE_VSTRIDE_ADR  (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET)  
#define LCD2_LAYER0_DMA_FIFO_STATUS_ADR      (MXI_DISP2_BASE_ADR + LCD_LAYER0_DMA_FIFO_STATUS_OFFSET)              
#define LCD2_LAYER1_CFG_ADR                  (MXI_DISP2_BASE_ADR + LCD_LAYER1_CFG_OFFSET)                  
#define LCD2_LAYER1_COL_START_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER1_COL_START_OFFSET)            
#define LCD2_LAYER1_ROW_START_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER1_ROW_START_OFFSET)            
#define LCD2_LAYER1_WIDTH_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER1_WIDTH_OFFSET)                
#define LCD2_LAYER1_HEIGHT_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER1_HEIGHT_OFFSET)               
#define LCD2_LAYER1_SCALE_CFG_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER1_SCALE_CFG_OFFSET)            
#define LCD2_LAYER1_ALPHA_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER1_ALPHA_OFFSET)                
#define LCD2_LAYER1_INV_COLOUR_ADR           (MXI_DISP2_BASE_ADR + LCD_LAYER1_INV_COLOUR_OFFSET)           
#define LCD2_LAYER1_TRANS_COLOUR_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER1_TRANS_COLOUR_OFFSET)         
#define LCD2_LAYER1_CSC_COEFF11_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF11_OFFSET)          
#define LCD2_LAYER1_CSC_COEFF12_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF12_OFFSET)          
#define LCD2_LAYER1_CSC_COEFF13_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF13_OFFSET)          
#define LCD2_LAYER1_CSC_COEFF21_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF21_OFFSET)          
#define LCD2_LAYER1_CSC_COEFF22_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF22_OFFSET)          
#define LCD2_LAYER1_CSC_COEFF23_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF23_OFFSET)          
#define LCD2_LAYER1_CSC_COEFF31_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF31_OFFSET)          
#define LCD2_LAYER1_CSC_COEFF32_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF32_OFFSET)          
#define LCD2_LAYER1_CSC_COEFF33_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_COEFF33_OFFSET)          
#define LCD2_LAYER1_CSC_OFF1_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_OFF1_OFFSET)   
#define LCD2_LAYER1_CSC_OFF2_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_OFF2_OFFSET)   
#define LCD2_LAYER1_CSC_OFF3_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER1_CSC_OFF3_OFFSET)   
#define LCD2_LAYER1_DMA_CFG_ADR              (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_CFG_OFFSET)              
#define LCD2_LAYER1_DMA_START_ADR_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_START_ADR_OFFSET)        
#define LCD2_LAYER1_DMA_START_SHADOW_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_START_SHADOW_OFFSET)     
#define LCD2_LAYER1_DMA_LEN_ADR              (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_LEN_OFFSET)              
#define LCD2_LAYER1_DMA_LEN_SHADOW_ADR       (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_LEN_SHADOW_OFFSET)       
#define LCD2_LAYER1_DMA_STATUS_ADR           (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_STATUS_OFFSET)           
#define LCD2_LAYER1_DMA_LINE_WIDTH_ADR       (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_LINE_WIDTH_OFFSET)       
#define LCD2_LAYER1_DMA_LINE_VSTRIDE_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET)     
#define LCD2_LAYER1_DMA_START_CB_ADR_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_START_CB_ADR_OFFSET)     
#define LCD2_LAYER1_DMA_START_CB_SHADOW_ADR  (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET)  
#define LCD2_LAYER1_DMA_CB_LINE_WIDTH_ADR    (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET)    
#define LCD2_LAYER1_DMA_CB_LINE_VSTRIDE_ADR  (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET)  
#define LCD2_LAYER1_DMA_START_CR_ADR_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_START_CR_ADR_OFFSET)     
#define LCD2_LAYER1_DMA_START_CR_SHADOW_ADR  (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET)  
#define LCD2_LAYER1_DMA_CR_LINE_WIDTH_ADR    (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET)    
#define LCD2_LAYER1_DMA_CR_LINE_VSTRIDE_ADR  (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET)  
#define LCD2_LAYER1_DMA_FIFO_STATUS_ADR      (MXI_DISP2_BASE_ADR + LCD_LAYER1_DMA_FIFO_STATUS_OFFSET)              
#define LCD2_LAYER2_CFG_ADR                  (MXI_DISP2_BASE_ADR + LCD_LAYER2_CFG_OFFSET)                  
#define LCD2_LAYER2_COL_START_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER2_COL_START_OFFSET)            
#define LCD2_LAYER2_ROW_START_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER2_ROW_START_OFFSET)            
#define LCD2_LAYER2_WIDTH_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_WIDTH_OFFSET)                
#define LCD2_LAYER2_HEIGHT_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER2_HEIGHT_OFFSET)               
#define LCD2_LAYER2_SCALE_CFG_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER2_SCALE_CFG_OFFSET)            
#define LCD2_LAYER2_ALPHA_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_ALPHA_OFFSET)                
#define LCD2_LAYER2_INV_COLOUR_ADR           (MXI_DISP2_BASE_ADR + LCD_LAYER2_INV_COLOUR_OFFSET)           
#define LCD2_LAYER2_TRANS_COLOUR_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER2_TRANS_COLOUR_OFFSET)         
#define LCD2_LAYER2_CSC_COEFF11_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF11_OFFSET)          
#define LCD2_LAYER2_CSC_COEFF12_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF12_OFFSET)          
#define LCD2_LAYER2_CSC_COEFF13_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF13_OFFSET)          
#define LCD2_LAYER2_CSC_COEFF21_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF21_OFFSET)          
#define LCD2_LAYER2_CSC_COEFF22_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF22_OFFSET)          
#define LCD2_LAYER2_CSC_COEFF23_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF23_OFFSET)          
#define LCD2_LAYER2_CSC_COEFF31_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF31_OFFSET)          
#define LCD2_LAYER2_CSC_COEFF32_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF32_OFFSET)          
#define LCD2_LAYER2_CSC_COEFF33_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_COEFF33_OFFSET)          
#define LCD2_LAYER2_CSC_OFF1_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_OFF1_OFFSET)   
#define LCD2_LAYER2_CSC_OFF2_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_OFF2_OFFSET)   
#define LCD2_LAYER2_CSC_OFF3_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER2_CSC_OFF3_OFFSET)   
#define LCD2_LAYER2_DMA_CFG_ADR              (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_CFG_OFFSET)    
#define LCD2_LAYER2_DMA_START_ADR_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_START_ADR_OFFSET)        
#define LCD2_LAYER2_DMA_START_SHADOW_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_START_SHADOW_OFFSET)     
#define LCD2_LAYER2_DMA_LEN_ADR              (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_LEN_OFFSET)              
#define LCD2_LAYER2_DMA_LEN_SHADOW_ADR       (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_LEN_SHADOW_OFFSET)       
#define LCD2_LAYER2_DMA_STATUS_ADR           (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_STATUS_OFFSET)           
#define LCD2_LAYER2_DMA_LINE_WIDTH_ADR       (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_LINE_WIDTH_OFFSET) 
#define LCD2_LAYER2_DMA_LINE_VSTRIDE_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET)           
#define LCD2_LAYER2_DMA_FIFO_STATUS_ADR      (MXI_DISP2_BASE_ADR + LCD_LAYER2_DMA_FIFO_STATUS_OFFSET)              
#define LCD2_LAYER2_CLUT0_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT0_OFFSET)                
#define LCD2_LAYER2_CLUT1_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT1_OFFSET)                
#define LCD2_LAYER2_CLUT2_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT2_OFFSET)                
#define LCD2_LAYER2_CLUT3_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT3_OFFSET)                
#define LCD2_LAYER2_CLUT4_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT4_OFFSET)                
#define LCD2_LAYER2_CLUT5_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT5_OFFSET)                
#define LCD2_LAYER2_CLUT6_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT6_OFFSET)                
#define LCD2_LAYER2_CLUT7_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT7_OFFSET)                
#define LCD2_LAYER2_CLUT8_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT8_OFFSET)                
#define LCD2_LAYER2_CLUT9_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT9_OFFSET)                
#define LCD2_LAYER2_CLUT10_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT10_OFFSET)               
#define LCD2_LAYER2_CLUT11_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT11_OFFSET)               
#define LCD2_LAYER2_CLUT12_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT12_OFFSET)               
#define LCD2_LAYER2_CLUT13_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT13_OFFSET)               
#define LCD2_LAYER2_CLUT14_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT14_OFFSET)               
#define LCD2_LAYER2_CLUT15_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER2_CLUT15_OFFSET)               
#define LCD2_LAYER3_CFG_ADR                  (MXI_DISP2_BASE_ADR + LCD_LAYER3_CFG_OFFSET)                  
#define LCD2_LAYER3_COL_START_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER3_COL_START_OFFSET)            
#define LCD2_LAYER3_ROW_START_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER3_ROW_START_OFFSET)            
#define LCD2_LAYER3_WIDTH_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_WIDTH_OFFSET)                
#define LCD2_LAYER3_HEIGHT_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER3_HEIGHT_OFFSET)               
#define LCD2_LAYER3_SCALE_CFG_ADR            (MXI_DISP2_BASE_ADR + LCD_LAYER3_SCALE_CFG_OFFSET)            
#define LCD2_LAYER3_ALPHA_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_ALPHA_OFFSET)                
#define LCD2_LAYER3_INV_COLOUR_ADR           (MXI_DISP2_BASE_ADR + LCD_LAYER3_INV_COLOUR_OFFSET)           
#define LCD2_LAYER3_TRANS_COLOUR_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER3_TRANS_COLOUR_OFFSET)         
#define LCD2_LAYER3_CSC_COEFF11_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF11_OFFSET)          
#define LCD2_LAYER3_CSC_COEFF12_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF12_OFFSET)          
#define LCD2_LAYER3_CSC_COEFF13_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF13_OFFSET)          
#define LCD2_LAYER3_CSC_COEFF21_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF21_OFFSET)          
#define LCD2_LAYER3_CSC_COEFF22_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF22_OFFSET)          
#define LCD2_LAYER3_CSC_COEFF23_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF23_OFFSET)          
#define LCD2_LAYER3_CSC_COEFF31_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF31_OFFSET)          
#define LCD2_LAYER3_CSC_COEFF32_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF32_OFFSET)          
#define LCD2_LAYER3_CSC_COEFF33_ADR          (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_COEFF33_OFFSET)          
#define LCD2_LAYER3_CSC_OFF1_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_OFF1_OFFSET)   
#define LCD2_LAYER3_CSC_OFF2_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_OFF2_OFFSET)   
#define LCD2_LAYER3_CSC_OFF3_ADR             (MXI_DISP2_BASE_ADR + LCD_LAYER3_CSC_OFF3_OFFSET)   
#define LCD2_LAYER3_DMA_CFG_ADR              (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_CFG_OFFSET)              
#define LCD2_LAYER3_DMA_START_ADR_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_START_ADR_OFFSET)        
#define LCD2_LAYER3_DMA_START_SHADOW_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_START_SHADOW_OFFSET)     
#define LCD2_LAYER3_DMA_LEN_ADR              (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_LEN_OFFSET)              
#define LCD2_LAYER3_DMA_LEN_SHADOW_ADR       (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_LEN_SHADOW_OFFSET)       
#define LCD2_LAYER3_DMA_STATUS_ADR           (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_STATUS_OFFSET)           
#define LCD2_LAYER3_DMA_LINE_WIDTH_ADR       (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_LINE_WIDTH_OFFSET) 
#define LCD2_LAYER3_DMA_LINE_VSTRIDE_ADR     (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET)           
#define LCD2_LAYER3_DMA_FIFO_STATUS_ADR      (MXI_DISP2_BASE_ADR + LCD_LAYER3_DMA_FIFO_STATUS_OFFSET)              
#define LCD2_LAYER3_CLUT0_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT0_OFFSET)                
#define LCD2_LAYER3_CLUT1_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT1_OFFSET)                
#define LCD2_LAYER3_CLUT2_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT2_OFFSET)                
#define LCD2_LAYER3_CLUT3_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT3_OFFSET)                
#define LCD2_LAYER3_CLUT4_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT4_OFFSET)                
#define LCD2_LAYER3_CLUT5_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT5_OFFSET)                
#define LCD2_LAYER3_CLUT6_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT6_OFFSET)                
#define LCD2_LAYER3_CLUT7_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT7_OFFSET)                
#define LCD2_LAYER3_CLUT8_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT8_OFFSET)                
#define LCD2_LAYER3_CLUT9_ADR                (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT9_OFFSET)                
#define LCD2_LAYER3_CLUT10_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT10_OFFSET)               
#define LCD2_LAYER3_CLUT11_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT11_OFFSET)               
#define LCD2_LAYER3_CLUT12_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT12_OFFSET)               
#define LCD2_LAYER3_CLUT13_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT13_OFFSET)               
#define LCD2_LAYER3_CLUT14_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT14_OFFSET)               
#define LCD2_LAYER3_CLUT15_ADR               (MXI_DISP2_BASE_ADR + LCD_LAYER3_CLUT15_OFFSET)               
#define LCD2_OUT_FORMAT_CFG_ADR              (MXI_DISP2_BASE_ADR + LCD_OUT_FORMAT_CFG_OFFSET)              
#define LCD2_HSYNC_WIDTH_ADR                 (MXI_DISP2_BASE_ADR + LCD_HSYNC_WIDTH_OFFSET)                  
#define LCD2_H_BACKPORCH_ADR                 (MXI_DISP2_BASE_ADR + LCD_H_BACKPORCH_OFFSET)                  
#define LCD2_H_ACTIVEWIDTH_ADR               (MXI_DISP2_BASE_ADR + LCD_H_ACTIVEWIDTH_OFFSET)                
#define LCD2_H_FRONTPORCH_ADR                (MXI_DISP2_BASE_ADR + LCD_H_FRONTPORCH_OFFSET)                 
#define LCD2_VSYNC_WIDTH_ADR                 (MXI_DISP2_BASE_ADR + LCD_VSYNC_WIDTH_OFFSET)                  
#define LCD2_V_BACKPORCH_ADR                 (MXI_DISP2_BASE_ADR + LCD_V_BACKPORCH_OFFSET)                  
#define LCD2_V_ACTIVEHEIGHT_ADR              (MXI_DISP2_BASE_ADR + LCD_V_ACTIVEHEIGHT_OFFSET)               
#define LCD2_V_FRONTPORCH_ADR                (MXI_DISP2_BASE_ADR + LCD_V_FRONTPORCH_OFFSET)                 
#define LCD2_VSYNC_START_OFFSET_ADR          (MXI_DISP2_BASE_ADR + LCD_VSYNC_START_OFFSET_OFFSET)           
#define LCD2_VSYNC_END_OFFSET_ADR            (MXI_DISP2_BASE_ADR + LCD_VSYNC_END_OFFSET_OFFSET)             
#define LCD2_V_BACKPORCH_EVEN_ADR            (MXI_DISP2_BASE_ADR + LCD_V_BACKPORCH_EVEN_OFFSET)             
#define LCD2_VSYNC_WIDTH_EVEN_ADR            (MXI_DISP2_BASE_ADR + LCD_VSYNC_WIDTH_EVEN_OFFSET)             
#define LCD2_V_ACTIVEHEIGHT_EVEN_ADR         (MXI_DISP2_BASE_ADR + LCD_V_ACTIVEHEIGHT_EVEN_OFFSET)          
#define LCD2_V_FRONTPORCH_EVEN_ADR           (MXI_DISP2_BASE_ADR + LCD_V_FRONTPORCH_EVEN_OFFSET)            
#define LCD2_VSYNC_START_OFFSET_EVEN_ADR     (MXI_DISP2_BASE_ADR + LCD_VSYNC_START_OFFSET_EVEN_OFFSET)           
#define LCD2_VSYNC_END_OFFSET_EVEN_ADR       (MXI_DISP2_BASE_ADR + LCD_VSYNC_END_OFFSET_EVEN_OFFSET)             
#define LCD2_TIMING_GEN_TRIG_ADR             (MXI_DISP2_BASE_ADR + LCD_TIMING_GEN_TRIG_OFFSET)            
#define LCD2_PWM0_CTRL_ADR                   (MXI_DISP2_BASE_ADR + LCD_PWM0_CTRL_OFFSET) 
#define LCD2_PWM0_RPT_LEADIN_ADR             (MXI_DISP2_BASE_ADR + LCD_PWM0_RPT_LEADIN_OFFSET) 
#define LCD2_PWM0_HIGH_LOW_ADR               (MXI_DISP2_BASE_ADR + LCD_PWM0_HIGH_LOW_OFFSET) 
#define LCD2_PWM1_CTRL_ADR                   (MXI_DISP2_BASE_ADR + LCD_PWM1_CTRL_OFFSET) 
#define LCD2_PWM1_RPT_LEADIN_ADR             (MXI_DISP2_BASE_ADR + LCD_PWM1_RPT_LEADIN_OFFSET) 
#define LCD2_PWM1_HIGH_LOW_ADR               (MXI_DISP2_BASE_ADR + LCD_PWM1_HIGH_LOW_OFFSET) 
#define LCD2_PWM2_CTRL_ADR                   (MXI_DISP2_BASE_ADR + LCD_PWM2_CTRL_OFFSET) 
#define LCD2_PWM2_RPT_LEADIN_ADR             (MXI_DISP2_BASE_ADR + LCD_PWM2_RPT_LEADIN_OFFSET) 
#define LCD2_PWM2_HIGH_LOW_ADR               (MXI_DISP2_BASE_ADR + LCD_PWM2_HIGH_LOW_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT0_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT0_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT1_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT1_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT2_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT2_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT3_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT3_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT4_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT4_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT5_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT5_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT6_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT6_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT7_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT7_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT8_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT8_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT9_ADR         (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT9_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT10_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT10_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT11_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT11_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT12_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT12_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT13_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT13_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT14_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT14_OFFSET) 
#define LCD2_LAYER0_FIFO_DIRECT15_ADR        (MXI_DISP2_BASE_ADR + LCD_LAYER0_FIFO_DIRECT15_OFFSET) 
#define LCD2_I80_CONTROL_ADR                 (MXI_DISP2_BASE_ADR + LCD_I80_CONTROL_OFFSET) 
#define LCD2_I80_TIMING_ADR                  (MXI_DISP2_BASE_ADR + LCD_I80_TIMING_OFFSET) 
#define LCD2_I80_COMMAND_ADR                 (MXI_DISP2_BASE_ADR + LCD_I80_COMMAND_OFFSET) 
#define LCD2_I80_READ_DATA_ADR               (MXI_DISP2_BASE_ADR + LCD_I80_READ_DATA_OFFSET) 
#define USB_BASE_ADR                      0xd0300000 
#define USB_ID                          (USB_BASE_ADR + 0x0000 ) 
#define USB_HWGENERAL                   (USB_BASE_ADR + 0x0004 )  
#define USB_HWHOST                      (USB_BASE_ADR + 0x0008 )  
#define USB_HWDEVICE                    (USB_BASE_ADR + 0x000c )  
#define USB_HWTXBUF                     (USB_BASE_ADR + 0x0010 )  
#define USB_HWRXBUF                     (USB_BASE_ADR + 0x0014 )  
#define USB_GPTIMER0LD                  (USB_BASE_ADR + 0x0080 )  
#define USB_GPTIMER0CTRL                (USB_BASE_ADR + 0x0084 )  
#define USB_GPTIMER1LD                  (USB_BASE_ADR + 0x0088 )  
#define USB_GPTIMER1CTRL                (USB_BASE_ADR + 0x008c )  
#define USB_SBUSCFG                     (USB_BASE_ADR + 0x0090 )  
#define USB_CAPLENGTH                   (USB_BASE_ADR + 0x0100 )  
#define USB_HCIVERSION                  (USB_BASE_ADR + 0x0102 )  
#define USB_HCSPARAMS                   (USB_BASE_ADR + 0x0104 )  
#define USB_HCCPARAMS                   (USB_BASE_ADR + 0x0108 )  
#define USB_DCIVERSION                  (USB_BASE_ADR + 0x0120 )  
#define USB_DCCPARAMS                   (USB_BASE_ADR + 0x0124 )  
#define USB_USBCMD                      (USB_BASE_ADR + 0x0140 )  
#define USB_USBSTS                      (USB_BASE_ADR + 0x0144 )  
#define USB_USBINTR                     (USB_BASE_ADR + 0x0148 )  
#define USB_FRINDEX                     (USB_BASE_ADR + 0x014c )  
#define USB_PERIODICLISTBASE            (USB_BASE_ADR + 0x0154 )  
#define USB_ASYNCLISTADDR               (USB_BASE_ADR + 0x0158 )  
#define USB_TTCTRL                      (USB_BASE_ADR + 0x015c )  
#define USB_BURSTSIZE                   (USB_BASE_ADR + 0x0160 )  
#define USB_TXFILLTUNING                (USB_BASE_ADR + 0x0164 )  
#define USB_TXTTFILLTUNING              (USB_BASE_ADR + 0x0168 )  
#define USB_IC_USB                      (USB_BASE_ADR + 0x016c )  
#define USB_ULPI                        (USB_BASE_ADR + 0x0170 )  
#define USB_ENDPTNAK                    (USB_BASE_ADR + 0x0178 )  
#define USB_ENDPTNAKEN                  (USB_BASE_ADR + 0x017c )  
#define USB_CONFIGFLAG                  (USB_BASE_ADR + 0x0180 )  
#define USB_PORTSC1                     (USB_BASE_ADR + 0x0184 )  
#define USB_PORTSC2                     (USB_BASE_ADR + 0x0188 )  
#define USB_PORTSC8                     (USB_BASE_ADR + 0x01a0 )  
#define USB_OTGSC                       (USB_BASE_ADR + 0x01a4 )  
#define USB_USBMODE                     (USB_BASE_ADR + 0x01a8 )  
#define USB_ENPDTSETUPSTAT              (USB_BASE_ADR + 0x01ac )  
#define USB_ENDPTPRIME                  (USB_BASE_ADR + 0x01b0 )  
#define USB_ENDPTFLUSH                  (USB_BASE_ADR + 0x01b4 )  
#define USB_ENDPTSTATUS                 (USB_BASE_ADR + 0x01b8 )  
#define USB_ENDPTCOMPLETE               (USB_BASE_ADR + 0x01bc )  
#define USB_ENDPTCTRL0                  (USB_BASE_ADR + 0x01c0 )  
#define USB_ENDPTCTRL1                  (USB_BASE_ADR + 0x01c4 )  
#define USB_ENDPTCTRL2                  (USB_BASE_ADR + 0x01c8 )  
#define USB_ENDPTCTRL3                  (USB_BASE_ADR + 0x01d0 )  
#define USB_ENDPTCTRL4                  (USB_BASE_ADR + 0x01d4 )  
#define USB_ENDPTCTRL5                  (USB_BASE_ADR + 0x01d8 )  
#define USB_ENDPTCTRL6                  (USB_BASE_ADR + 0x01dc )  
#define USB_ENDPTCTRL7                  (USB_BASE_ADR + 0x01e0 )  
#define TSI_BASE_ADR                      0xc1400000 
#define TSI_MODE_CFG_ADR                  (TSI_BASE_ADR + 0x00) 
#define TSI_DMA_TX_CFG_ADR                (TSI_BASE_ADR + 0x04) 
#define TSI_DMA_TX_STARTADR_ADR           (TSI_BASE_ADR + 0x08) 
#define TSI_DMA_TX_LEN_ADR                (TSI_BASE_ADR + 0x0c) 
#define TSI_DMA_TX_STATUS_ADR             (TSI_BASE_ADR + 0x10) 
#define TSI_DMA_TX_STARTADR_SHAD_ADR      (TSI_BASE_ADR + 0x14) 
#define TSI_DMA_TX_LEN_SHADOW_ADR         (TSI_BASE_ADR + 0x18) 
#define TSI_DMA_RX_CFG_ADR                (TSI_BASE_ADR + 0x1c) 
#define TSI_DMA_RX_STARTADR_ADR           (TSI_BASE_ADR + 0x20) 
#define TSI_DMA_RX_LEN_ADR                (TSI_BASE_ADR + 0x24) 
#define TSI_DMA_RX_STATUS_ADR             (TSI_BASE_ADR + 0x28) 
#define TSI_DMA_RX_STARTADR_SHAD_ADR      (TSI_BASE_ADR + 0x2c) 
#define TSI_DMA_RX_LEN_SHADOW_ADR         (TSI_BASE_ADR + 0x30) 
#define TSI_STATUS_ADR                    (TSI_BASE_ADR + 0x34) 
#define TSI_TX_DATA_FIFO_STATUS_ADR       (TSI_BASE_ADR + 0x38) 
#define TSI_RX_DATA_FIFO_STATUS_ADR       (TSI_BASE_ADR + 0x3c) 
//#define TSI_TX_DATA_INT_LEVEL_ADR         (TSI_BASE_ADR + 0x40) 
//#define TSI_RX_DATA_INT_LEVEL_ADR         (TSI_BASE_ADR + 0x44) 
#define TSI_INT_ENABLE_ADR                (TSI_BASE_ADR + 0x40) 
#define TSI_INT_STATUS_ADR                (TSI_BASE_ADR + 0x44) 
#define TSI_INT_CLEAR_ADR                 (TSI_BASE_ADR + 0x48) 
#define TSI_LOOPBACK_ADR                  (TSI_BASE_ADR + 0x4c) 
#define TSI_AHB_MAX_BURST_LEN_ADR         (TSI_BASE_ADR + 0x50) 
#define TSI_SCR_CFG_ADR                   (TSI_BASE_ADR + 0x54) 
#define TSI_SCR_CIW_ADR                   (TSI_BASE_ADR + 0x58) 
#define TSI_SCR_ECW_HI_ADR                (TSI_BASE_ADR + 0x5c) 
#define TSI_SCR_ECW_LO_ADR                (TSI_BASE_ADR + 0x60) 
#define TSI_SCR_OCW_HI_ADR                (TSI_BASE_ADR + 0x64) 
#define TSI_SCR_OCW_LO_ADR                (TSI_BASE_ADR + 0x68) 
#define TSI_TX_DATA_FIFO_ADR              (TSI_BASE_ADR + 0x80) 
#define TSI_RX_DATA_FIFO_ADR                (TSI_BASE_ADR + 0x90) 
#define TSI_AHB_ADR_BITS                  8                         //  ( 0x00 -> 0x7C)
#define CBC_BASE_ADR                         0xC1600000 
#define CBC_MODE_CFG_ADR                     (CBC_BASE_ADR + 0x000)         
#define CBC_ENC_DMA_TX_CFG_ADR               (CBC_BASE_ADR + 0x004)         
#define CBC_ENC_DMA_TX_VSTRIDE_ADR           (CBC_BASE_ADR + 0x008) 
#define CBC_ENC_DMA_TX_LINE_WIDTH_ADR        (CBC_BASE_ADR + 0x00c) 
#define CBC_ENC_DMA_TX_STARTADR_ADR          (CBC_BASE_ADR + 0x010) 
#define CBC_ENC_DMA_TX_LEN_ADR               (CBC_BASE_ADR + 0x014) 
#define CBC_ENC_DMA_TX_STARTADR_SHAD_ADR     (CBC_BASE_ADR + 0x018) 
#define CBC_ENC_DMA_TX_LEN_SHADOW_ADR        (CBC_BASE_ADR + 0x01c) 
#define CBC_ENC_DMA_TX_STATUS_ADR            (CBC_BASE_ADR + 0x020) 
#define CBC_ENC_DMA_RX_CFG_ADR               (CBC_BASE_ADR + 0x024) 
#define CBC_ENC_DMA_RX_VSTRIDE_ADR           (CBC_BASE_ADR + 0x028) 
#define CBC_ENC_DMA_RX_LINE_WIDTH_ADR        (CBC_BASE_ADR + 0x02c) 
#define CBC_ENC_DMA_RX_STARTADR_ADR          (CBC_BASE_ADR + 0x030) 
#define CBC_ENC_DMA_RX_LEN_ADR               (CBC_BASE_ADR + 0x034) 
#define CBC_ENC_DMA_RX_STARTADR_SHAD_ADR     (CBC_BASE_ADR + 0x038) 
#define CBC_ENC_DMA_RX_LEN_SHADOW_ADR        (CBC_BASE_ADR + 0x03c) 
#define CBC_ENC_DMA_RX_STATUS_ADR            (CBC_BASE_ADR + 0x040) 
#define CBC_ENC_TX_DATA_FIFO_STATUS_ADR      (CBC_BASE_ADR + 0x044) 
#define CBC_ENC_RX_DATA_FIFO_STATUS_ADR      (CBC_BASE_ADR + 0x048) 
#define CBC_ENC_TX_DATA_INT_LEVEL_ADR        (CBC_BASE_ADR + 0x04c) 
#define CBC_ENC_RX_DATA_INT_LEVEL_ADR        (CBC_BASE_ADR + 0x050) 
#define CBC_DEC_DMA_TX_CFG_ADR               (CBC_BASE_ADR + 0x054) 
#define CBC_DEC_DMA_TX_VSTRIDE_ADR           (CBC_BASE_ADR + 0x058) 
#define CBC_DEC_DMA_TX_LINE_WIDTH_ADR        (CBC_BASE_ADR + 0x05c) 
#define CBC_DEC_DMA_TX_STARTADR_ADR          (CBC_BASE_ADR + 0x060) 
#define CBC_DEC_DMA_TX_LEN_ADR               (CBC_BASE_ADR + 0x064) 
#define CBC_DEC_DMA_TX_STARTADR_SHAD_ADR     (CBC_BASE_ADR + 0x068) 
#define CBC_DEC_DMA_TX_LEN_SHADOW_ADR        (CBC_BASE_ADR + 0x06c) 
#define CBC_DEC_DMA_TX_STATUS_ADR            (CBC_BASE_ADR + 0x070) 
#define CBC_DEC_DMA_RX_CFG_ADR               (CBC_BASE_ADR + 0x074) 
#define CBC_DEC_DMA_RX_VSTRIDE_ADR           (CBC_BASE_ADR + 0x078) 
#define CBC_DEC_DMA_RX_LINE_WIDTH_ADR        (CBC_BASE_ADR + 0x07c) 
#define CBC_DEC_DMA_RX_STARTADR_ADR          (CBC_BASE_ADR + 0x080) 
#define CBC_DEC_DMA_RX_LEN_ADR               (CBC_BASE_ADR + 0x084) 
#define CBC_DEC_DMA_RX_STARTADR_SHAD_ADR     (CBC_BASE_ADR + 0x088) 
#define CBC_DEC_DMA_RX_LEN_SHADOW_ADR        (CBC_BASE_ADR + 0x08c) 
#define CBC_DEC_DMA_RX_STATUS_ADR            (CBC_BASE_ADR + 0x090) 
#define CBC_DEC_TX_DATA_FIFO_STATUS_ADR      (CBC_BASE_ADR + 0x094) 
#define CBC_DEC_RX_DATA_FIFO_STATUS_ADR      (CBC_BASE_ADR + 0x098) 
#define CBC_DEC_TX_DATA_INT_LEVEL_ADR        (CBC_BASE_ADR + 0x09c) 
#define CBC_DEC_RX_DATA_INT_LEVEL_ADR        (CBC_BASE_ADR + 0x0a0) 
#define CBC_INT_ENABLE_ADR                   (CBC_BASE_ADR + 0x0a4) 
#define CBC_INT_STATUS_ADR                   (CBC_BASE_ADR + 0x0a8) 
#define CBC_INT_CLEAR_ADR                    (CBC_BASE_ADR + 0x0ac) 
#define CBC_LOOPBACK_ADR                     (CBC_BASE_ADR + 0x0b0) 
#define CBC_AHB_MAX_BURST_LEN_ADR            (CBC_BASE_ADR + 0x0b4) 
#define CBC_ENC_TX_DATA_FIFO_ADR             (CBC_BASE_ADR + 0x100) 
#define CBC_ENC_RX_DATA_FIFO_ADR             (CBC_BASE_ADR + 0x140) 
#define CBC_DEC_TX_DATA_FIFO_ADR             (CBC_BASE_ADR + 0x180) 
#define CBC_DEC_RX_DATA_FIFO_ADR             (CBC_BASE_ADR + 0x1c0) 
#define UART_BASE_ADR                    (LPB1_CONTROL_ADR + 0x00000) 
#define UART_DATA_ADR                    (UART_BASE_ADR + 0x0000)  
#define UART_STATUS_ADR                  (UART_BASE_ADR + 0x0004)  
#define UART_CTRL_ADR                    (UART_BASE_ADR + 0x0008)  
#define UART_SCALER_ADR                  (UART_BASE_ADR + 0x000c)  
#define UART_DEBUG_ADR                   (UART_BASE_ADR + 0x0010) 
#define ICB_INT_NO                       64 
#define ICB_BASE_ADR                     (LPB1_CONTROL_ADR + 0x10000) 
#define ICB_CTRL0_ADR                    (ICB_BASE_ADR + 0x0000)  
#define ICB_CTRL1_ADR                    (ICB_BASE_ADR + 0x0004)  
#define ICB_CTRL2_ADR                    (ICB_BASE_ADR + 0x0008)  
#define ICB_CTRL3_ADR                    (ICB_BASE_ADR + 0x000c)  
#define ICB_CTRL4_ADR                    (ICB_BASE_ADR + 0x0010) 
#define ICB_CTRL5_ADR                    (ICB_BASE_ADR + 0x0014) 
#define ICB_CTRL6_ADR                    (ICB_BASE_ADR + 0x0018)  
#define ICB_CTRL7_ADR                    (ICB_BASE_ADR + 0x001c)  
#define ICB_CTRL8_ADR                    (ICB_BASE_ADR + 0x0020)  
#define ICB_CTRL9_ADR                    (ICB_BASE_ADR + 0x0024)  
#define ICB_CTRL10_ADR                   (ICB_BASE_ADR + 0x0028)  
#define ICB_CTRL11_ADR                   (ICB_BASE_ADR + 0x002c) 
#define ICB_CTRL12_ADR                   (ICB_BASE_ADR + 0x0030) 
#define ICB_CTRL13_ADR                   (ICB_BASE_ADR + 0x0034) 
#define ICB_CTRL14_ADR                   (ICB_BASE_ADR + 0x0038) 
#define ICB_CTRL15_ADR                   (ICB_BASE_ADR + 0x003c) 
#define ICB_CTRL16_ADR                   (ICB_BASE_ADR + 0x0040) 
#define ICB_CTRL17_ADR                   (ICB_BASE_ADR + 0x0044) 
#define ICB_CTRL18_ADR                   (ICB_BASE_ADR + 0x0048) 
#define ICB_CTRL19_ADR                   (ICB_BASE_ADR + 0x004c) 
#define ICB_CTRL20_ADR                   (ICB_BASE_ADR + 0x0050) 
#define ICB_CTRL21_ADR                   (ICB_BASE_ADR + 0x0054) 
#define ICB_CTRL22_ADR                   (ICB_BASE_ADR + 0x0058) 
#define ICB_CTRL23_ADR                   (ICB_BASE_ADR + 0x005c) 
#define ICB_CTRL24_ADR                   (ICB_BASE_ADR + 0x0060) 
#define ICB_CTRL25_ADR                   (ICB_BASE_ADR + 0x0064) 
#define ICB_CTRL26_ADR                   (ICB_BASE_ADR + 0x0068) 
#define ICB_CTRL27_ADR                   (ICB_BASE_ADR + 0x006c) 
#define ICB_CTRL28_ADR                   (ICB_BASE_ADR + 0x0070) 
#define ICB_CTRL29_ADR                   (ICB_BASE_ADR + 0x0074) 
#define ICB_CTRL30_ADR                   (ICB_BASE_ADR + 0x0078) 
#define ICB_CTRL31_ADR                   (ICB_BASE_ADR + 0x007c) 
#define ICB_CTRL32_ADR                   (ICB_BASE_ADR + 0x0080) 
#define ICB_CTRL33_ADR                   (ICB_BASE_ADR + 0x0084) 
#define ICB_CTRL34_ADR                   (ICB_BASE_ADR + 0x0088) 
#define ICB_CTRL35_ADR                   (ICB_BASE_ADR + 0x008c) 
#define ICB_CTRL36_ADR                   (ICB_BASE_ADR + 0x0090) 
#define ICB_CTRL37_ADR                   (ICB_BASE_ADR + 0x0094) 
#define ICB_CTRL38_ADR                   (ICB_BASE_ADR + 0x0098) 
#define ICB_CTRL39_ADR                   (ICB_BASE_ADR + 0x009c) 
#define ICB_CTRL40_ADR                   (ICB_BASE_ADR + 0x00a0) 
#define ICB_CTRL41_ADR                   (ICB_BASE_ADR + 0x00a4) 
#define ICB_CTRL42_ADR                   (ICB_BASE_ADR + 0x00a8) 
#define ICB_CTRL43_ADR                   (ICB_BASE_ADR + 0x00ac) 
#define ICB_CTRL44_ADR                   (ICB_BASE_ADR + 0x00b0) 
#define ICB_CTRL45_ADR                   (ICB_BASE_ADR + 0x00b4) 
#define ICB_CTRL46_ADR                   (ICB_BASE_ADR + 0x00b8) 
#define ICB_CTRL47_ADR                   (ICB_BASE_ADR + 0x00bc) 
#define ICB_CTRL48_ADR                   (ICB_BASE_ADR + 0x00c0) 
#define ICB_CTRL49_ADR                   (ICB_BASE_ADR + 0x00c4) 
#define ICB_CTRL50_ADR                   (ICB_BASE_ADR + 0x00c8) 
#define ICB_CTRL51_ADR                   (ICB_BASE_ADR + 0x00cc) 
#define ICB_CTRL52_ADR                   (ICB_BASE_ADR + 0x00d0) 
#define ICB_CTRL53_ADR                   (ICB_BASE_ADR + 0x00d4) 
#define ICB_CTRL54_ADR                   (ICB_BASE_ADR + 0x00d8) 
#define ICB_CTRL55_ADR                   (ICB_BASE_ADR + 0x00dc) 
#define ICB_CTRL56_ADR                   (ICB_BASE_ADR + 0x00e0) 
#define ICB_CTRL57_ADR                   (ICB_BASE_ADR + 0x00e4) 
#define ICB_CTRL58_ADR                   (ICB_BASE_ADR + 0x00e8) 
#define ICB_CTRL59_ADR                   (ICB_BASE_ADR + 0x00ec) 
#define ICB_CTRL60_ADR                   (ICB_BASE_ADR + 0x00f0) 
#define ICB_CTRL61_ADR                   (ICB_BASE_ADR + 0x00f4) 
#define ICB_CTRL62_ADR                   (ICB_BASE_ADR + 0x00f8) 
#define ICB_CTRL63_ADR                   (ICB_BASE_ADR + 0x00fc) 
#define ICB_PEND_0_ADR                   (ICB_BASE_ADR + 0x0100) 
#define ICB_PEND_1_ADR                   (ICB_BASE_ADR + 0x0104) 
#define ICB_STATUS_0_ADR                 (ICB_BASE_ADR + 0x0108) 
#define ICB_STATUS_1_ADR                 (ICB_BASE_ADR + 0x010c) 
#define ICB_CLEAR_0_ADR                  (ICB_BASE_ADR + 0x0110) 
#define ICB_CLEAR_1_ADR                  (ICB_BASE_ADR + 0x0114) 
#define ICB_SRC_ADR                      (ICB_BASE_ADR + 0x0118) 
#define ICB_ENABLE_0_ADR                 (ICB_BASE_ADR + 0x0120) 
#define ICB_ENABLE_1_ADR                 (ICB_BASE_ADR + 0x0124) 
#define ICB_PEND_SVU0_0_ADR              (ICB_BASE_ADR + 0x0128) 
#define ICB_PEND_SVU0_1_ADR              (ICB_BASE_ADR + 0x012c) 
#define ICB_PEND_SVU1_0_ADR              (ICB_BASE_ADR + 0x0130) 
#define ICB_PEND_SVU1_1_ADR              (ICB_BASE_ADR + 0x0134) 
#define ICB_PEND_SVU2_0_ADR              (ICB_BASE_ADR + 0x0138) 
#define ICB_PEND_SVU2_1_ADR              (ICB_BASE_ADR + 0x013c) 
#define ICB_PEND_SVU3_0_ADR              (ICB_BASE_ADR + 0x0140) 
#define ICB_PEND_SVU3_1_ADR              (ICB_BASE_ADR + 0x0144) 
#define ICB_PEND_SVU4_0_ADR              (ICB_BASE_ADR + 0x0148) 
#define ICB_PEND_SVU4_1_ADR              (ICB_BASE_ADR + 0x014c) 
#define ICB_PEND_SVU5_0_ADR              (ICB_BASE_ADR + 0x0150) 
#define ICB_PEND_SVU5_1_ADR              (ICB_BASE_ADR + 0x0154) 
#define ICB_PEND_SVU6_0_ADR              (ICB_BASE_ADR + 0x0158) 
#define ICB_PEND_SVU6_1_ADR              (ICB_BASE_ADR + 0x015c) 
#define ICB_PEND_SVU7_0_ADR              (ICB_BASE_ADR + 0x0160) 
#define ICB_PEND_SVU7_1_ADR              (ICB_BASE_ADR + 0x0164) 
#define ICB_MASK_SVU0_0_ADR              (ICB_BASE_ADR + 0x0180) 
#define ICB_MASK_SVU0_1_ADR              (ICB_BASE_ADR + 0x0184) 
#define ICB_MASK_SVU1_0_ADR              (ICB_BASE_ADR + 0x0188) 
#define ICB_MASK_SVU1_1_ADR              (ICB_BASE_ADR + 0x018c) 
#define ICB_MASK_SVU2_0_ADR              (ICB_BASE_ADR + 0x0190) 
#define ICB_MASK_SVU2_1_ADR              (ICB_BASE_ADR + 0x0194) 
#define ICB_MASK_SVU3_0_ADR              (ICB_BASE_ADR + 0x0198) 
#define ICB_MASK_SVU3_1_ADR              (ICB_BASE_ADR + 0x019c) 
#define ICB_MASK_SVU4_0_ADR              (ICB_BASE_ADR + 0x01a0) 
#define ICB_MASK_SVU4_1_ADR              (ICB_BASE_ADR + 0x01a4) 
#define ICB_MASK_SVU5_0_ADR              (ICB_BASE_ADR + 0x01a8) 
#define ICB_MASK_SVU5_1_ADR              (ICB_BASE_ADR + 0x01ac) 
#define ICB_MASK_SVU6_0_ADR              (ICB_BASE_ADR + 0x01b0) 
#define ICB_MASK_SVU6_1_ADR              (ICB_BASE_ADR + 0x01b4) 
#define ICB_MASK_SVU7_0_ADR              (ICB_BASE_ADR + 0x01b8) 
#define ICB_MASK_SVU7_1_ADR              (ICB_BASE_ADR + 0x01bc) 
#define ICB_HIP_SVU0_ADR                 (ICB_BASE_ADR + 0x01c0) 
#define ICB_HIP_SVU1_ADR                 (ICB_BASE_ADR + 0x01c4) 
#define ICB_HIP_SVU2_ADR                 (ICB_BASE_ADR + 0x01c8) 
#define ICB_HIP_SVU3_ADR                 (ICB_BASE_ADR + 0x01cc) 
#define ICB_HIP_SVU4_ADR                 (ICB_BASE_ADR + 0x01d0) 
#define ICB_HIP_SVU5_ADR                 (ICB_BASE_ADR + 0x01d4) 
#define ICB_HIP_SVU6_ADR                 (ICB_BASE_ADR + 0x01d8) 
#define ICB_HIP_SVU7_ADR                 (ICB_BASE_ADR + 0x01dc) 
#define TIM_BASE_ADR                     (LPB1_CONTROL_ADR + 0x20000)                                                   
#define TIM_SCALER_VAL_ADR               (TIM_BASE_ADR + 0x0000)  
#define TIM_SCALER_RELOAD_ADR            (TIM_BASE_ADR + 0x0004)  
#define TIM_GEN_CONFIG_ADR               (TIM_BASE_ADR + 0x0008)  
#define TIM0_CNT_VAL_ADR                 (TIM_BASE_ADR + 0x0010)  
#define TIM0_RELOAD_VAL_ADR              (TIM_BASE_ADR + 0x0014)  
#define TIM0_CONFIG_ADR                  (TIM_BASE_ADR + 0x0018)  
#define TIM1_CNT_VAL_ADR                 (TIM_BASE_ADR + 0x0020) 
#define TIM1_RELOAD_VAL_ADR              (TIM_BASE_ADR + 0x0024) 
#define TIM1_CONFIG_ADR                  (TIM_BASE_ADR + 0x0028)  
#define TIM2_CNT_VAL_ADR                 (TIM_BASE_ADR + 0x0030)  
#define TIM2_RELOAD_VAL_ADR              (TIM_BASE_ADR + 0x0034)  
#define TIM2_CONFIG_ADR                  (TIM_BASE_ADR + 0x0038)  
#define TIM3_CNT_VAL_ADR                 (TIM_BASE_ADR + 0x0040)  
#define TIM3_RELOAD_VAL_ADR              (TIM_BASE_ADR + 0x0044)  
#define TIM3_CONFIG_ADR                  (TIM_BASE_ADR + 0x0048)  
#define TIM4_CNT_VAL_ADR                 (TIM_BASE_ADR + 0x0050)  
#define TIM4_RELOAD_VAL_ADR              (TIM_BASE_ADR + 0x0054)  
#define TIM4_CONFIG_ADR                  (TIM_BASE_ADR + 0x0058)  
#define TIM5_CNT_VAL_ADR                 (TIM_BASE_ADR + 0x0060)  
#define TIM5_RELOAD_VAL_ADR              (TIM_BASE_ADR + 0x0064)  
#define TIM5_CONFIG_ADR                  (TIM_BASE_ADR + 0x0068)  
#define TIM6_CNT_VAL_ADR                 (TIM_BASE_ADR + 0x0070)  
#define TIM6_RELOAD_VAL_ADR              (TIM_BASE_ADR + 0x0074)  
#define TIM6_CONFIG_ADR                  (TIM_BASE_ADR + 0x0078)  
#define TIM7_CNT_VAL_ADR                 (TIM_BASE_ADR + 0x0080)  
#define TIM7_RELOAD_VAL_ADR              (TIM_BASE_ADR + 0x0084)  
#define TIM7_CONFIG_ADR                  (TIM_BASE_ADR + 0x0088)  
#define TIM_FREE_CNT_ADR                 (TIM_BASE_ADR + 0x0090)  
#define TIM_RND_NUM_ADR                  (TIM_BASE_ADR + 0x0094)  
#define TIM_WATCHDOG_ADR                 (TIM_BASE_ADR + 0x0098)  
#define TIM_WATCHDOG_INT_THRES_ADR       (TIM_BASE_ADR + 0x009c)  
#define TIM_WDOG_EN_ADR                  (TIM_BASE_ADR + 0x00a0)  
#define TIM_SAFE_ADR                     (TIM_BASE_ADR + 0x00a4)  
#define TIM_SAFE_VALUE                   0xf1d0dead  
#define CPR_BASE_ADR                     (LPB1_CONTROL_ADR + 0x30000)                                                   
#define CPR_CLK_EN0_ADR                  (CPR_BASE_ADR + 0x0000)                                                   
#define CPR_CLK_EN1_ADR                  (CPR_BASE_ADR + 0x0004)                                                   
#define CPR_BLK_RST0_ADR                 (CPR_BASE_ADR + 0x0008)                           
#define CPR_BLK_RST1_ADR                 (CPR_BASE_ADR + 0x000c)                           
#define CPR_MAS_RESET_ADR                (CPR_BASE_ADR + 0x0010)                           
#define CPR_WAKEUP_MASK_ADR              (CPR_BASE_ADR + 0x0014)                           
#define CPR_CLK_DIV_ADR                  (CPR_BASE_ADR + 0x0030)                           
#define CPR_CLK_BYPASS_ADR               (CPR_BASE_ADR + 0x0034)  
#define CPR_CLK_N_EN_ADR                 (CPR_BASE_ADR + 0x0038)  
#define CPR_NUM_CYCLES_ADR               (CPR_BASE_ADR + 0x003c)  
#define CPR_BOOT_MODE_ADR                (CPR_BASE_ADR + 0x0040)  
#define CPR_VERSION_ID_ADR               (CPR_BASE_ADR + 0x0044)  
#define CPR_RAM_PD_ADR                   (CPR_BASE_ADR + 0x0048)                          
#define CPR_PLL_CTRL_ADR                 (CPR_BASE_ADR + 0x0050)                           
#define CPR_PLL_STAT_ADR                 (CPR_BASE_ADR + 0x0054)                                                   
#define CPR_SPI_STAT_ADR                 (CPR_BASE_ADR + 0x0058)   
#define CPR_RTC_CTRL_ADR                 (CPR_BASE_ADR + 0x0060)                                                   
#define CPR_RTC_VALUE_ADR                (CPR_BASE_ADR + 0x0064)                                                   
#define CPR_RTC_INT_VALUE_ADR            (CPR_BASE_ADR + 0x0068)                                                   
#define CPR_I2S0_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0070)                                                   
#define CPR_I2S1_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0074)   
#define CPR_I2S2_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0078)   
#define CPR_USB_CLK_CTRL_ADR             (CPR_BASE_ADR + 0x007c)  
#define CPR_DDR_CLK_CTRL_ADR             (CPR_BASE_ADR + 0x0080)  
#define CPR_SDH0_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0084)  
#define CPR_SDH1_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0088)  
#define CPR_CAM0_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x008c)  
#define CPR_CAM1_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0090)  
#define CPR_LCD0_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0094)  
#define CPR_LCD1_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0098)  
#define CPR_PIX0_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x009c)                                                                                                   
#define CPR_PIX1_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x00a0)                                                   
#define CPR_MEBI0_CLK_CTRL_ADR           (CPR_BASE_ADR + 0x00a4)                                                   
#define CPR_MEBI1_CLK_CTRL_ADR           (CPR_BASE_ADR + 0x00a8)                                                   
#define CPR_IO_CLK_CTRL_ADR              (CPR_BASE_ADR + 0x00ac) 
#define CPR_32KHZ_CLK_CTRL_ADR           (CPR_BASE_ADR + 0x00b0) 
#define CPR_TSI_CLK_CTRL_ADR             (CPR_BASE_ADR + 0x00b4) 
#define CPR_CBC0_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x00b8) 
#define CPR_CBC1_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x00e4) 
#define CPR_AUX_CLK_EN_ADR               (CPR_BASE_ADR + 0x00bc) 
#define CPR_LEON_DEBUG_MODE_ADR          (CPR_BASE_ADR + 0x00c0)                                                   
#define CPR_FAST_RAM_MODE_ADR            (CPR_BASE_ADR + 0x00c4)                                                   
#define CPR_DSU_ENABLE_ADR               (CPR_BASE_ADR + 0x00c8) 
#define CPR_ENDIAN_CFG_ADR               (CPR_BASE_ADR + 0x00cc) 
#define CPR_GEN_CTRL_ADR                 (CPR_BASE_ADR + 0x00e0) 
#define CPR_USB_CTRL_ADR                 (CPR_BASE_ADR + 0x00e8)                                                   
#define CPR_USB_STAT_ADR                 (CPR_BASE_ADR + 0x00ec)                                                   
#define CPR_USB_PHY_CTRL_ADR             (CPR_BASE_ADR + 0x00f0)                                                   
#define CPR_USB_PHY_STATUS_ADR           (CPR_BASE_ADR + 0x00f4)                                                   
#define CPR_USB_PWRCTRL_CTRL_ADR         (CPR_BASE_ADR + 0x00f8)                                                   
#define CPR_USB_PWRCTRL_STATUS_ADR       (CPR_BASE_ADR + 0x00fc)                                                   
#define CPR_EFUSE_REG0_ADR               (CPR_BASE_ADR + 0x0100)                                                   
#define CPR_EFUSE_REG1_ADR               (CPR_BASE_ADR + 0x0104)                                                   
#define CPR_EFUSE_REG2_ADR               (CPR_BASE_ADR + 0x0108)                                                   
#define CPR_EFUSE_REG3_ADR               (CPR_BASE_ADR + 0x010c)                                                   
#define CPR_EFUSE_REG4_ADR               (CPR_BASE_ADR + 0x0110)                                                   
#define CPR_EFUSE_REG5_ADR               (CPR_BASE_ADR + 0x0114)                                                   
#define CPR_EFUSE_REG6_ADR               (CPR_BASE_ADR + 0x0118)                                                   
#define CPR_EFUSE_REG7_ADR               (CPR_BASE_ADR + 0x011c)                                                   
#define CPR_EFUSE_CTRL_ADR               (CPR_BASE_ADR + 0x0120)     
#define CPR_TVE_CLK_CTRL_ADR             (CPR_BASE_ADR + 0x0124) 
#define CPR_SAHB_CLK_CTRL_ADR            (CPR_BASE_ADR + 0x0128) 
#define CPR_SYS_PROTECT_ADR              (CPR_BASE_ADR + 0x0130)     
#define CPR_SAFE_ADR                     (CPR_BASE_ADR + 0x0134)     
#define CPR_MVISION_EN_ADR               (CPR_BASE_ADR + 0x0138)     
#define CPR_RETENTION0_ADR               (CPR_BASE_ADR + 0x0140) 
#define CPR_RETENTION1_ADR               (CPR_BASE_ADR + 0x0144) 
#define CPR_RETENTION2_ADR               (CPR_BASE_ADR + 0x0148) 
#define CPR_RETENTION3_ADR               (CPR_BASE_ADR + 0x014c) 
#define CPR_RETENTION4_ADR               (CPR_BASE_ADR + 0x0150) 
#define CPR_RETENTION5_ADR               (CPR_BASE_ADR + 0x0154) 
#define CPR_RETENTION6_ADR               (CPR_BASE_ADR + 0x0158) 
#define CPR_RETENTION7_ADR               (CPR_BASE_ADR + 0x015c) 
#define CPR_PWR_ISO_EN_ADR               (CPR_BASE_ADR + 0x0160)   
#define CPR_PWR_ISLAND_EN_ADR            (CPR_BASE_ADR + 0x0164)   
#define CPR_PWR_ISLAND_STATUS            (CPR_BASE_ADR + 0x0168)   
#define L2C_CFG_BASE_ADR                 (LPB1_CONTROL_ADR + 0xf0000) 
#define L2C_MODE_ADR                     (L2C_CFG_BASE_ADR + 0x0000)         
#define L2C_PTRANS0_ADR                  (L2C_CFG_BASE_ADR + 0x0004)         
#define L2C_PTRANS1_ADR                  (L2C_CFG_BASE_ADR + 0x0008)         
#define L2C_PTRANS2_ADR                  (L2C_CFG_BASE_ADR + 0x000c)         
#define L2C_PTRANS3_ADR                  (L2C_CFG_BASE_ADR + 0x0010)         
#define L2C_PTRANS4_ADR                  (L2C_CFG_BASE_ADR + 0x0014)         
#define L2C_PTRANS5_ADR                  (L2C_CFG_BASE_ADR + 0x0018)         
#define L2C_PTRANS6_ADR                  (L2C_CFG_BASE_ADR + 0x001c)         
#define L2C_PTRANS7_ADR                  (L2C_CFG_BASE_ADR + 0x0020)         
#define L2C_FLUSHINV_ADR                 (L2C_CFG_BASE_ADR + 0x0024)         
#define L2C_DEBUG_ADR                    (L2C_CFG_BASE_ADR + 0x0028)             
#define L2C_DBG_TADDR_ADR                (L2C_CFG_BASE_ADR + 0x002c) 
#define L2C_DBG_TRD_ADR                  (L2C_CFG_BASE_ADR + 0x0030) 
#define L2C_DBG_TWR_ADR                  (L2C_CFG_BASE_ADR + 0x0034) 
#define L2C_DBG_TWDATA0_ADR              (L2C_CFG_BASE_ADR + 0x0038) 
#define L2C_DBG_TWDATA1_ADR              (L2C_CFG_BASE_ADR + 0x003c) 
#define L2C_DBG_TRDATA0_ADR              (L2C_CFG_BASE_ADR + 0x0040) 
#define L2C_DBG_TRDATA1_ADR              (L2C_CFG_BASE_ADR + 0x0044) 
#define L2C_DBG_CADDR_ADR                (L2C_CFG_BASE_ADR + 0x0048) 
#define L2C_DBG_CRD0_ADR                 (L2C_CFG_BASE_ADR + 0x004c) 
#define L2C_DBG_CRD1_ADR                 (L2C_CFG_BASE_ADR + 0x0050) 
#define L2C_DBG_CWR0_ADR                 (L2C_CFG_BASE_ADR + 0x0054) 
#define L2C_DBG_CWR1_ADR                 (L2C_CFG_BASE_ADR + 0x0058) 
#define L2C_DBG_CWDATA0_ADR              (L2C_CFG_BASE_ADR + 0x005c) 
#define L2C_DBG_CWDATA1_ADR              (L2C_CFG_BASE_ADR + 0x0060) 
#define L2C_DBG_CWDATA2_ADR              (L2C_CFG_BASE_ADR + 0x0064) 
#define L2C_DBG_CWDATA3_ADR              (L2C_CFG_BASE_ADR + 0x0068) 
#define L2C_DBG_CRDATA0_ADR              (L2C_CFG_BASE_ADR + 0x006c) 
#define L2C_DBG_CRDATA1_ADR              (L2C_CFG_BASE_ADR + 0x0070) 
#define L2C_DBG_CRDATA2_ADR              (L2C_CFG_BASE_ADR + 0x0074) 
#define L2C_DBG_CRDATA3_ADR              (L2C_CFG_BASE_ADR + 0x0078) 
#define L2C_HIT_CNT_ADR                  (L2C_CFG_BASE_ADR + 0x007c) 
#define L2C_MISS_CNT_ADR                 (L2C_CFG_BASE_ADR + 0x0080) 
#define L2C_BUSY_ADR                     (L2C_CFG_BASE_ADR + 0x0084) 
#define L2C_MXITID_ADR                   (L2C_CFG_BASE_ADR + 0x0088) 
#define L2C_STOP_ADR                     (L2C_CFG_BASE_ADR + 0x008c) 
#define L2C_PTRANS_BITS                  6         
#define L2C_CDW                          128         
#define L2C_CSW                          16         
#define L2C_CAW                          12         
#define L2C_TDW                          45         
#define L2C_TAW                          10   
#define L2C_TA_WLO                       4 
#define L2C_TA_WHI                       5 
#define L2C_TA_PALO                      6 
#define L2C_TA_PAHI                      12 
#define L2C_TA_PSLO                      13 
#define L2C_TA_PSHI                      15 
#define L2C_TA_TLO                       13 
#define L2C_TA_THI                       31 
#define DDRC_BASE_ADR                                       0x40000000                                                   
#define DDRC_CFG_BASE_ADR                                   (LPB1_CONTROL_ADR + 0x90000)                                                   
#define DDRC_DEBUG_WL_DLL_FORCE0_ADR                        (DDRC_CFG_BASE_ADR + 0x0000)         
#define DDRC_DEBUG_WL_DLL_VALUE0_ADR                        (DDRC_CFG_BASE_ADR + 0x0004) 
#define DDRC_DEBUG_WL_DLL_FORCE1_ADR                        (DDRC_CFG_BASE_ADR + 0x0008) 
#define DDRC_DEBUG_WL_DLL_VALUE1_ADR                        (DDRC_CFG_BASE_ADR + 0x000c) 
#define DDRC_DEBUG_RC_DLL_FORCE0_ADR                        (DDRC_CFG_BASE_ADR + 0x0010) 
#define DDRC_DEBUG_RC_DLL_VALUE0_ADR                        (DDRC_CFG_BASE_ADR + 0x0014) 
#define DDRC_DEBUG_RC_DLL_FORCE1_ADR                        (DDRC_CFG_BASE_ADR + 0x0018) 
#define DDRC_DEBUG_RC_DLL_VALUE1_ADR                        (DDRC_CFG_BASE_ADR + 0x001c) 
#define DDRC_DEBUG_RC_DLL_FORCE2_ADR                        (DDRC_CFG_BASE_ADR + 0x0020) 
#define DDRC_DEBUG_RC_DLL_VALUE2_ADR                        (DDRC_CFG_BASE_ADR + 0x0024) 
#define DDRC_DEBUG_RC_DLL_FORCE3_ADR                        (DDRC_CFG_BASE_ADR + 0x0028) 
#define DDRC_DEBUG_RC_DLL_VALUE3_ADR                        (DDRC_CFG_BASE_ADR + 0x002c) 
#define DDRC_BS_DQOE_SLICE0_ADR                             (DDRC_CFG_BASE_ADR + 0x0030) 
#define DDRC_BS_DQSOE_SLICE0_ADR                            (DDRC_CFG_BASE_ADR + 0x0034) 
#define DDRC_BS_DQOE_SEL_SLICE0_ADR                         (DDRC_CFG_BASE_ADR + 0x0038) 
#define DDRC_BS_DQSOE_SEL_SLICE0_ADR                        (DDRC_CFG_BASE_ADR + 0x003c) 
#define DDRC_BS_DQ_SLICE0_ADR                               (DDRC_CFG_BASE_ADR + 0x0040) 
#define DDRC_BS_DQS_SLICE0_ADR                              (DDRC_CFG_BASE_ADR + 0x0044) 
#define DDRC_BS_DQ_SEL_SLICE0_ADR                           (DDRC_CFG_BASE_ADR + 0x0048) 
#define DDRC_BS_DQS_SEL_SLICE0_ADR                          (DDRC_CFG_BASE_ADR + 0x004c) 
#define DDRC_BS_FIFOWEOUT_SLICE0_ADR                        (DDRC_CFG_BASE_ADR + 0x0050) 
#define DDRC_BS_FIFO_WEOUT_SEL_SLICE0_ADR                   (DDRC_CFG_BASE_ADR + 0x0054) 
#define DDRC_BS_DM_SLICE0_ADR                               (DDRC_CFG_BASE_ADR + 0x0058) 
#define DDRC_BS_DM_SEL_SLICE0_ADR                           (DDRC_CFG_BASE_ADR + 0x005c) 
#define DDRC_BS_DQOE_SLICE1_ADR                             (DDRC_CFG_BASE_ADR + 0x0060) 
#define DDRC_BS_DQSOE_SLICE1_ADR                            (DDRC_CFG_BASE_ADR + 0x0064) 
#define DDRC_BS_DQOE_SEL_SLICE1_ADR                         (DDRC_CFG_BASE_ADR + 0x0068) 
#define DDRC_BS_DQSOE_SEL_SLICE1_ADR                        (DDRC_CFG_BASE_ADR + 0x006c) 
#define DDRC_BS_DQ_SLICE1_ADR                               (DDRC_CFG_BASE_ADR + 0x0070) 
#define DDRC_BS_DQS_SLICE1_ADR                              (DDRC_CFG_BASE_ADR + 0x0074) 
#define DDRC_BS_DQ_SEL_SLICE1_ADR                           (DDRC_CFG_BASE_ADR + 0x0078) 
#define DDRC_BS_DQS_SEL_SLICE1_ADR                          (DDRC_CFG_BASE_ADR + 0x007c) 
#define DDRC_BS_FIFOWEOUT_SLICE1_ADR                        (DDRC_CFG_BASE_ADR + 0x0080) 
#define DDRC_BS_FIFO_WEOUT_SEL_SLICE1_ADR                   (DDRC_CFG_BASE_ADR + 0x0084) 
#define DDRC_BS_DM_SLICE1_ADR                               (DDRC_CFG_BASE_ADR + 0x0088) 
#define DDRC_BS_DM_SEL_SLICE1_ADR                           (DDRC_CFG_BASE_ADR + 0x008c) 
#define DDRC_BS_DQOE_SLICE2_ADR                             (DDRC_CFG_BASE_ADR + 0x0090) 
#define DDRC_BS_DQSOE_SLICE2_ADR                            (DDRC_CFG_BASE_ADR + 0x0094) 
#define DDRC_BS_DQOE_SEL_SLICE2_ADR                         (DDRC_CFG_BASE_ADR + 0x0098) 
#define DDRC_BS_DQSOE_SEL_SLICE2_ADR                        (DDRC_CFG_BASE_ADR + 0x009c) 
#define DDRC_BS_DQ_SLICE2_ADR                               (DDRC_CFG_BASE_ADR + 0x00a0) 
#define DDRC_BS_DQS_SLICE2_ADR                              (DDRC_CFG_BASE_ADR + 0x00a4) 
#define DDRC_BS_DQ_SEL_SLICE2_ADR                           (DDRC_CFG_BASE_ADR + 0x00a8) 
#define DDRC_BS_DQS_SEL_SLICE2_ADR                          (DDRC_CFG_BASE_ADR + 0x00ac) 
#define DDRC_BS_FIFOWEOUT_SLICE2_ADR                        (DDRC_CFG_BASE_ADR + 0x00b0) 
#define DDRC_BS_FIFO_WEOUT_SEL_SLICE2_ADR                   (DDRC_CFG_BASE_ADR + 0x00b4) 
#define DDRC_BS_DM_SLICE2_ADR                               (DDRC_CFG_BASE_ADR + 0x00b8) 
#define DDRC_BS_DM_SEL_SLICE2_ADR                           (DDRC_CFG_BASE_ADR + 0x00bc) 
#define DDRC_BS_DQOE_SLICE3_ADR                             (DDRC_CFG_BASE_ADR + 0x00c0) 
#define DDRC_BS_DQSOE_SLICE3_ADR                            (DDRC_CFG_BASE_ADR + 0x00c4) 
#define DDRC_BS_DQOE_SEL_SLICE3_ADR                         (DDRC_CFG_BASE_ADR + 0x00c8) 
#define DDRC_BS_DQSOE_SEL_SLICE3_ADR                        (DDRC_CFG_BASE_ADR + 0x00cc) 
#define DDRC_BS_DQ_SLICE3_ADR                               (DDRC_CFG_BASE_ADR + 0x00d0) 
#define DDRC_BS_DQS_SLICE3_ADR                              (DDRC_CFG_BASE_ADR + 0x00d4) 
#define DDRC_BS_DQ_SEL_SLICE3_ADR                           (DDRC_CFG_BASE_ADR + 0x00d8) 
#define DDRC_BS_DQS_SEL_SLICE3_ADR                          (DDRC_CFG_BASE_ADR + 0x00dc) 
#define DDRC_BS_FIFOWEOUT_SLICE3_ADR                        (DDRC_CFG_BASE_ADR + 0x00e0) 
#define DDRC_BS_FIFO_WEOUT_SEL_SLICE3_ADR                   (DDRC_CFG_BASE_ADR + 0x00e4) 
#define DDRC_BS_DM_SLICE3_ADR                               (DDRC_CFG_BASE_ADR + 0x00e8) 
#define DDRC_BS_DM_SEL_SLICE3_ADR                           (DDRC_CFG_BASE_ADR + 0x00ec) 
#define DDRC_REG_DDRC_BURST8_RDWR_ADR                       (DDRC_CFG_BASE_ADR + 0x00f0) 
#define DDRC_REG_DDRC_SELFREF_EN_ADR                        (DDRC_CFG_BASE_ADR + 0x00f4) 
#define DDRC_REG_DDRC_DLL_CALIB_TO_MIN_X1024_ADR            (DDRC_CFG_BASE_ADR + 0x00f8) 
#define DDRC_REG_DDRC_DLL_CALIB_TO_MAX_X1024_ADR            (DDRC_CFG_BASE_ADR + 0x00fc) 
#define DDRC_REG_DDRC_POWERDOWN_EN_ADR                      (DDRC_CFG_BASE_ADR + 0x0100) 
#define DDRC_REG_DDRC_DATA_BUS_WIDTH_ADR                    (DDRC_CFG_BASE_ADR + 0x0104) 
#define DDRC_REG_DDRC_BURST8_REFRESH_ADR                    (DDRC_CFG_BASE_ADR + 0x0108) 
#define DDRC_REG_DDRC_RDWR_IDLE_GAP_ADR                     (DDRC_CFG_BASE_ADR + 0x010c) 
#define DDRC_REG_DDRC_PAGECLOSE_ADR                         (DDRC_CFG_BASE_ADR + 0x0110) 
#define DDRC_REG_DDRC_LPR_NUM_ENTRIES_ADR                   (DDRC_CFG_BASE_ADR + 0x0114) 
#define DDRC_REG_DDRC_AUTO_PRE_EN_ADR                       (DDRC_CFG_BASE_ADR + 0x0118) 
#define DDRC_REG_DDRC_HPR_MIN_NON_CRITICAL_X32_ADR          (DDRC_CFG_BASE_ADR + 0x011c) 
#define DDRC_REG_DDRC_HPR_MAX_STARVE_X32_ADR                (DDRC_CFG_BASE_ADR + 0x0120) 
#define DDRC_REG_DDRC_HPR_XACT_RUN_LENGTH_ADR               (DDRC_CFG_BASE_ADR + 0x0124) 
#define DDRC_REG_DDRC_LPR_MIN_NON_CRITICAL_X32_ADR          (DDRC_CFG_BASE_ADR + 0x0128) 
#define DDRC_REG_DDRC_LPR_MAX_STARVE_X32_ADR                (DDRC_CFG_BASE_ADR + 0x012c) 
#define DDRC_REG_DDRC_LPR_XACT_RUN_LENGTH_ADR               (DDRC_CFG_BASE_ADR + 0x0130) 
#define DDRC_REG_DDRC_W_MIN_NON_CRITICAL_X32_ADR            (DDRC_CFG_BASE_ADR + 0x0134) 
#define DDRC_REG_DDRC_W_XACT_RUN_LENGTH_ADR                 (DDRC_CFG_BASE_ADR + 0x0138) 
#define DDRC_REG_DDRC_REFRESH_UPDATE_LEVEL_ADR              (DDRC_CFG_BASE_ADR + 0x013c) 
#define DDRC_REG_DDRC_REFRESH_TIMER0_START_VALUE_X32_ADR    (DDRC_CFG_BASE_ADR + 0x0140) 
#define DDRC_REG_DDRC_REFRESH_TIMER1_START_VALUE_X32_ADR    (DDRC_CFG_BASE_ADR + 0x0144) 
#define DDRC_REG_DDRC_T_RC_ADR                              (DDRC_CFG_BASE_ADR + 0x0148) 
#define DDRC_REG_DDRC_T_RFC_MIN_ADR                         (DDRC_CFG_BASE_ADR + 0x014c) 
#define DDRC_REG_DDRC_POST_SELFREF_GAP_X32_ADR              (DDRC_CFG_BASE_ADR + 0x0150) 
#define DDRC_REG_DDRC_T_RFC_NOM_X32_ADR                     (DDRC_CFG_BASE_ADR + 0x0154) 
#define DDRC_REG_DDRC_WR2PRE_ADR                            (DDRC_CFG_BASE_ADR + 0x0158) 
#define DDRC_REG_DDRC_POWERDOWN_TO_X32_ADR                  (DDRC_CFG_BASE_ADR + 0x015c) 
#define DDRC_REG_DDRC_T_FAW_ADR                             (DDRC_CFG_BASE_ADR + 0x0160) 
#define DDRC_REG_DDRC_T_RAS_MAX_ADR                         (DDRC_CFG_BASE_ADR + 0x0164) 
#define DDRC_REG_DDRC_T_RAS_MIN_ADR                         (DDRC_CFG_BASE_ADR + 0x0168) 
#define DDRC_REG_DDRC_LOOPBACK_ADR                          (DDRC_CFG_BASE_ADR + 0x016c) 
#define DDRC_RA_CO_RESP_LOOPBACK_ADDR_ADR                   (DDRC_CFG_BASE_ADR + 0x0170) 
#define DDRC_REG_DDRC_CLOCK_STOP_EN_ADR                     (DDRC_CFG_BASE_ADR + 0x0174) 
#define DDRC_REG_DDRC_GO2CRITICAL_RD_ADR                    (DDRC_CFG_BASE_ADR + 0x0178) 
#define DDRC_REG_DDRC_GO2CRITICAL_WR_ADR                    (DDRC_CFG_BASE_ADR + 0x017c) 
#define DDRC_REG_DDRC_GO2CRITICAL_HYSTERESIS_ADR            (DDRC_CFG_BASE_ADR + 0x0180) 
#define DDRC_REG_DDRC_DIFF_RANK_RD_2CYCLE_GAP_ADR           (DDRC_CFG_BASE_ADR + 0x0184) 
#define DDRC_REG_DDRC_ACTIVE_RANKS_ADR                      (DDRC_CFG_BASE_ADR + 0x0188) 
#define DDRC_REG_DDRC_WR_ODT_BLOCK_ADR                      (DDRC_CFG_BASE_ADR + 0x018c) 
#define DDRC_REG_DDRC_READ_LATENCY_ADR                      (DDRC_CFG_BASE_ADR + 0x0190) 
#define DDRC_REG_DDRC_SDRAM_ADR                             (DDRC_CFG_BASE_ADR + 0x0194) 
#define DDRC_REG_DDRC_WRITE_LATENCY_ADR                     (DDRC_CFG_BASE_ADR + 0x0198) 
#define DDRC_REG_DDRC_RD2WR_ADR                             (DDRC_CFG_BASE_ADR + 0x019c) 
#define DDRC_REG_DDRC_WR2RD_ADR                             (DDRC_CFG_BASE_ADR + 0x01a0) 
#define DDRC_REG_DDRC_T_XP_ADR                              (DDRC_CFG_BASE_ADR + 0x01a4) 
#define DDRC_REG_DDRC_PAD_PD_ADR                            (DDRC_CFG_BASE_ADR + 0x01a8) 
#define DDRC_REG_DDRC_RD2PRE_ADR                            (DDRC_CFG_BASE_ADR + 0x01ac) 
#define DDRC_REG_DDRC_T_RCD_ADR                             (DDRC_CFG_BASE_ADR + 0x01b0) 
#define DDRC_REG_DDRC_T_CKE_ADR                             (DDRC_CFG_BASE_ADR + 0x01b4) 
#define DDRC_REG_DDRC_T_CCD_ADR                             (DDRC_CFG_BASE_ADR + 0x01b8) 
#define DDRC_REG_DDRC_T_RRD_ADR                             (DDRC_CFG_BASE_ADR + 0x01bc) 
#define DDRC_REG_DDRC_REFRESH_MARGIN_ADR                    (DDRC_CFG_BASE_ADR + 0x01c0) 
#define DDRC_REG_DDRC_T_RP_ADR                              (DDRC_CFG_BASE_ADR + 0x01c4) 
#define DDRC_REG_DDRC_REFRESH_TO_X32_ADR                    (DDRC_CFG_BASE_ADR + 0x01c8) 
#define DDRC_REG_DDRC_EN_2T_TIMING_MODE_ADR                 (DDRC_CFG_BASE_ADR + 0x01cc) 
#define DDRC_REG_DDRC_PREFER_WRITE_ADR                      (DDRC_CFG_BASE_ADR + 0x01d0) 
#define DDRC_REG_DDRC_DIFF_RANK_RD_2CYCLES_GAP_ADR          (DDRC_CFG_BASE_ADR + 0x01d4) 
#define DDRC_REG_DDRC_MAX_RANK_RD_ADR                       (DDRC_CFG_BASE_ADR + 0x01d8) 
#define DDRC_REG_DDRC_SKIP_OCD_ADR                          (DDRC_CFG_BASE_ADR + 0x01dc) 
#define DDRC_REG_DDRC_FINAL_WAIT_X32_ADR                    (DDRC_CFG_BASE_ADR + 0x01e0) 
#define DDRC_REG_DDRC_PRE_OCD_X32_ADR                       (DDRC_CFG_BASE_ADR + 0x01e4) 
#define DDRC_REG_DDRC_T_MRD_ADR                             (DDRC_CFG_BASE_ADR + 0x01e8) 
#define DDRC_REG_DDRC_PRE_CKE_X1024_ADR                     (DDRC_CFG_BASE_ADR + 0x01ec) 
#define DDRC_REG_DDRC_POST_CKE_X1024_ADR                    (DDRC_CFG_BASE_ADR + 0x01f0) 
#define DDRC_REG_DDRC_EMR2_ADR                              (DDRC_CFG_BASE_ADR + 0x01f4) 
#define DDRC_REG_DDRC_EMR3_ADR                              (DDRC_CFG_BASE_ADR + 0x01f8) 
#define DDRC_REG_DDRC_MR_ADR                                (DDRC_CFG_BASE_ADR + 0x01fc) 
#define DDRC_REG_DDRC_EMR_ADR                               (DDRC_CFG_BASE_ADR + 0x0200) 
#define DDRC_REG_DDRC_FORCE_LOW_PRI_N_ADR                   (DDRC_CFG_BASE_ADR + 0x0204) 
#define DDRC_REG_DDRC_DIS_WC_ADR                            (DDRC_CFG_BASE_ADR + 0x0208) 
#define DDRC_REG_DDRC_DIS_DQ_ADR                            (DDRC_CFG_BASE_ADR + 0x020c) 
#define DDRC_REG_DDRC_DIS_COLLISION_PAGE_OPT_ADR            (DDRC_CFG_BASE_ADR + 0x0210) 
#define DDRC_REG_DDRC_ADDRMAP_BANK_B0_ADR                   (DDRC_CFG_BASE_ADR + 0x0214) 
#define DDRC_REG_DDRC_ADDRMAP_BANK_B1_ADR                   (DDRC_CFG_BASE_ADR + 0x0218) 
#define DDRC_REG_DDRC_ADDRMAP_BANK_B2_ADR                   (DDRC_CFG_BASE_ADR + 0x021c) 
#define DDRC_REG_DDRC_ADDRMAP_CS_BIT0_ADR                   (DDRC_CFG_BASE_ADR + 0x0220) 
#define DDRC_REG_DDRC_ADDRMAP_COL_B2_ADR                    (DDRC_CFG_BASE_ADR + 0x0224) 
#define DDRC_REG_DDRC_ADDRMAP_COL_B3_ADR                    (DDRC_CFG_BASE_ADR + 0x0228) 
#define DDRC_REG_DDRC_ADDRMAP_COL_B4_6_ADR                  (DDRC_CFG_BASE_ADR + 0x022c) 
#define DDRC_REG_DDRC_ADDRMAP_COL_B7_ADR                    (DDRC_CFG_BASE_ADR + 0x0230) 
#define DDRC_REG_DDRC_ADDRMAP_COL_B8_ADR                    (DDRC_CFG_BASE_ADR + 0x0234) 
#define DDRC_REG_DDRC_ADDRMAP_COL_B9_ADR                    (DDRC_CFG_BASE_ADR + 0x0238) 
#define DDRC_REG_DDRC_ADDRMAP_COL_B10_ADR                   (DDRC_CFG_BASE_ADR + 0x023c) 
#define DDRC_REG_DDRC_ADDRMAP_COL_B11_ADR                   (DDRC_CFG_BASE_ADR + 0x0240) 
#define DDRC_REG_DDRC_ADDRMAP_ROW_B0_ADR                    (DDRC_CFG_BASE_ADR + 0x0244) 
#define DDRC_REG_DDRC_ADDRMAP_ROW_B1_ADR                    (DDRC_CFG_BASE_ADR + 0x0248) 
#define DDRC_REG_DDRC_ADDRMAP_ROW_B2_11_ADR                 (DDRC_CFG_BASE_ADR + 0x024c) 
#define DDRC_REG_DDRC_ADDRMAP_ROW_B12_ADR                   (DDRC_CFG_BASE_ADR + 0x0250) 
#define DDRC_REG_DDRC_ADDRMAP_ROW_B13_ADR                   (DDRC_CFG_BASE_ADR + 0x0254) 
#define DDRC_REG_DDRC_ADDRMAP_ROW_B14_ADR                   (DDRC_CFG_BASE_ADR + 0x0258) 
#define DDRC_REG_DDRC_ADDRMAP_ROW_B15_ADR                   (DDRC_CFG_BASE_ADR + 0x025c) 
#define DDRC_REG_DDRC_RD_ODT_DELAY_ADR                      (DDRC_CFG_BASE_ADR + 0x0260) 
#define DDRC_REG_DDRC_WR_ODT_DELAY_ADR                      (DDRC_CFG_BASE_ADR + 0x0264) 
#define DDRC_REG_DDRC_RANK0_RD_ODT_ADR                      (DDRC_CFG_BASE_ADR + 0x0268) 
#define DDRC_REG_DDRC_RANK1_RD_ODT_ADR                      (DDRC_CFG_BASE_ADR + 0x026c) 
#define DDRC_REG_DDRC_RANK0_WR_ODT_ADR                      (DDRC_CFG_BASE_ADR + 0x0270) 
#define DDRC_REG_DDRC_RANK1_WR_ODT_ADR                      (DDRC_CFG_BASE_ADR + 0x0274) 
#define DDRC_REG_DDRC_RD_ODT_HOLD_ADR                       (DDRC_CFG_BASE_ADR + 0x0278) 
#define DDRC_REG_DDRC_WR_ODT_HOLD_ADR                       (DDRC_CFG_BASE_ADR + 0x027c) 
#define DDRC_REG_DDRC_USE_WR_MODE_ODT_ADR                   (DDRC_CFG_BASE_ADR + 0x0280) 
#define DDRC_REG_DDRC_MOBILE_ADR                            (DDRC_CFG_BASE_ADR + 0x0284) 
#define DDRC_DDRC_REG_DBG_STALL_ADR                         (DDRC_CFG_BASE_ADR + 0x0288) 
#define DDRC_DDRC_REG_OPERATING_MODE_ADR                    (DDRC_CFG_BASE_ADR + 0x028c) 
#define DDRC_DDRC_REG_DBG_WR_Q_DEPTH_ADR                    (DDRC_CFG_BASE_ADR + 0x0290) 
#define DDRC_DDRC_REG_DBG_LPR_Q_DEPTH_ADR                   (DDRC_CFG_BASE_ADR + 0x0294) 
#define DDRC_DDRC_REG_DBG_HPR_Q_DEPTH_ADR                   (DDRC_CFG_BASE_ADR + 0x0298) 
#define DDRC_REG_PHY_RD_CMD_TO_DATA_ADR                     (DDRC_CFG_BASE_ADR + 0x029c) 
#define DDRC_REG_PHY_WR_CMD_TO_DATA_ADR                     (DDRC_CFG_BASE_ADR + 0x02a0) 
#define DDRC_REG_PHY_RDC_WE_TO_RE_DELAY_ADR                 (DDRC_CFG_BASE_ADR + 0x02a4) 
#define DDRC_REG_PHY_RDC_FIFO_RST_ERR_CNT_CLR_ADR           (DDRC_CFG_BASE_ADR + 0x02a8) 
#define DDRC_REG_PHY_RDC_FIFO_RST_DISABLE_ADR               (DDRC_CFG_BASE_ADR + 0x02ac) 
#define DDRC_REG_PHY_USE_FIXED_RE_ADR                       (DDRC_CFG_BASE_ADR + 0x02b0) 
#define DDRC_REG_PHY_WR_SLAVE_RATIO0_ADR                    (DDRC_CFG_BASE_ADR + 0x02b4) 
#define DDRC_REG_PHY_WR_SLAVE_RATIO1_ADR                    (DDRC_CFG_BASE_ADR + 0x02b8) 
#define DDRC_REG_PHY_RD_SLAVE_RATIO0_ADR                    (DDRC_CFG_BASE_ADR + 0x02bc) 
#define DDRC_REG_PHY_RD_SLAVE_RATIO1_ADR                    (DDRC_CFG_BASE_ADR + 0x02c0) 
#define DDRC_REG_PHY_RD_SLAVE_RATIO2_ADR                    (DDRC_CFG_BASE_ADR + 0x02c4) 
#define DDRC_REG_PHY_RD_SLAVE_RATIO3_ADR                    (DDRC_CFG_BASE_ADR + 0x02c8) 
#define DDRC_PHY_REG_RDC_FIFO_RST_ERR_CNT_ADR               (DDRC_CFG_BASE_ADR + 0x02cc) 
#define DDRC_PHY_REG_BC_DQ_OE0_ADR                          (DDRC_CFG_BASE_ADR + 0x02d0) 
#define DDRC_PHY_REG_BC_DQS_OE0_ADR                         (DDRC_CFG_BASE_ADR + 0x02d4) 
#define DDRC_PHY_REG_BC_FIFO_WE0_ADR                        (DDRC_CFG_BASE_ADR + 0x02d8) 
#define DDRC_PHY_REG_BC_FIFO_RE0_ADR                        (DDRC_CFG_BASE_ADR + 0x02dc) 
#define DDRC_PHY_REG_BC_DQ_OE1_ADR                          (DDRC_CFG_BASE_ADR + 0x02e0) 
#define DDRC_PHY_REG_BC_DQS_OE1_ADR                         (DDRC_CFG_BASE_ADR + 0x02e4) 
#define DDRC_PHY_REG_BC_FIFO_WE1_ADR                        (DDRC_CFG_BASE_ADR + 0x02e8) 
#define DDRC_PHY_REG_BC_FIFO_RE1_ADR                        (DDRC_CFG_BASE_ADR + 0x02ec) 
#define DDRC_SOFT_RSTN_ADR                                  (DDRC_CFG_BASE_ADR + 0x02f0) 
#define DDRC_LOOPBACK_STATUS_ADR                            (DDRC_CFG_BASE_ADR + 0x02f4) 
#define GPIO_NUM_PINS                     142   
#define GPIO_PWM_NUM                      6                      
#define GPIO_BASE_ADR                    (LPB1_CONTROL_ADR + 0x40000)                                                   
#define GPIO_DATA_OUT0_ADR               (GPIO_BASE_ADR + 0x0000)                                                   
#define GPIO_DATA_OUT1_ADR               (GPIO_BASE_ADR + 0x0004)                                                   
#define GPIO_DATA_OUT2_ADR               (GPIO_BASE_ADR + 0x0008)                                                   
#define GPIO_DATA_OUT3_ADR               (GPIO_BASE_ADR + 0x000c)                                                   
#define GPIO_DATA_OUT4_ADR               (GPIO_BASE_ADR + 0x0010)                                                   
#define GPIO_DATA_IN0_ADR                (GPIO_BASE_ADR + 0x0020)                                                   
#define GPIO_DATA_IN1_ADR                (GPIO_BASE_ADR + 0x0024)                                                   
#define GPIO_DATA_IN2_ADR                (GPIO_BASE_ADR + 0x0028)                                                   
#define GPIO_DATA_IN3_ADR                (GPIO_BASE_ADR + 0x002c)                                                   
#define GPIO_DATA_IN4_ADR                (GPIO_BASE_ADR + 0x0030) 
#define GPIO_DATA_IN_RAW0_ADR            (GPIO_BASE_ADR + 0x0040)                                                   
#define GPIO_DATA_IN_RAW1_ADR            (GPIO_BASE_ADR + 0x0044)                                                   
#define GPIO_DATA_IN_RAW2_ADR            (GPIO_BASE_ADR + 0x0048)                                                   
#define GPIO_DATA_IN_RAW3_ADR            (GPIO_BASE_ADR + 0x004c)                                                   
#define GPIO_DATA_IN_RAW4_ADR            (GPIO_BASE_ADR + 0x0050)                                                   
#define GPIO_DATA_HIGH0_ADR              (GPIO_BASE_ADR + 0x0060)                                                   
#define GPIO_DATA_HIGH1_ADR              (GPIO_BASE_ADR + 0x0064)                                                   
#define GPIO_DATA_HIGH2_ADR              (GPIO_BASE_ADR + 0x0068)                                                   
#define GPIO_DATA_HIGH3_ADR              (GPIO_BASE_ADR + 0x006c)                                                   
#define GPIO_DATA_HIGH4_ADR              (GPIO_BASE_ADR + 0x0070) 
#define GPIO_DATA_LOW0_ADR               (GPIO_BASE_ADR + 0x0080)                                                   
#define GPIO_DATA_LOW1_ADR               (GPIO_BASE_ADR + 0x0084)                                                   
#define GPIO_DATA_LOW2_ADR               (GPIO_BASE_ADR + 0x0088)                                                   
#define GPIO_DATA_LOW3_ADR               (GPIO_BASE_ADR + 0x008c)                                                   
#define GPIO_DATA_LOW4_ADR               (GPIO_BASE_ADR + 0x0090)                                                   
#define GPIO_PWM_LEADIN0_ADR             (GPIO_BASE_ADR + 0x00a0)                                                   
#define GPIO_PWM_LEADIN1_ADR             (GPIO_BASE_ADR + 0x00a4)                                                   
#define GPIO_PWM_LEADIN2_ADR             (GPIO_BASE_ADR + 0x00a8)                                                   
#define GPIO_PWM_LEADIN3_ADR             (GPIO_BASE_ADR + 0x00ac)                                                   
#define GPIO_PWM_LEADIN4_ADR             (GPIO_BASE_ADR + 0x00b0)  
#define GPIO_PWM_LEADIN5_ADR             (GPIO_BASE_ADR + 0x00b4)  
#define GPIO_PWM_HIGHLOW0_ADR            (GPIO_BASE_ADR + 0x00c0)                                                   
#define GPIO_PWM_HIGHLOW1_ADR            (GPIO_BASE_ADR + 0x00c4)                                                   
#define GPIO_PWM_HIGHLOW2_ADR            (GPIO_BASE_ADR + 0x00c8)                                                   
#define GPIO_PWM_HIGHLOW3_ADR            (GPIO_BASE_ADR + 0x00cc)                                                   
#define GPIO_PWM_HIGHLOW4_ADR            (GPIO_BASE_ADR + 0x00d0)                                                   
#define GPIO_PWM_HIGHLOW5_ADR            (GPIO_BASE_ADR + 0x00d4)                                                   
#define GPIO_PWM_EN_ADR                  (GPIO_BASE_ADR + 0x0100)                                                   
#define GPIO_PWM_CLR_ADR                 (GPIO_BASE_ADR + 0x0104)                                                   
#define GPIO_PWM_SEL0_ADR                (GPIO_BASE_ADR + 0x0108)                                                   
#define GPIO_PWM_SEL1_ADR                (GPIO_BASE_ADR + 0x010c)                                                   
#define GPIO_PWM_PH_SEL                  (GPIO_BASE_ADR + 0x0110)                                                   
#define GPIO_PHASE_0_N0_ADR              (GPIO_BASE_ADR + 0x0114)                                                   
#define GPIO_PHASE_0_N1_ADR              (GPIO_BASE_ADR + 0x0118)                                                   
#define GPIO_PHASE_0_N2_ADR              (GPIO_BASE_ADR + 0x011c)                                                   
#define GPIO_PHASE_VLD_ADR               (GPIO_BASE_ADR + 0x0120)                                                   
#define GPIO_PHASE_1_N0_ADR              (GPIO_BASE_ADR + 0x0124)                                                   
#define GPIO_PHASE_1_N1_ADR              (GPIO_BASE_ADR + 0x0128)                                                   
#define GPIO_PHASE_1_N2_ADR              (GPIO_BASE_ADR + 0x012c)                                                   
#define GPIO_PHASE_2_N0_ADR              (GPIO_BASE_ADR + 0x0130)                                                   
#define GPIO_PHASE_2_N1_ADR              (GPIO_BASE_ADR + 0x0134)                                                   
#define GPIO_PHASE_2_N2_ADR              (GPIO_BASE_ADR + 0x0138)                                                   
#define GPIO_PWM_DEC_0_N1_ADR            (GPIO_BASE_ADR + 0x013c)                                                   
#define GPIO_PWM_DEC_0_N2_ADR            (GPIO_BASE_ADR + 0x0140)                                                   
#define GPIO_PWM_DEC_0_N3_ADR            (GPIO_BASE_ADR + 0x0144)                                                   
#define GPIO_PWM_DEC_1_N1_ADR            (GPIO_BASE_ADR + 0x0148)                                                   
#define GPIO_PWM_DEC_1_N2_ADR            (GPIO_BASE_ADR + 0x014c)                                                   
#define GPIO_PWM_DEC_1_N3_ADR            (GPIO_BASE_ADR + 0x0150)                                                   
#define GPIO_PWM_DEC_2_N1_ADR            (GPIO_BASE_ADR + 0x0154)                                                   
#define GPIO_PWM_DEC_2_N2_ADR            (GPIO_BASE_ADR + 0x0158)                                                   
#define GPIO_PWM_DEC_2_N3_ADR            (GPIO_BASE_ADR + 0x015c)                                                   
#define GPIO_PWM_DEC_3_N1_ADR            (GPIO_BASE_ADR + 0x0160)                                                   
#define GPIO_PWM_DEC_3_N2_ADR            (GPIO_BASE_ADR + 0x0164)                                                   
#define GPIO_PWM_DEC_3_N3_ADR            (GPIO_BASE_ADR + 0x0168)                                                   
#define GPIO_PWM_DEC_4_N1_ADR            (GPIO_BASE_ADR + 0x016c)                                                   
#define GPIO_PWM_DEC_4_N2_ADR            (GPIO_BASE_ADR + 0x0170)                                                   
#define GPIO_PWM_DEC_4_N3_ADR            (GPIO_BASE_ADR + 0x0174)                                                   
#define GPIO_PWM_DEC0_VLD_ADR            (GPIO_BASE_ADR + 0x0178)                                                   
#define GPIO_PWM_DEC1_VLD_ADR            (GPIO_BASE_ADR + 0x017c)                                                   
#define GPIO_PRE_SCALER_ADR              (GPIO_BASE_ADR + 0x0180)   
#define GPIO_PAD_CFG_RD_WR_DATA_ADR      (GPIO_BASE_ADR + 0x0184)   
#define GPIO_PAD_CTRL_ADR                (GPIO_BASE_ADR + 0x0188) 
#define GPIO_MODE0_ADR                   (GPIO_BASE_ADR + 0x0200)   
#define GPIO_MODE1_ADR                   (GPIO_BASE_ADR + 0x0204)   
#define GPIO_MODE2_ADR                   (GPIO_BASE_ADR + 0x0208)   
#define GPIO_MODE3_ADR                   (GPIO_BASE_ADR + 0x020c)   
#define GPIO_MODE4_ADR                   (GPIO_BASE_ADR + 0x0210)   
#define GPIO_MODE5_ADR                   (GPIO_BASE_ADR + 0x0214)   
#define GPIO_MODE6_ADR                   (GPIO_BASE_ADR + 0x0218)   
#define GPIO_MODE7_ADR                   (GPIO_BASE_ADR + 0x021c)   
#define GPIO_MODE8_ADR                   (GPIO_BASE_ADR + 0x0220)   
#define GPIO_MODE9_ADR                   (GPIO_BASE_ADR + 0x0224)   
#define GPIO_MODE10_ADR                  (GPIO_BASE_ADR + 0x0228)   
#define GPIO_MODE11_ADR                  (GPIO_BASE_ADR + 0x022c)   
#define GPIO_MODE12_ADR                  (GPIO_BASE_ADR + 0x0230)   
#define GPIO_MODE13_ADR                  (GPIO_BASE_ADR + 0x0234)   
#define GPIO_MODE14_ADR                  (GPIO_BASE_ADR + 0x0238)   
#define GPIO_MODE15_ADR                  (GPIO_BASE_ADR + 0x023c)   
#define GPIO_MODE16_ADR                  (GPIO_BASE_ADR + 0x0240)   
#define GPIO_MODE17_ADR                  (GPIO_BASE_ADR + 0x0244)   
#define GPIO_MODE18_ADR                  (GPIO_BASE_ADR + 0x0248)   
#define GPIO_MODE19_ADR                  (GPIO_BASE_ADR + 0x024c)   
#define GPIO_MODE20_ADR                  (GPIO_BASE_ADR + 0x0250)   
#define GPIO_MODE21_ADR                  (GPIO_BASE_ADR + 0x0254)   
#define GPIO_MODE22_ADR                  (GPIO_BASE_ADR + 0x0258)   
#define GPIO_MODE23_ADR                  (GPIO_BASE_ADR + 0x025c)   
#define GPIO_MODE24_ADR                  (GPIO_BASE_ADR + 0x0260)   
#define GPIO_MODE25_ADR                  (GPIO_BASE_ADR + 0x0264)   
#define GPIO_MODE26_ADR                  (GPIO_BASE_ADR + 0x0268)   
#define GPIO_MODE27_ADR                  (GPIO_BASE_ADR + 0x026c)   
#define GPIO_MODE28_ADR                  (GPIO_BASE_ADR + 0x0270)   
#define GPIO_MODE29_ADR                  (GPIO_BASE_ADR + 0x0274)   
#define GPIO_MODE30_ADR                  (GPIO_BASE_ADR + 0x0278)   
#define GPIO_MODE31_ADR                  (GPIO_BASE_ADR + 0x027c)   
#define GPIO_MODE32_ADR                  (GPIO_BASE_ADR + 0x0280)   
#define GPIO_MODE33_ADR                  (GPIO_BASE_ADR + 0x0284)   
#define GPIO_MODE34_ADR                  (GPIO_BASE_ADR + 0x0288)   
#define GPIO_MODE35_ADR                  (GPIO_BASE_ADR + 0x028c)   
#define GPIO_MODE36_ADR                  (GPIO_BASE_ADR + 0x0290)   
#define GPIO_MODE37_ADR                  (GPIO_BASE_ADR + 0x0294)   
#define GPIO_MODE38_ADR                  (GPIO_BASE_ADR + 0x0298)   
#define GPIO_MODE39_ADR                  (GPIO_BASE_ADR + 0x029c)   
#define GPIO_MODE40_ADR                  (GPIO_BASE_ADR + 0x02a0)   
#define GPIO_MODE41_ADR                  (GPIO_BASE_ADR + 0x02a4)   
#define GPIO_MODE42_ADR                  (GPIO_BASE_ADR + 0x02a8)   
#define GPIO_MODE43_ADR                  (GPIO_BASE_ADR + 0x02ac)   
#define GPIO_MODE44_ADR                  (GPIO_BASE_ADR + 0x02b0)   
#define GPIO_MODE45_ADR                  (GPIO_BASE_ADR + 0x02b4)   
#define GPIO_MODE46_ADR                  (GPIO_BASE_ADR + 0x02b8)   
#define GPIO_MODE47_ADR                  (GPIO_BASE_ADR + 0x02bc)   
#define GPIO_MODE48_ADR                  (GPIO_BASE_ADR + 0x02c0)   
#define GPIO_MODE49_ADR                  (GPIO_BASE_ADR + 0x02c4)   
#define GPIO_MODE50_ADR                  (GPIO_BASE_ADR + 0x02c8)   
#define GPIO_MODE51_ADR                  (GPIO_BASE_ADR + 0x02cc)   
#define GPIO_MODE52_ADR                  (GPIO_BASE_ADR + 0x02d0)   
#define GPIO_MODE53_ADR                  (GPIO_BASE_ADR + 0x02d4)   
#define GPIO_MODE54_ADR                  (GPIO_BASE_ADR + 0x02d8)   
#define GPIO_MODE55_ADR                  (GPIO_BASE_ADR + 0x02dc)   
#define GPIO_MODE56_ADR                  (GPIO_BASE_ADR + 0x02e0)   
#define GPIO_MODE57_ADR                  (GPIO_BASE_ADR + 0x02e4)   
#define GPIO_MODE58_ADR                  (GPIO_BASE_ADR + 0x02e8)   
#define GPIO_MODE59_ADR                  (GPIO_BASE_ADR + 0x02ec)   
#define GPIO_MODE60_ADR                  (GPIO_BASE_ADR + 0x02f0)   
#define GPIO_MODE61_ADR                  (GPIO_BASE_ADR + 0x02f4)   
#define GPIO_MODE62_ADR                  (GPIO_BASE_ADR + 0x02f8)   
#define GPIO_MODE63_ADR                  (GPIO_BASE_ADR + 0x02fc)   
#define GPIO_MODE64_ADR                  (GPIO_BASE_ADR + 0x0300)   
#define GPIO_MODE65_ADR                  (GPIO_BASE_ADR + 0x0304)   
#define GPIO_MODE66_ADR                  (GPIO_BASE_ADR + 0x0308)   
#define GPIO_MODE67_ADR                  (GPIO_BASE_ADR + 0x030c)   
#define GPIO_MODE68_ADR                  (GPIO_BASE_ADR + 0x0310)   
#define GPIO_MODE69_ADR                  (GPIO_BASE_ADR + 0x0314)   
#define GPIO_MODE70_ADR                  (GPIO_BASE_ADR + 0x0318)   
#define GPIO_MODE71_ADR                  (GPIO_BASE_ADR + 0x031c)   
#define GPIO_MODE72_ADR                  (GPIO_BASE_ADR + 0x0320)   
#define GPIO_MODE73_ADR                  (GPIO_BASE_ADR + 0x0324)   
#define GPIO_MODE74_ADR                  (GPIO_BASE_ADR + 0x0328)   
#define GPIO_MODE75_ADR                  (GPIO_BASE_ADR + 0x032c)   
#define GPIO_MODE76_ADR                  (GPIO_BASE_ADR + 0x0330)   
#define GPIO_MODE77_ADR                  (GPIO_BASE_ADR + 0x0334)   
#define GPIO_MODE78_ADR                  (GPIO_BASE_ADR + 0x0338)   
#define GPIO_MODE79_ADR                  (GPIO_BASE_ADR + 0x033c)   
#define GPIO_MODE80_ADR                  (GPIO_BASE_ADR + 0x0340)   
#define GPIO_MODE81_ADR                  (GPIO_BASE_ADR + 0x0344)   
#define GPIO_MODE82_ADR                  (GPIO_BASE_ADR + 0x0348)   
#define GPIO_MODE83_ADR                  (GPIO_BASE_ADR + 0x034c)   
#define GPIO_MODE84_ADR                  (GPIO_BASE_ADR + 0x0350)   
#define GPIO_MODE85_ADR                  (GPIO_BASE_ADR + 0x0354)   
#define GPIO_MODE86_ADR                  (GPIO_BASE_ADR + 0x0358)   
#define GPIO_MODE87_ADR                  (GPIO_BASE_ADR + 0x035c)   
#define GPIO_MODE88_ADR                  (GPIO_BASE_ADR + 0x0360)   
#define GPIO_MODE89_ADR                  (GPIO_BASE_ADR + 0x0364)   
#define GPIO_MODE90_ADR                  (GPIO_BASE_ADR + 0x0368)   
#define GPIO_MODE91_ADR                  (GPIO_BASE_ADR + 0x036c)   
#define GPIO_MODE92_ADR                  (GPIO_BASE_ADR + 0x0370)   
#define GPIO_MODE93_ADR                  (GPIO_BASE_ADR + 0x0374)   
#define GPIO_MODE94_ADR                  (GPIO_BASE_ADR + 0x0378)   
#define GPIO_MODE95_ADR                  (GPIO_BASE_ADR + 0x037c)   
#define GPIO_MODE96_ADR                  (GPIO_BASE_ADR + 0x0380)   
#define GPIO_MODE97_ADR                  (GPIO_BASE_ADR + 0x0384)   
#define GPIO_MODE98_ADR                  (GPIO_BASE_ADR + 0x0388)   
#define GPIO_MODE99_ADR                  (GPIO_BASE_ADR + 0x038c)   
#define GPIO_MODE100_ADR                 (GPIO_BASE_ADR + 0x0390)   
#define GPIO_MODE101_ADR                 (GPIO_BASE_ADR + 0x0394)   
#define GPIO_MODE102_ADR                 (GPIO_BASE_ADR + 0x0398)   
#define GPIO_MODE103_ADR                 (GPIO_BASE_ADR + 0x039c)   
#define GPIO_MODE104_ADR                 (GPIO_BASE_ADR + 0x03a0)   
#define GPIO_MODE105_ADR                 (GPIO_BASE_ADR + 0x03a4)   
#define GPIO_MODE106_ADR                 (GPIO_BASE_ADR + 0x03a8)   
#define GPIO_MODE107_ADR                 (GPIO_BASE_ADR + 0x03ac)   
#define GPIO_MODE108_ADR                 (GPIO_BASE_ADR + 0x03b0)   
#define GPIO_MODE109_ADR                 (GPIO_BASE_ADR + 0x03b4)   
#define GPIO_MODE110_ADR                 (GPIO_BASE_ADR + 0x03b8)   
#define GPIO_MODE111_ADR                 (GPIO_BASE_ADR + 0x03bc)   
#define GPIO_MODE112_ADR                 (GPIO_BASE_ADR + 0x03c0)   
#define GPIO_MODE113_ADR                 (GPIO_BASE_ADR + 0x03c4)   
#define GPIO_MODE114_ADR                 (GPIO_BASE_ADR + 0x03c8)   
#define GPIO_MODE115_ADR                 (GPIO_BASE_ADR + 0x03cc)   
#define GPIO_MODE116_ADR                 (GPIO_BASE_ADR + 0x03d0)   
#define GPIO_MODE117_ADR                 (GPIO_BASE_ADR + 0x03d4)   
#define GPIO_MODE118_ADR                 (GPIO_BASE_ADR + 0x03d8)   
#define GPIO_MODE119_ADR                 (GPIO_BASE_ADR + 0x03dc)   
#define GPIO_MODE120_ADR                 (GPIO_BASE_ADR + 0x03e0)   
#define GPIO_MODE121_ADR                 (GPIO_BASE_ADR + 0x03e4)   
#define GPIO_MODE122_ADR                 (GPIO_BASE_ADR + 0x03e8)   
#define GPIO_MODE123_ADR                 (GPIO_BASE_ADR + 0x03ec)   
#define GPIO_MODE124_ADR                 (GPIO_BASE_ADR + 0x03f0)   
#define GPIO_MODE125_ADR                 (GPIO_BASE_ADR + 0x03f4)   
#define GPIO_MODE126_ADR                 (GPIO_BASE_ADR + 0x03f8)   
#define GPIO_MODE127_ADR                 (GPIO_BASE_ADR + 0x03fc)   
#define GPIO_MODE128_ADR                 (GPIO_BASE_ADR + 0x0400)   
#define GPIO_MODE129_ADR                 (GPIO_BASE_ADR + 0x0404)   
#define GPIO_MODE130_ADR                 (GPIO_BASE_ADR + 0x0408)   
#define GPIO_MODE131_ADR                 (GPIO_BASE_ADR + 0x040c)   
#define GPIO_MODE132_ADR                 (GPIO_BASE_ADR + 0x0410)   
#define GPIO_MODE133_ADR                 (GPIO_BASE_ADR + 0x0414)   
#define GPIO_MODE134_ADR                 (GPIO_BASE_ADR + 0x0418)   
#define GPIO_MODE135_ADR                 (GPIO_BASE_ADR + 0x041c)   
#define GPIO_MODE136_ADR                 (GPIO_BASE_ADR + 0x0420)   
#define GPIO_MODE137_ADR                 (GPIO_BASE_ADR + 0x0424)   
#define GPIO_MODE138_ADR                 (GPIO_BASE_ADR + 0x0428)   
#define GPIO_MODE139_ADR                 (GPIO_BASE_ADR + 0x042c)   
#define GPIO_MODE140_ADR                 (GPIO_BASE_ADR + 0x0430)   
#define GPIO_MODE141_ADR                 (GPIO_BASE_ADR + 0x0434)   
#define GPIO_MODE142_ADR                 (GPIO_BASE_ADR + 0x0438)   
#define GPIO_MODE143_ADR                 (GPIO_BASE_ADR + 0x043c)   
#define GPIO_MODE144_ADR                 (GPIO_BASE_ADR + 0x0440)   
#define GPIO_MODE145_ADR                 (GPIO_BASE_ADR + 0x0444)   
#define GPIO_MODE146_ADR                 (GPIO_BASE_ADR + 0x0448)   
#define GPIO_MODE147_ADR                 (GPIO_BASE_ADR + 0x044c)   
#define IIC1_BASE_ADR                     (LPB1_CONTROL_ADR + 0xA0000)                                                   
#define IIC1_CON                          (IIC1_BASE_ADR + 0x00) 
#define IIC1_TAR                          (IIC1_BASE_ADR + 0x04) 
#define IIC1_SAR                          (IIC1_BASE_ADR + 0x08) 
#define IIC1_HS_MADDR                     (IIC1_BASE_ADR + 0x0c) 
#define IIC1_DATA_CMD                     (IIC1_BASE_ADR + 0x10) 
#define IIC1_SS_HCNT                      (IIC1_BASE_ADR + 0x14) 
#define IIC1_SS_LCNT                      (IIC1_BASE_ADR + 0x18) 
#define IIC1_FS_HCNT                      (IIC1_BASE_ADR + 0x1c) 
#define IIC1_FS_LCNT                      (IIC1_BASE_ADR + 0x20) 
#define IIC1_HS_HCNT                      (IIC1_BASE_ADR + 0x24) 
#define IIC1_HS_LCNT                      (IIC1_BASE_ADR + 0x28) 
#define IIC1_INTR_STAT                    (IIC1_BASE_ADR + 0x2c) 
#define IIC1_INTR_MASK                    (IIC1_BASE_ADR + 0x30) 
#define IIC1_RAW_INTR_STAT                (IIC1_BASE_ADR + 0x34)  
#define IIC1_RX_TL                        (IIC1_BASE_ADR + 0x38)  
#define IIC1_TX_TL                        (IIC1_BASE_ADR + 0x3c)  
#define IIC1_CLR_INTR                     (IIC1_BASE_ADR + 0x40) 
#define IIC1_CLR_RX_UNDER                 (IIC1_BASE_ADR + 0x44) 
#define IIC1_CLR_RX_OVER                  (IIC1_BASE_ADR + 0x48) 
#define IIC1_CLR_TX_OVER                  (IIC1_BASE_ADR + 0x4c) 
#define IIC1_CLR_RD_REQ                   (IIC1_BASE_ADR + 0x50) 
#define IIC1_CLR_TX_ABRT                  (IIC1_BASE_ADR + 0x54) 
#define IIC1_CLR_RX_DONE                  (IIC1_BASE_ADR + 0x58) 
#define IIC1_CLR_ACTIVITY                 (IIC1_BASE_ADR + 0x5c) 
#define IIC1_CLR_STOP_DET                 (IIC1_BASE_ADR + 0x60) 
#define IIC1_CLR_START_DET                (IIC1_BASE_ADR + 0x64)  
#define IIC1_CLR_GEN_CALL                 (IIC1_BASE_ADR + 0x68) 
#define IIC1_ENABLE                       (IIC1_BASE_ADR + 0x6c) 
#define IIC1_STATUS                       (IIC1_BASE_ADR + 0x70) 
#define IIC1_TXFLR                        (IIC1_BASE_ADR + 0x74)  
#define IIC1_RXFLR                        (IIC1_BASE_ADR + 0x78)  
#define IIC1_SRESET                       (IIC1_BASE_ADR + 0x7c) 
#define IIC1_TX_ABRT_SOURCE               (IIC1_BASE_ADR + 0x80)  
#define IIC1_VERSION_ID                   (IIC1_BASE_ADR + 0xf8) 
#define IIC1_DMA_CR                       (IIC1_BASE_ADR + 0x88) 
#define IIC1_DMA_TDLR                     (IIC1_BASE_ADR + 0x8c) 
#define IIC1_DMA_RDLR                     (IIC1_BASE_ADR + 0x90) 
#define IIC1_COMP_PARAM_1                 (IIC1_BASE_ADR + 0xf4) 
#define IIC1_COMP_VERSION                 (IIC1_BASE_ADR + 0xf8) 
#define IIC1_COMP_TYPE                    (IIC1_BASE_ADR + 0xfc) 
#define IIC1_CPING_1BIT_WR                IIC1_TAR 
#define IIC2_BASE_ADR                     (LPB1_CONTROL_ADR + 0xB0000)                                                   
#define IIC2_CON                          (IIC2_BASE_ADR + 0x00) 
#define IIC2_TAR                          (IIC2_BASE_ADR + 0x04) 
#define IIC2_SAR                          (IIC2_BASE_ADR + 0x08) 
#define IIC2_HS_MADDR                     (IIC2_BASE_ADR + 0x0c) 
#define IIC2_DATA_CMD                     (IIC2_BASE_ADR + 0x10) 
#define IIC2_SS_HCNT                      (IIC2_BASE_ADR + 0x14) 
#define IIC2_SS_LCNT                      (IIC2_BASE_ADR + 0x18) 
#define IIC2_FS_HCNT                      (IIC2_BASE_ADR + 0x1c) 
#define IIC2_FS_LCNT                      (IIC2_BASE_ADR + 0x20) 
#define IIC2_HS_HCNT                      (IIC2_BASE_ADR + 0x24) 
#define IIC2_HS_LCNT                      (IIC2_BASE_ADR + 0x28) 
#define IIC2_INTR_STAT                    (IIC2_BASE_ADR + 0x2c) 
#define IIC2_INTR_MASK                    (IIC2_BASE_ADR + 0x30) 
#define IIC2_RAW_INTR_STAT                (IIC2_BASE_ADR + 0x34)  
#define IIC2_RX_TL                        (IIC2_BASE_ADR + 0x38)  
#define IIC2_TX_TL                        (IIC2_BASE_ADR + 0x3c)  
#define IIC2_CLR_INTR                     (IIC2_BASE_ADR + 0x40) 
#define IIC2_CLR_RX_UNDER                 (IIC2_BASE_ADR + 0x44) 
#define IIC2_CLR_RX_OVER                  (IIC2_BASE_ADR + 0x48) 
#define IIC2_CLR_TX_OVER                  (IIC2_BASE_ADR + 0x4c) 
#define IIC2_CLR_RD_REQ                   (IIC2_BASE_ADR + 0x50) 
#define IIC2_CLR_TX_ABRT                  (IIC2_BASE_ADR + 0x54) 
#define IIC2_CLR_RX_DONE                  (IIC2_BASE_ADR + 0x58) 
#define IIC2_CLR_ACTIVITY                 (IIC2_BASE_ADR + 0x5c) 
#define IIC2_CLR_STOP_DET                 (IIC2_BASE_ADR + 0x60) 
#define IIC2_CLR_START_DET                (IIC2_BASE_ADR + 0x64)  
#define IIC2_CLR_GEN_CALL                 (IIC2_BASE_ADR + 0x68) 
#define IIC2_ENABLE                       (IIC2_BASE_ADR + 0x6c) 
#define IIC2_STATUS                       (IIC2_BASE_ADR + 0x70) 
#define IIC2_TXFLR                        (IIC2_BASE_ADR + 0x74)  
#define IIC2_RXFLR                        (IIC2_BASE_ADR + 0x78)  
#define IIC2_SRESET                       (IIC2_BASE_ADR + 0x7c) 
#define IIC2_TX_ABRT_SOURCE               (IIC2_BASE_ADR + 0x80)  
#define IIC2_VERSION_ID                   (IIC2_BASE_ADR + 0xf8) 
#define IIC2_DMA_CR                       (IIC2_BASE_ADR + 0x88) 
#define IIC2_DMA_TDLR                     (IIC2_BASE_ADR + 0x8c) 
#define IIC2_DMA_RDLR                     (IIC2_BASE_ADR + 0x90) 
#define IIC2_COMP_PARAM_1                 (IIC2_BASE_ADR + 0xf4) 
#define IIC2_COMP_VERSION                 (IIC2_BASE_ADR + 0xf8) 
#define IIC2_COMP_TYPE                    (IIC2_BASE_ADR + 0xfc) 
#define IIC2_CPING_1BIT_WR                IIC2_TAR 
#define SPI1_BASE_ADR                    (LPB1_CONTROL_ADR + 0x50000)         
#define SPI2_BASE_ADR                    (LPB1_CONTROL_ADR + 0x60000)         
#define SPI3_BASE_ADR                    (LPB1_CONTROL_ADR + 0x70000) 
#define CAPABILITY_REG                   0x00  
#define MODE_REG                         0x20  
#define EVENT_REG                        0x24  
#define MASK_REG                         0x28  
#define COMMAND_REG                      0x2c  
#define TRANSMIT_REG                     0x30  
#define RECEIVE_REG                      0x34  
#define SLVSEL_REG                       0x38  
#define DEBUG_UART_BASE_ADR               (LPB1_CONTROL_ADR   + 0x80000) 
#define DEBUG_UART_DATA_ADR               (DEBUG_UART_BASE_ADR +0x0000) 
#define DEBUG_UART_STATUS_ADR             (DEBUG_UART_BASE_ADR +0x0004) 
#define DEBUG_UART_CTRL_ADR               (DEBUG_UART_BASE_ADR +0x0008) 
#define DEBUG_UART_SCALER_ADR             (DEBUG_UART_BASE_ADR +0x000c) 
#define DEBUG_UART_DEBUG_ADR              (DEBUG_UART_BASE_ADR +0x0010) 
#define I2S1_BASE_ADR                     (LPB1_CONTROL_ADR + 0xc0000)                                                   
#define I2S1_IER                          (I2S1_BASE_ADR + 0x000) 
#define I2S1_IRER                         (I2S1_BASE_ADR + 0x004) 
#define I2S1_ITER                         (I2S1_BASE_ADR + 0x008) 
#define I2S1_CER                          (I2S1_BASE_ADR + 0x00c) 
#define I2S1_CCR                          (I2S1_BASE_ADR + 0x010) 
#define I2S1_RXFFR                        (I2S1_BASE_ADR + 0x014) 
#define I2S1_TXFFR                        (I2S1_BASE_ADR + 0x018) 
#define I2S1_LRBR0                        (I2S1_BASE_ADR + 0x020)  
#define I2S1_LTHR0                        (I2S1_BASE_ADR + 0x020)  
#define I2S1_RRBR0                        (I2S1_BASE_ADR + 0x024) 
#define I2S1_RTHR0                        (I2S1_BASE_ADR + 0x024)  
#define I2S1_RER0                         (I2S1_BASE_ADR + 0x028)  
#define I2S1_TER0                         (I2S1_BASE_ADR + 0x02c)  
#define I2S1_RCR0                         (I2S1_BASE_ADR + 0x030)  
#define I2S1_TCR0                         (I2S1_BASE_ADR + 0x034)  
#define I2S1_ISR0                         (I2S1_BASE_ADR + 0x038)  
#define I2S1_IMR0                         (I2S1_BASE_ADR + 0x03c) 
#define I2S1_ROR0                         (I2S1_BASE_ADR + 0x040) 
#define I2S1_TOR0                         (I2S1_BASE_ADR + 0x044)  
#define I2S1_RFCR0                        (I2S1_BASE_ADR + 0x048)  
#define I2S1_TFCR0                        (I2S1_BASE_ADR + 0x04c)  
#define I2S1_RFF0                         (I2S1_BASE_ADR + 0x050)  
#define I2S1_TFF0                         (I2S1_BASE_ADR + 0x054) 
#define I2S1_LRBR1                        (I2S1_BASE_ADR + 0x060)  
#define I2S1_LTHR1                        (I2S1_BASE_ADR + 0x060)  
#define I2S1_RRBR1                        (I2S1_BASE_ADR + 0x064) 
#define I2S1_RTHR1                        (I2S1_BASE_ADR + 0x064) 
#define I2S1_RER1                         (I2S1_BASE_ADR + 0x068)  
#define I2S1_TER1                         (I2S1_BASE_ADR + 0x06c) 
#define I2S1_RCR1                         (I2S1_BASE_ADR + 0x070)  
#define I2S1_TCR1                         (I2S1_BASE_ADR + 0x074)  
#define I2S1_ISR1                         (I2S1_BASE_ADR + 0x078) 
#define I2S1_IMR1                         (I2S1_BASE_ADR + 0x07c) 
#define I2S1_ROR1                         (I2S1_BASE_ADR + 0x080) 
#define I2S1_TOR1                         (I2S1_BASE_ADR + 0x084)  
#define I2S1_RFCR1                        (I2S1_BASE_ADR + 0x088) 
#define I2S1_TFCR1                        (I2S1_BASE_ADR + 0x08c)  
#define I2S1_RFF1                         (I2S1_BASE_ADR + 0x090)  
#define I2S1_TFF1                         (I2S1_BASE_ADR + 0x094) 
#define I2S1_LTHR2                        (I2S1_BASE_ADR + 0x0a0) 
#define I2S1_RTHR2                        (I2S1_BASE_ADR + 0x0a4) 
#define I2S1_TER2                         (I2S1_BASE_ADR + 0x0ac) 
#define I2S1_TCR2                         (I2S1_BASE_ADR + 0x0b4)  
#define I2S1_ISR2                         (I2S1_BASE_ADR + 0x0b8) 
#define I2S1_IMR2                         (I2S1_BASE_ADR + 0x0bc) 
#define I2S1_TOR2                         (I2S1_BASE_ADR + 0x0C4) 
#define I2S1_TFCR2                        (I2S1_BASE_ADR + 0x0cc)  
#define I2S1_TFF2                         (I2S1_BASE_ADR + 0x0d4) 
#define I2S1_RXDMA                        (I2S1_BASE_ADR + 0x1c0) 
#define I2S1_RRXDMA                       (I2S1_BASE_ADR + 0x1c4) 
#define I2S1_TXDMA                        (I2S1_BASE_ADR + 0x1c8) 
#define I2S1_RTXDMA                       (I2S1_BASE_ADR + 0x1cc) 
#define I2S1_COMP_PARAM_2                 (I2S1_BASE_ADR + 0x1f0) 
#define I2S1_COMP_PARAM_1                 (I2S1_BASE_ADR + 0x1f4)  
#define I2S1_COMP_VERSION                 (I2S1_BASE_ADR + 0x1f8) 
#define I2S1_COMP_TYPE                    (I2S1_BASE_ADR + 0x1fc) 
#define I2S2_BASE_ADR                     (LPB1_CONTROL_ADR + 0xd0000)                                                   
#define I2S2_IER                          (I2S2_BASE_ADR + 0x000) 
#define I2S2_IRER                         (I2S2_BASE_ADR + 0x004) 
#define I2S2_ITER                         (I2S2_BASE_ADR + 0x008) 
#define I2S2_CER                          (I2S2_BASE_ADR + 0x00c) 
#define I2S2_CCR                          (I2S2_BASE_ADR + 0x010) 
#define I2S2_RXFFR                        (I2S2_BASE_ADR + 0x014) 
#define I2S2_TXFFR                        (I2S2_BASE_ADR + 0x018) 
#define I2S2_LRBR0                        (I2S2_BASE_ADR + 0x020)  
#define I2S2_LTHR0                        (I2S2_BASE_ADR + 0x020)  
#define I2S2_RRBR0                        (I2S2_BASE_ADR + 0x024) 
#define I2S2_RTHR0                        (I2S2_BASE_ADR + 0x024)  
#define I2S2_RER0                         (I2S2_BASE_ADR + 0x028)  
#define I2S2_TER0                         (I2S2_BASE_ADR + 0x02c)  
#define I2S2_RCR0                         (I2S2_BASE_ADR + 0x030)  
#define I2S2_TCR0                         (I2S2_BASE_ADR + 0x034)  
#define I2S2_ISR0                         (I2S2_BASE_ADR + 0x038)  
#define I2S2_IMR0                         (I2S2_BASE_ADR + 0x03c)  
#define I2S2_ROR0                         (I2S2_BASE_ADR + 0x040) 
#define I2S2_TOR0                         (I2S2_BASE_ADR + 0x044)  
#define I2S2_RFCR0                        (I2S2_BASE_ADR + 0x048)  
#define I2S2_TFCR0                        (I2S2_BASE_ADR + 0x04c)  
#define I2S2_RFF0                         (I2S2_BASE_ADR + 0x050)  
#define I2S2_TFF0                         (I2S2_BASE_ADR + 0x054)  
#define I2S2_LRBR1                        (I2S2_BASE_ADR + 0x060)  
#define I2S2_LTHR1                        (I2S2_BASE_ADR + 0x060)  
#define I2S2_RRBR1                        (I2S2_BASE_ADR + 0x064) 
#define I2S2_RTHR1                        (I2S2_BASE_ADR + 0x064) 
#define I2S2_RER1                         (I2S2_BASE_ADR + 0x068)  
#define I2S2_TER1                         (I2S2_BASE_ADR + 0x06c) 
#define I2S2_RCR1                         (I2S2_BASE_ADR + 0x070)  
#define I2S2_TCR1                         (I2S2_BASE_ADR + 0x074)  
#define I2S2_ISR1                         (I2S2_BASE_ADR + 0x078) 
#define I2S2_IMR1                         (I2S2_BASE_ADR + 0x07c) 
#define I2S2_ROR1                         (I2S2_BASE_ADR + 0x080) 
#define I2S2_TOR1                         (I2S2_BASE_ADR + 0x084)  
#define I2S2_RFCR1                        (I2S2_BASE_ADR + 0x088) 
#define I2S2_TFCR1                        (I2S2_BASE_ADR + 0x08c)  
#define I2S2_RFF1                         (I2S2_BASE_ADR + 0x090)  
#define I2S2_TFF1                         (I2S2_BASE_ADR + 0x094) 
#define I2S2_LTHR2                        (I2S2_BASE_ADR + 0x0a0) 
#define I2S2_RTHR2                        (I2S2_BASE_ADR + 0x0a4) 
#define I2S2_TER2                         (I2S2_BASE_ADR + 0x0ac) 
#define I2S2_TCR2                         (I2S2_BASE_ADR + 0x0b4)  
#define I2S2_ISR2                         (I2S2_BASE_ADR + 0x0b8) 
#define I2S2_IMR2                         (I2S2_BASE_ADR + 0x0bc) 
#define I2S2_TOR2                         (I2S2_BASE_ADR + 0x0c4) 
#define I2S2_TFCR2                        (I2S2_BASE_ADR + 0x0cc)  
#define I2S2_TFF2                         (I2S2_BASE_ADR + 0x0d4) 
#define I2S2_RXDMA                        (I2S2_BASE_ADR + 0x1c0) 
#define I2S2_RRXDMA                       (I2S2_BASE_ADR + 0x1c4) 
#define I2S2_TXDMA                        (I2S2_BASE_ADR + 0x1c8) 
#define I2S2_RTXDMA                       (I2S2_BASE_ADR + 0x1cc) 
#define I2S2_COMP_PARAM_2                 (I2S2_BASE_ADR + 0x1f0) 
#define I2S2_COMP_PARAM_1                 (I2S2_BASE_ADR + 0x1f4)  
#define I2S2_COMP_VERSION                 (I2S2_BASE_ADR + 0x1f8) 
#define I2S2_COMP_TYPE                    (I2S2_BASE_ADR + 0x1fc) 
#define I2S3_BASE_ADR                     (LPB1_CONTROL_ADR + 0xe0000)                                                   
#define I2S3_IER                          (I2S3_BASE_ADR + 0x000) 
#define I2S3_IRER                         (I2S3_BASE_ADR + 0x004) 
#define I2S3_ITER                         (I2S3_BASE_ADR + 0x008) 
#define I2S3_CER                          (I2S3_BASE_ADR + 0x00c) 
#define I2S3_CCR                          (I2S3_BASE_ADR + 0x010) 
#define I2S3_RXFFR                        (I2S3_BASE_ADR + 0x014) 
#define I2S3_TXFFR                        (I2S3_BASE_ADR + 0x018) 
#define I2S3_LRBR0                        (I2S3_BASE_ADR + 0x020)  
#define I2S3_LTHR0                        (I2S3_BASE_ADR + 0x020)  
#define I2S3_RRBR0                        (I2S3_BASE_ADR + 0x024) 
#define I2S3_RTHR0                        (I2S3_BASE_ADR + 0x024)  
#define I2S3_RER0                         (I2S3_BASE_ADR + 0x028)  
#define I2S3_TER0                         (I2S3_BASE_ADR + 0x02c)  
#define I2S3_RCR0                         (I2S3_BASE_ADR + 0x030)  
#define I2S3_TCR0                         (I2S3_BASE_ADR + 0x034)  
#define I2S3_ISR0                         (I2S3_BASE_ADR + 0x038)  
#define I2S3_IMR0                         (I2S3_BASE_ADR + 0x03c)  
#define I2S3_ROR0                         (I2S3_BASE_ADR + 0x040) 
#define I2S3_TOR0                         (I2S3_BASE_ADR + 0x044)  
#define I2S3_RFCR0                        (I2S3_BASE_ADR + 0x048)  
#define I2S3_TFCR0                        (I2S3_BASE_ADR + 0x04c)  
#define I2S3_RFF0                         (I2S3_BASE_ADR + 0x050)  
#define I2S3_TFF0                         (I2S3_BASE_ADR + 0x054)  
#define I2S3_LRBR1                        (I2S3_BASE_ADR + 0x060)  
#define I2S3_LTHR1                        (I2S3_BASE_ADR + 0x060)  
#define I2S3_RRBR1                        (I2S3_BASE_ADR + 0x064) 
#define I2S3_RTHR1                        (I2S3_BASE_ADR + 0x064) 
#define I2S3_RER1                         (I2S3_BASE_ADR + 0x068)  
#define I2S3_TER1                         (I2S3_BASE_ADR + 0x06c) 
#define I2S3_RCR1                         (I2S3_BASE_ADR + 0x070)  
#define I2S3_TCR1                         (I2S3_BASE_ADR + 0x074)  
#define I2S3_ISR1                         (I2S3_BASE_ADR + 0x078) 
#define I2S3_IMR1                         (I2S3_BASE_ADR + 0x07c) 
#define I2S3_ROR1                         (I2S3_BASE_ADR + 0x080) 
#define I2S3_TOR1                         (I2S3_BASE_ADR + 0x084)  
#define I2S3_RFCR1                        (I2S3_BASE_ADR + 0x088) 
#define I2S3_TFCR1                        (I2S3_BASE_ADR + 0x08c)  
#define I2S3_RFF1                         (I2S3_BASE_ADR + 0x090)  
#define I2S3_TFF1                         (I2S3_BASE_ADR + 0x094) 
#define I2S3_LTHR2                        (I2S3_BASE_ADR + 0x0a0) 
#define I2S3_RTHR2                        (I2S3_BASE_ADR + 0x0a4) 
#define I2S3_TER2                         (I2S3_BASE_ADR + 0x0ac) 
#define I2S3_TCR2                         (I2S3_BASE_ADR + 0x0b4)  
#define I2S3_ISR2                         (I2S3_BASE_ADR + 0x0b8) 
#define I2S3_IMR2                         (I2S3_BASE_ADR + 0x0bc) 
#define I2S3_TOR2                         (I2S3_BASE_ADR + 0x0C4) 
#define I2S3_TFCR2                        (I2S3_BASE_ADR + 0x0cc)  
#define I2S3_TFF2                         (I2S3_BASE_ADR + 0x0d4) 
#define I2S3_RXDMA                        (I2S3_BASE_ADR + 0x1c0) 
#define I2S3_RRXDMA                       (I2S3_BASE_ADR + 0x1c4) 
#define I2S3_TXDMA                        (I2S3_BASE_ADR + 0x1c8) 
#define I2S3_RTXDMA                       (I2S3_BASE_ADR + 0x1cc) 
#define I2S3_COMP_PARAM_2                 (I2S3_BASE_ADR + 0x1f0) 
#define I2S3_COMP_PARAM_1                 (I2S3_BASE_ADR + 0x1f4)  
#define I2S3_COMP_VERSION                 (I2S3_BASE_ADR + 0x1f8) 
#define I2S3_COMP_TYPE                    (I2S3_BASE_ADR + 0x1fc) 
#define I2S4_BASE_ADR                     (I2S1_BASE_ADR + 0x400)                                                   
#define I2S4_IER                          (I2S4_BASE_ADR + 0x000) 
#define I2S4_IRER                         (I2S4_BASE_ADR + 0x004) 
#define I2S4_ITER                         (I2S4_BASE_ADR + 0x008) 
#define I2S4_CER                          (I2S4_BASE_ADR + 0x00c) 
#define I2S4_CCR                          (I2S4_BASE_ADR + 0x010) 
#define I2S4_RXFFR                        (I2S4_BASE_ADR + 0x014) 
#define I2S4_TXFFR                        (I2S4_BASE_ADR + 0x018) 
#define I2S4_LRBR0                        (I2S4_BASE_ADR + 0x020)  
#define I2S4_LTHR0                        (I2S4_BASE_ADR + 0x020)  
#define I2S4_RRBR0                        (I2S4_BASE_ADR + 0x024) 
#define I2S4_RTHR0                        (I2S4_BASE_ADR + 0x024)  
#define I2S4_RER0                         (I2S4_BASE_ADR + 0x028)  
#define I2S4_TER0                         (I2S4_BASE_ADR + 0x02c)  
#define I2S4_RCR0                         (I2S4_BASE_ADR + 0x030)  
#define I2S4_TCR0                         (I2S4_BASE_ADR + 0x034)  
#define I2S4_ISR0                         (I2S4_BASE_ADR + 0x038)  
#define I2S4_IMR0                         (I2S4_BASE_ADR + 0x03c)  
#define I2S4_ROR0                         (I2S4_BASE_ADR + 0x040) 
#define I2S4_TOR0                         (I2S4_BASE_ADR + 0x044)  
#define I2S4_RFCR0                        (I2S4_BASE_ADR + 0x048)  
#define I2S4_TFCR0                        (I2S4_BASE_ADR + 0x04c)  
#define I2S4_RFF0                         (I2S4_BASE_ADR + 0x050)  
#define I2S4_TFF0                         (I2S4_BASE_ADR + 0x054)  
#define I2S4_LRBR1                        (I2S4_BASE_ADR + 0x060)  
#define I2S4_LTHR1                        (I2S4_BASE_ADR + 0x060)  
#define I2S4_RRBR1                        (I2S4_BASE_ADR + 0x064) 
#define I2S4_RTHR1                        (I2S4_BASE_ADR + 0x064) 
#define I2S4_RER1                         (I2S4_BASE_ADR + 0x068)  
#define I2S4_TER1                         (I2S4_BASE_ADR + 0x06c) 
#define I2S4_RCR1                         (I2S4_BASE_ADR + 0x070)  
#define I2S4_TCR1                         (I2S4_BASE_ADR + 0x074)  
#define I2S4_ISR1                         (I2S4_BASE_ADR + 0x078) 
#define I2S4_IMR1                         (I2S4_BASE_ADR + 0x07c) 
#define I2S4_ROR1                         (I2S4_BASE_ADR + 0x080) 
#define I2S4_TOR1                         (I2S4_BASE_ADR + 0x084)  
#define I2S4_RFCR1                        (I2S4_BASE_ADR + 0x088) 
#define I2S4_TFCR1                        (I2S4_BASE_ADR + 0x08c)  
#define I2S4_RFF1                         (I2S4_BASE_ADR + 0x090)  
#define I2S4_TFF1                         (I2S4_BASE_ADR + 0x094) 
#define I2S4_LTHR2                        (I2S4_BASE_ADR + 0x0a0) 
#define I2S4_RTHR2                        (I2S4_BASE_ADR + 0x0a4) 
#define I2S4_TER2                         (I2S4_BASE_ADR + 0x0ac) 
#define I2S4_TCR2                         (I2S4_BASE_ADR + 0x0b4)  
#define I2S4_ISR2                         (I2S4_BASE_ADR + 0x0b8) 
#define I2S4_IMR2                         (I2S4_BASE_ADR + 0x0bc) 
#define I2S4_TOR2                         (I2S4_BASE_ADR + 0x0C4) 
#define I2S4_TFCR2                        (I2S4_BASE_ADR + 0x0cc)  
#define I2S4_TFF2                         (I2S4_BASE_ADR + 0x0d4) 
#define I2S4_RXDMA                        (I2S4_BASE_ADR + 0x1c0) 
#define I2S4_RRXDMA                       (I2S4_BASE_ADR + 0x1c4) 
#define I2S4_TXDMA                        (I2S4_BASE_ADR + 0x1c8) 
#define I2S4_RTXDMA                       (I2S4_BASE_ADR + 0x1cc) 
#define I2S4_COMP_PARAM_2                 (I2S4_BASE_ADR + 0x1f0) 
#define I2S4_COMP_PARAM_1                 (I2S4_BASE_ADR + 0x1f4)  
#define I2S4_COMP_VERSION                 (I2S4_BASE_ADR + 0x1f8) 
#define I2S4_COMP_TYPE                    (I2S4_BASE_ADR + 0x1fc) 
#define I2S5_BASE_ADR                     (I2S2_BASE_ADR + 0x400)                                                   
#define I2S5_IER                          (I2S5_BASE_ADR + 0x000) 
#define I2S5_IRER                         (I2S5_BASE_ADR + 0x004) 
#define I2S5_ITER                         (I2S5_BASE_ADR + 0x008) 
#define I2S5_CER                          (I2S5_BASE_ADR + 0x00c) 
#define I2S5_CCR                          (I2S5_BASE_ADR + 0x010) 
#define I2S5_RXFFR                        (I2S5_BASE_ADR + 0x014) 
#define I2S5_TXFFR                        (I2S5_BASE_ADR + 0x018) 
#define I2S5_LRBR0                        (I2S5_BASE_ADR + 0x020)  
#define I2S5_LTHR0                        (I2S5_BASE_ADR + 0x020)  
#define I2S5_RRBR0                        (I2S5_BASE_ADR + 0x024) 
#define I2S5_RTHR0                        (I2S5_BASE_ADR + 0x024)  
#define I2S5_RER0                         (I2S5_BASE_ADR + 0x028)  
#define I2S5_TER0                         (I2S5_BASE_ADR + 0x02c)  
#define I2S5_RCR0                         (I2S5_BASE_ADR + 0x030)  
#define I2S5_TCR0                         (I2S5_BASE_ADR + 0x034)  
#define I2S5_ISR0                         (I2S5_BASE_ADR + 0x038)  
#define I2S5_IMR0                         (I2S5_BASE_ADR + 0x03c)  
#define I2S5_ROR0                         (I2S5_BASE_ADR + 0x040) 
#define I2S5_TOR0                         (I2S5_BASE_ADR + 0x044)  
#define I2S5_RFCR0                        (I2S5_BASE_ADR + 0x048)  
#define I2S5_TFCR0                        (I2S5_BASE_ADR + 0x04c)  
#define I2S5_RFF0                         (I2S5_BASE_ADR + 0x050)  
#define I2S5_TFF0                         (I2S5_BASE_ADR + 0x054)  
#define I2S5_LRBR1                        (I2S5_BASE_ADR + 0x060)  
#define I2S5_LTHR1                        (I2S5_BASE_ADR + 0x060)  
#define I2S5_RRBR1                        (I2S5_BASE_ADR + 0x064) 
#define I2S5_RTHR1                        (I2S5_BASE_ADR + 0x064) 
#define I2S5_RER1                         (I2S5_BASE_ADR + 0x068)  
#define I2S5_TER1                         (I2S5_BASE_ADR + 0x06c) 
#define I2S5_RCR1                         (I2S5_BASE_ADR + 0x070)  
#define I2S5_TCR1                         (I2S5_BASE_ADR + 0x074)  
#define I2S5_ISR1                         (I2S5_BASE_ADR + 0x078) 
#define I2S5_IMR1                         (I2S5_BASE_ADR + 0x07c) 
#define I2S5_ROR1                         (I2S5_BASE_ADR + 0x080) 
#define I2S5_TOR1                         (I2S5_BASE_ADR + 0x084)  
#define I2S5_RFCR1                        (I2S5_BASE_ADR + 0x088) 
#define I2S5_TFCR1                        (I2S5_BASE_ADR + 0x08c)  
#define I2S5_RFF1                         (I2S5_BASE_ADR + 0x090)  
#define I2S5_TFF1                         (I2S5_BASE_ADR + 0x094) 
#define I2S5_LTHR2                        (I2S5_BASE_ADR + 0x0a0) 
#define I2S5_RTHR2                        (I2S5_BASE_ADR + 0x0a4) 
#define I2S5_TER2                         (I2S5_BASE_ADR + 0x0ac) 
#define I2S5_TCR2                         (I2S5_BASE_ADR + 0x0b4)  
#define I2S5_ISR2                         (I2S5_BASE_ADR + 0x0b8) 
#define I2S5_IMR2                         (I2S5_BASE_ADR + 0x0bc) 
#define I2S5_TOR2                         (I2S5_BASE_ADR + 0x0C4) 
#define I2S5_TFCR2                        (I2S5_BASE_ADR + 0x0cc)  
#define I2S5_TFF2                         (I2S5_BASE_ADR + 0x0d4) 
#define I2S5_RXDMA                        (I2S5_BASE_ADR + 0x1c0) 
#define I2S5_RRXDMA                       (I2S5_BASE_ADR + 0x1c4) 
#define I2S5_TXDMA                        (I2S5_BASE_ADR + 0x1c8) 
#define I2S5_RTXDMA                       (I2S5_BASE_ADR + 0x1cc) 
#define I2S5_COMP_PARAM_2                 (I2S5_BASE_ADR + 0x1f0) 
#define I2S5_COMP_PARAM_1                 (I2S5_BASE_ADR + 0x1f4)  
#define I2S5_COMP_VERSION                 (I2S5_BASE_ADR + 0x1f8) 
#define I2S5_COMP_TYPE                    (I2S5_BASE_ADR + 0x1fc) 
#define I2S6_BASE_ADR                     (I2S3_BASE_ADR + 0x400)                                                   
#define I2S6_IER                          (I2S6_BASE_ADR + 0x000) 
#define I2S6_IRER                         (I2S6_BASE_ADR + 0x004) 
#define I2S6_ITER                         (I2S6_BASE_ADR + 0x008) 
#define I2S6_CER                          (I2S6_BASE_ADR + 0x00c) 
#define I2S6_CCR                          (I2S6_BASE_ADR + 0x010) 
#define I2S6_RXFFR                        (I2S6_BASE_ADR + 0x014) 
#define I2S6_TXFFR                        (I2S6_BASE_ADR + 0x018) 
#define I2S6_LRBR0                        (I2S6_BASE_ADR + 0x020)  
#define I2S6_LTHR0                        (I2S6_BASE_ADR + 0x020)  
#define I2S6_RRBR0                        (I2S6_BASE_ADR + 0x024) 
#define I2S6_RTHR0                        (I2S6_BASE_ADR + 0x024)  
#define I2S6_RER0                         (I2S6_BASE_ADR + 0x028)  
#define I2S6_TER0                         (I2S6_BASE_ADR + 0x02c)  
#define I2S6_RCR0                         (I2S6_BASE_ADR + 0x030)  
#define I2S6_TCR0                         (I2S6_BASE_ADR + 0x034)  
#define I2S6_ISR0                         (I2S6_BASE_ADR + 0x038)  
#define I2S6_IMR0                         (I2S6_BASE_ADR + 0x03c)  
#define I2S6_ROR0                         (I2S6_BASE_ADR + 0x040) 
#define I2S6_TOR0                         (I2S6_BASE_ADR + 0x044)  
#define I2S6_RFCR0                        (I2S6_BASE_ADR + 0x048)  
#define I2S6_TFCR0                        (I2S6_BASE_ADR + 0x04c)  
#define I2S6_RFF0                         (I2S6_BASE_ADR + 0x050)  
#define I2S6_TFF0                         (I2S6_BASE_ADR + 0x054)  
#define I2S6_LRBR1                        (I2S6_BASE_ADR + 0x060)  
#define I2S6_LTHR1                        (I2S6_BASE_ADR + 0x060)  
#define I2S6_RRBR1                        (I2S6_BASE_ADR + 0x064) 
#define I2S6_RTHR1                        (I2S6_BASE_ADR + 0x064) 
#define I2S6_RER1                         (I2S6_BASE_ADR + 0x068)  
#define I2S6_TER1                         (I2S6_BASE_ADR + 0x06c) 
#define I2S6_RCR1                         (I2S6_BASE_ADR + 0x070)  
#define I2S6_TCR1                         (I2S6_BASE_ADR + 0x074)  
#define I2S6_ISR1                         (I2S6_BASE_ADR + 0x078) 
#define I2S6_IMR1                         (I2S6_BASE_ADR + 0x07c) 
#define I2S6_ROR1                         (I2S6_BASE_ADR + 0x080) 
#define I2S6_TOR1                         (I2S6_BASE_ADR + 0x084)  
#define I2S6_RFCR1                        (I2S6_BASE_ADR + 0x088) 
#define I2S6_TFCR1                        (I2S6_BASE_ADR + 0x08c)  
#define I2S6_RFF1                         (I2S6_BASE_ADR + 0x090)  
#define I2S6_TFF1                         (I2S6_BASE_ADR + 0x094) 
#define I2S6_LTHR2                        (I2S6_BASE_ADR + 0x0a0) 
#define I2S6_RTHR2                        (I2S6_BASE_ADR + 0x0a4) 
#define I2S6_TER2                         (I2S6_BASE_ADR + 0x0ac) 
#define I2S6_TCR2                         (I2S6_BASE_ADR + 0x0b4)  
#define I2S6_ISR2                         (I2S6_BASE_ADR + 0x0b8) 
#define I2S6_IMR2                         (I2S6_BASE_ADR + 0x0bc) 
#define I2S6_TOR2                         (I2S6_BASE_ADR + 0x0C4) 
#define I2S6_TFCR2                        (I2S6_BASE_ADR + 0x0cc)  
#define I2S6_TFF2                         (I2S6_BASE_ADR + 0x0d4) 
#define I2S6_RXDMA                        (I2S6_BASE_ADR + 0x1c0) 
#define I2S6_RRXDMA                       (I2S6_BASE_ADR + 0x1c4) 
#define I2S6_TXDMA                        (I2S6_BASE_ADR + 0x1c8) 
#define I2S6_RTXDMA                       (I2S6_BASE_ADR + 0x1cc) 
#define I2S6_COMP_PARAM_2                 (I2S6_BASE_ADR + 0x1f0) 
#define I2S6_COMP_PARAM_1                 (I2S6_BASE_ADR + 0x1f4)  
#define I2S6_COMP_VERSION                 (I2S6_BASE_ADR + 0x1f8) 
#define I2S6_COMP_TYPE                    (I2S6_BASE_ADR + 0x1fc) 
#define KPTSC_BASE_ADR                    (LPB2_CONTROL_ADR + 0x00000) 
#define TSC_SCALLER_ADR                   (KPTSC_BASE_ADR + 0x0000) 
#define TSC_CFG_ADR                       (KPTSC_BASE_ADR + 0x0004) 
#define TSC_FILTER_ADR                    (KPTSC_BASE_ADR + 0x0008) 
#define TSC_TIM_ADR                       (KPTSC_BASE_ADR + 0x000C) 
#define TSC_IRQ_ADR                       (KPTSC_BASE_ADR + 0x0010) 
#define TSC_STAT0_ADR                     (KPTSC_BASE_ADR + 0x0014) 
#define TSC_STAT1_ADR                     (KPTSC_BASE_ADR + 0x0018) 
#define TSC_XY_DATA_ADR                   (KPTSC_BASE_ADR + 0x001c)     
#define TSC_Z_DATA_ADR                    (KPTSC_BASE_ADR + 0x0020)     
#define TSC_AUX_DATA_ADR                  (KPTSC_BASE_ADR + 0x0024)     
#define TSC_REV_ID_ADR                    (KPTSC_BASE_ADR + 0x0028) 
#define TSC_RESERVED_0_ADR                (KPTSC_BASE_ADR + 0x002c) 
#define TSC_RESERVED_1_ADR                (KPTSC_BASE_ADR + 0x0030) 
#define TSC_KEY_REG_ADR                   (KPTSC_BASE_ADR + 0x0034) 
#define TSC_DACC0_ADR                     (KPTSC_BASE_ADR + 0x0038)     
#define TSC_DACC1_ADR                     (KPTSC_BASE_ADR + 0x003c)     
#define KPD_SCALLER_ADR                   (KPTSC_BASE_ADR + 0x0050) 
#define KPD_DEGLITCH_ADR                  (KPTSC_BASE_ADR + 0x0054) 
#define KPD_CTRL_ADR                      (KPTSC_BASE_ADR + 0x0058) 
#define KPD_STAT_ADR                      (KPTSC_BASE_ADR + 0x005c) 
#define KPD_COLDATA1_ADR                  (KPTSC_BASE_ADR + 0x0060)     
#define KPD_COLDATA2_ADR                  (KPTSC_BASE_ADR + 0x0064)     
#define KPD_COLDATA3_ADR                  (KPTSC_BASE_ADR + 0x0068)     
#define KPD_ROWDATA1_ADR                  (KPTSC_BASE_ADR + 0x006c)     
#define KPD_ROWDATA2_ADR                  (KPTSC_BASE_ADR + 0x0070)     
#define KPD_ROWDATA3_ADR                  (KPTSC_BASE_ADR + 0x0074)     
#define KPD_FSM_ADR                       (KPTSC_BASE_ADR + 0x0078)
#define AXM_CFG_BASE_ADR                 (LPB2_CONTROL_ADR + 0x20000) 
#define AXM_MCFG_ADR                     (AXM_CFG_BASE_ADR + 0x0000) 
#define AXM_SCFG_ADR                     (AXM_CFG_BASE_ADR + 0x0004) 
#define AXM_SXI_CCNT_ADR                 (AXM_CFG_BASE_ADR + 0x0008) 
#define AXM_SXI_WD_VCNT_ADR              (AXM_CFG_BASE_ADR + 0x000c) 
#define AXM_SXI_WD_FCNT_ADR              (AXM_CFG_BASE_ADR + 0x0010) 
#define AXM_SXI_RD_VCNT_ADR              (AXM_CFG_BASE_ADR + 0x0014) 
#define AXM_MXI_CCNT_ADR                 (AXM_CFG_BASE_ADR + 0x0018) 
#define AXM_MXI_WD_VCNT_ADR              (AXM_CFG_BASE_ADR + 0x001c) 
#define AXM_MXI_WD_FCNT_ADR              (AXM_CFG_BASE_ADR + 0x0020) 
#define AXM_MXI_RD_VCNT_ADR              (AXM_CFG_BASE_ADR + 0x0024) 
#define AXM_INT_ENABLE_ADR               (AXM_CFG_BASE_ADR + 0x0028) 
#define AXM_INT_CLEAR_ADR                (AXM_CFG_BASE_ADR + 0x002c) 
#define AXM_INT_STATUS_ADR               (AXM_CFG_BASE_ADR + 0x0030) 
#define AXM_AHBB_CFG_ADR                 (AXM_CFG_BASE_ADR + 0x0034) 
#define AXM_AHBB_PFADR0_ADR              (AXM_CFG_BASE_ADR + 0x0038) 
#define AXM_AHBB_PFADR1_ADR              (AXM_CFG_BASE_ADR + 0x003c) 
#define TVE_CFG_BASE_ADR                 (LPB2_CONTROL_ADR + 0xc0000) 
#define TVE_LCD_SEL_ADR                  (TVE_CFG_BASE_ADR + 0x0000)       
#define TVE_CSC_COEFF11_ADR              (TVE_CFG_BASE_ADR + 0x0004)  
#define TVE_CSC_COEFF12_ADR              (TVE_CFG_BASE_ADR + 0x0008)  
#define TVE_CSC_COEFF13_ADR              (TVE_CFG_BASE_ADR + 0x000c)  
#define TVE_CSC_COEFF21_ADR              (TVE_CFG_BASE_ADR + 0x0010)  
#define TVE_CSC_COEFF22_ADR              (TVE_CFG_BASE_ADR + 0x0014)  
#define TVE_CSC_COEFF23_ADR              (TVE_CFG_BASE_ADR + 0x0018)  
#define TVE_CSC_COEFF31_ADR              (TVE_CFG_BASE_ADR + 0x001c)  
#define TVE_CSC_COEFF32_ADR              (TVE_CFG_BASE_ADR + 0x0020)  
#define TVE_CSC_COEFF33_ADR              (TVE_CFG_BASE_ADR + 0x0024)  
#define TVE_CSC_OFF1_ADR                 (TVE_CFG_BASE_ADR + 0x0028)  
#define TVE_CSC_OFF2_ADR                 (TVE_CFG_BASE_ADR + 0x002c)  
#define TVE_CSC_OFF3_ADR                 (TVE_CFG_BASE_ADR + 0x0030)  
#define TVE_FILT1_COEFF0_ADR             (TVE_CFG_BASE_ADR + 0x0034)  
#define TVE_FILT1_COEFF1_ADR             (TVE_CFG_BASE_ADR + 0x0038)  
#define TVE_FILT1_COEFF2_ADR             (TVE_CFG_BASE_ADR + 0x003c)  
#define TVE_FILT1_COEFF3_ADR             (TVE_CFG_BASE_ADR + 0x0040)  
#define TVE_FILT1_COEFF4_ADR             (TVE_CFG_BASE_ADR + 0x0044)  
#define TVE_FILT2_COEFF0_ADR             (TVE_CFG_BASE_ADR + 0x0048)  
#define TVE_FILT2_COEFF1_ADR             (TVE_CFG_BASE_ADR + 0x004c)  
#define TVE_FILT2_COEFF2_ADR             (TVE_CFG_BASE_ADR + 0x0050)  
#define TVE_FILT2_COEFF3_ADR             (TVE_CFG_BASE_ADR + 0x0054)  
#define TVE_FILT2_COEFF4_ADR             (TVE_CFG_BASE_ADR + 0x0058)  
#define TVE_FILT3_COEFF0_ADR             (TVE_CFG_BASE_ADR + 0x005c)  
#define TVE_FILT3_COEFF1_ADR             (TVE_CFG_BASE_ADR + 0x0060)  
#define TVE_FILT3_COEFF2_ADR             (TVE_CFG_BASE_ADR + 0x0064)  
#define TVE_FILT3_COEFF3_ADR             (TVE_CFG_BASE_ADR + 0x0068)  
#define TVE_FILT3_COEFF4_ADR             (TVE_CFG_BASE_ADR + 0x006c)  
#define TVE_DDS_INCR_ADR                 (TVE_CFG_BASE_ADR + 0x0070)  
#define TVE_LSYNC_DOUBLE_ADR             (TVE_CFG_BASE_ADR + 0x0074)  
#define TVE_LSYNC_BIPOLAR_ADR            (TVE_CFG_BASE_ADR + 0x0078)  
#define TVE_LSYNC_MAX_ADR                (TVE_CFG_BASE_ADR + 0x007c)  
#define TVE_LSYNC_EQ_EN_ADR              (TVE_CFG_BASE_ADR + 0x0080)  
#define TVE_LSYNC_WIDTH_ADR              (TVE_CFG_BASE_ADR + 0x0084)  
#define TVE_LINE_WIDTH_ADR               (TVE_CFG_BASE_ADR + 0x0088)  
#define TVE_BLANK_LVL1_ADR               (TVE_CFG_BASE_ADR + 0x008c)  
#define TVE_LSYNC_EN_ADR                 (TVE_CFG_BASE_ADR + 0x0090)  
#define TVE_LSYNC_HI_LVL_ADR             (TVE_CFG_BASE_ADR + 0x0094)  
#define TVE_LSYNC_LO_LVL_ADR             (TVE_CFG_BASE_ADR + 0x0098)  
#define TVE_BLANK1_EN_ADR                (TVE_CFG_BASE_ADR + 0x009c)  
#define TVE_SYNC1_EN_ADR                 (TVE_CFG_BASE_ADR + 0x00a0)  
#define TVE_BLANKPED1_EN_ADR             (TVE_CFG_BASE_ADR + 0x00a4)  
#define TVE_BLANK2_EN_ADR                (TVE_CFG_BASE_ADR + 0x00a8)  
#define TVE_SYNC2_EN_ADR                 (TVE_CFG_BASE_ADR + 0x00ac)  
#define TVE_BLANKPED2_EN_ADR             (TVE_CFG_BASE_ADR + 0x00b0)  
#define TVE_BLANK3_EN_ADR                (TVE_CFG_BASE_ADR + 0x00b4)  
#define TVE_SYNC3_EN_ADR                 (TVE_CFG_BASE_ADR + 0x00b8)  
#define TVE_BLANKPED3_EN_ADR             (TVE_CFG_BASE_ADR + 0x00bc)  
#define TVE_BLANK_PEDESTAL_ADR           (TVE_CFG_BASE_ADR + 0x00c0)  
#define TVE_CBURST_VSTART1_ADR           (TVE_CFG_BASE_ADR + 0x00c4)  
#define TVE_CBURST_VEND1_ADR             (TVE_CFG_BASE_ADR + 0x00c8)  
#define TVE_CBURST_VSTART2_ADR           (TVE_CFG_BASE_ADR + 0x00cc)  
#define TVE_CBURST_VEND2_ADR             (TVE_CFG_BASE_ADR + 0x00d0)  
#define TVE_CBURST_HSTART_ADR            (TVE_CFG_BASE_ADR + 0x00d4)  
#define TVE_CBURST_HEND_ADR              (TVE_CFG_BASE_ADR + 0x00d8)  
#define TVE_CBURST_EN_ADR                (TVE_CFG_BASE_ADR + 0x00dc)  
#define TVE_CBURST_AMP_ADR               (TVE_CFG_BASE_ADR + 0x00e0)  
#define TVE_DDSOFF_ACTIVE0_ADR           (TVE_CFG_BASE_ADR + 0x00e4)  
#define TVE_DDSOFF_ACTIVE1_ADR           (TVE_CFG_BASE_ADR + 0x00e8)  
#define TVE_DDSOFF_INACTIVE0_ADR         (TVE_CFG_BASE_ADR + 0x00ec)  
#define TVE_DDSOFF_INACTIVE1_ADR         (TVE_CFG_BASE_ADR + 0x00f0)  
#define TVE_PAL_SWITCH_EN_ADR            (TVE_CFG_BASE_ADR + 0x00f4)  
#define TVE_DDS_BYPASS_ADR               (TVE_CFG_BASE_ADR + 0x00f8)  
#define TVE_CHROMA_EN_ADR                (TVE_CFG_BASE_ADR + 0x00fc)  
#define TVE_DAC_SETUP_ADR                (TVE_CFG_BASE_ADR + 0x0100)  
#define TVE_LSYNC_VSTART1_ADR            (TVE_CFG_BASE_ADR + 0x0104)  
#define TVE_LSYNC_VSTART2_ADR            (TVE_CFG_BASE_ADR + 0x0108)  
#define TVE_UPSAMP_ADR                   (TVE_CFG_BASE_ADR + 0x010c)  
#define TVE_EN_ADR                       (TVE_CFG_BASE_ADR + 0x0110)  
#define TVE_DACTIVE_START_ADR            (TVE_CFG_BASE_ADR + 0x0114)  
#define TVE_DACTIVE_END_ADR              (TVE_CFG_BASE_ADR + 0x0118)  
#define TVE_HDSYNC_START_ADR             (TVE_CFG_BASE_ADR + 0x011c)  
#define TVE_HDSYNC_END_ADR               (TVE_CFG_BASE_ADR + 0x0120)  
#define TVE_CCAP_FIFO_ADR                (TVE_CFG_BASE_ADR + 0x0124)  
#define TVE_CCAP_EN_ADR                  (TVE_CFG_BASE_ADR + 0x0128) 
#define TVE_CCAP_SSTART_ADR              (TVE_CFG_BASE_ADR + 0x012c) 
#define TVE_CCAP_SEND_ADR                (TVE_CFG_BASE_ADR + 0x0130) 
#define TVE_CCAP_DSTART_ADR              (TVE_CFG_BASE_ADR + 0x0134) 
#define TVE_CCAP_DEND_ADR                (TVE_CFG_BASE_ADR + 0x0138) 
#define TVE_CCAP_BITLEN_ADR              (TVE_CFG_BASE_ADR + 0x013c) 
#define TVE_CCAP_AMP_ADR                 (TVE_CFG_BASE_ADR + 0x0140) 
#define TVE_CCAP_DDS_INCR_ADR            (TVE_CFG_BASE_ADR + 0x0144) 
#define TVE_WIN_EN_ADR                   (TVE_CFG_BASE_ADR + 0x0148) 
#define TVE_MV_CFG0_ADR                  (TVE_CFG_BASE_ADR + 0x014c) 
#define TVE_MV_CFG1_ADR                  (TVE_CFG_BASE_ADR + 0x0150) 
#define TVE_MV_CFG2_ADR                  (TVE_CFG_BASE_ADR + 0x0154) 
#define TVE_MV_CFG3_ADR                  (TVE_CFG_BASE_ADR + 0x0158) 
#define TVE_MV_CFG4_ADR                  (TVE_CFG_BASE_ADR + 0x015c) 
#define TVE_MV_STARTFLD2_ADR             (TVE_CFG_BASE_ADR + 0x0160) 
#define TVE_MV_N8_HI_ADR                 (TVE_CFG_BASE_ADR + 0x0164) 
#define TVE_MV_525_625N_ADR              (TVE_CFG_BASE_ADR + 0x0168) 
#define TVE_MV_PULSEHI_ADR               (TVE_CFG_BASE_ADR + 0x016c) 
#define TVE_MV_PULSELO_ADR               (TVE_CFG_BASE_ADR + 0x0170) 
#define TVE_MV_RAMPINC_ADR               (TVE_CFG_BASE_ADR + 0x0174) 
#define TVE_MV_BPPWIDTH_ADR              (TVE_CFG_BASE_ADR + 0x0178) 
#define TVE_MV_BPPAMP_ADR                (TVE_CFG_BASE_ADR + 0x017c) 
#define TVE_MV_BLANKADJ_ADR              (TVE_CFG_BASE_ADR + 0x0180) 
#define TVE_MV_N5OFF_ADR                 (TVE_CFG_BASE_ADR + 0x0184) 
#define TVE_MV_N8MOD_ADR                 (TVE_CFG_BASE_ADR + 0x0188)   
#define TVE_MV_N9MOD_ADR                 (TVE_CFG_BASE_ADR + 0x018c)   
#define TVE_MV_N10MOD_ADR                (TVE_CFG_BASE_ADR + 0x0190)  
#define TVE_MV_N16MOD_ADR                (TVE_CFG_BASE_ADR + 0x0194)  
#define TVE_MV_N17MOD_ADR                (TVE_CFG_BASE_ADR + 0x0198)  
#define TVE_MV_N18MOD_ADR                (TVE_CFG_BASE_ADR + 0x019c)  
#define TVE_MV_N19MOD_ADR                (TVE_CFG_BASE_ADR + 0x01a0)  
#define TVE_GAMMA_ADR                    (TVE_CFG_BASE_ADR + 0x01a4)  
#define TVE_BLANK_LVL2_ADR               (TVE_CFG_BASE_ADR + 0x01a8)  
#define TVE_BLANK_LVL3_ADR               (TVE_CFG_BASE_ADR + 0x01a8)  
#define SEBI_BASE_ADR                     0x08000000 
#define SEBI_MODE_CFG_ADR                (SEBI_BASE_ADR + 0x000) 
#define SEBI_TX_DATA_ENDIAN_CFG_ADR      (SEBI_BASE_ADR + 0x008) 
#define SEBI_RX_DATA_ENDIAN_CFG_ADR      (SEBI_BASE_ADR + 0x010) 
#define SEBI_TX_CMD_ENDIAN_CFG_ADR       (SEBI_BASE_ADR + 0x018) 
#define SEBI_RX_CMD_ENDIAN_CFG_ADR       (SEBI_BASE_ADR + 0x020) 
#define SEBI_TIM_CFG_ADR                 (SEBI_BASE_ADR + 0x028) 
#define SEBI_DMA_TX_CFG_ADR              (SEBI_BASE_ADR + 0x030) 
#define SEBI_DMA_TX_STARTADR_ADR         (SEBI_BASE_ADR + 0x038) 
#define SEBI_DMA_TX_LEN_ADR              (SEBI_BASE_ADR + 0x040) 
#define SEBI_DMA_TX_STATUS_ADR           (SEBI_BASE_ADR + 0x048) 
#define SEBI_DMA_TX_STARTADR_SHAD_ADR    (SEBI_BASE_ADR + 0x050) 
#define SEBI_DMA_TX_LEN_SHADOW_ADR       (SEBI_BASE_ADR + 0x058) 
#define SEBI_DMA_TX_LINE_OFFSET_ADR      (SEBI_BASE_ADR + 0x060) 
#define SEBI_DMA_TX_LINE_WIDTH_ADR       (SEBI_BASE_ADR + 0x068) 
#define SEBI_DMA_RX_CFG_ADR              (SEBI_BASE_ADR + 0x070) 
#define SEBI_DMA_RX_STARTADR_ADR         (SEBI_BASE_ADR + 0x078) 
#define SEBI_DMA_RX_LEN_ADR              (SEBI_BASE_ADR + 0x080) 
#define SEBI_DMA_RX_STATUS_ADR           (SEBI_BASE_ADR + 0x088) 
#define SEBI_DMA_RX_STARTADR_SHAD_ADR    (SEBI_BASE_ADR + 0x090) 
#define SEBI_DMA_RX_LEN_SHADOW_ADR       (SEBI_BASE_ADR + 0x098) 
#define SEBI_DMA_RX_LINE_OFFSET_ADR      (SEBI_BASE_ADR + 0x0a0) 
#define SEBI_DMA_RX_LINE_WIDTH_ADR       (SEBI_BASE_ADR + 0x0a8) 
#define SEBI_STATUS_ADR                  (SEBI_BASE_ADR + 0x0b0) 
#define SEBI_CTRL_TX_DATA_ADR            (SEBI_BASE_ADR + 0x0b8) 
#define SEBI_CTRL_RX_DATA_ADR            (SEBI_BASE_ADR + 0x0c0) 
#define SEBI_TX_DATA_FIFO_STATUS_ADR     (SEBI_BASE_ADR + 0x0c8) 
#define SEBI_RX_DATA_FIFO_STATUS_ADR     (SEBI_BASE_ADR + 0x0d0) 
#define SEBI_TX_CMD_FIFO_STATUS_ADR      (SEBI_BASE_ADR + 0x0d8) 
#define SEBI_RX_CMD_FIFO_STATUS_ADR      (SEBI_BASE_ADR + 0x0e0) 
#define SEBI_TX_DATA_INT_LEVEL_ADR       (SEBI_BASE_ADR + 0x0e8) 
#define SEBI_RX_DATA_INT_LEVEL_ADR       (SEBI_BASE_ADR + 0x0f0) 
#define SEBI_INT_ENABLE_ADR              (SEBI_BASE_ADR + 0x0f8) 
#define SEBI_INT_STATUS_ADR              (SEBI_BASE_ADR + 0x100) 
#define SEBI_INT_CLEAR_ADR               (SEBI_BASE_ADR + 0x108) 
#define SEBI_LOOPBACK_ADR                (SEBI_BASE_ADR + 0x110) 
#define SEBI_HOST_REGSET_BASE_ADR        (SEBI_BASE_ADR + 0x118) 
#define SEBI_TX_DATA_FIFO_0_ADR          (SEBI_BASE_ADR + 0x200) 
#define SEBI_TX_DATA_FIFO_1_ADR          (SEBI_BASE_ADR + 0x208) 
#define SEBI_TX_DATA_FIFO_2_ADR          (SEBI_BASE_ADR + 0x210) 
#define SEBI_TX_DATA_FIFO_3_ADR          (SEBI_BASE_ADR + 0x218) 
#define SEBI_TX_DATA_FIFO_4_ADR          (SEBI_BASE_ADR + 0x220) 
#define SEBI_TX_DATA_FIFO_5_ADR          (SEBI_BASE_ADR + 0x228) 
#define SEBI_TX_DATA_FIFO_6_ADR          (SEBI_BASE_ADR + 0x230) 
#define SEBI_TX_DATA_FIFO_7_ADR          (SEBI_BASE_ADR + 0x238) 
#define SEBI_TX_DATA_FIFO_8_ADR          (SEBI_BASE_ADR + 0x240) 
#define SEBI_TX_DATA_FIFO_9_ADR          (SEBI_BASE_ADR + 0x248) 
#define SEBI_TX_DATA_FIFO_10_ADR         (SEBI_BASE_ADR + 0x250) 
#define SEBI_TX_DATA_FIFO_11_ADR         (SEBI_BASE_ADR + 0x258) 
#define SEBI_TX_DATA_FIFO_12_ADR         (SEBI_BASE_ADR + 0x260) 
#define SEBI_TX_DATA_FIFO_13_ADR         (SEBI_BASE_ADR + 0x268) 
#define SEBI_TX_DATA_FIFO_14_ADR         (SEBI_BASE_ADR + 0x270) 
#define SEBI_TX_DATA_FIFO_15_ADR         (SEBI_BASE_ADR + 0x278) 
#define SEBI_RX_DATA_FIFO_0_ADR          (SEBI_BASE_ADR + 0x280) 
#define SEBI_RX_DATA_FIFO_1_ADR          (SEBI_BASE_ADR + 0x288) 
#define SEBI_RX_DATA_FIFO_2_ADR          (SEBI_BASE_ADR + 0x290) 
#define SEBI_RX_DATA_FIFO_3_ADR          (SEBI_BASE_ADR + 0x298) 
#define SEBI_RX_DATA_FIFO_4_ADR          (SEBI_BASE_ADR + 0x2a0) 
#define SEBI_RX_DATA_FIFO_5_ADR          (SEBI_BASE_ADR + 0x2a8) 
#define SEBI_RX_DATA_FIFO_6_ADR          (SEBI_BASE_ADR + 0x2b0) 
#define SEBI_RX_DATA_FIFO_7_ADR          (SEBI_BASE_ADR + 0x2b8) 
#define SEBI_RX_DATA_FIFO_8_ADR          (SEBI_BASE_ADR + 0x2c0) 
#define SEBI_RX_DATA_FIFO_9_ADR          (SEBI_BASE_ADR + 0x2c8) 
#define SEBI_RX_DATA_FIFO_10_ADR         (SEBI_BASE_ADR + 0x2d0) 
#define SEBI_RX_DATA_FIFO_11_ADR         (SEBI_BASE_ADR + 0x2d8) 
#define SEBI_RX_DATA_FIFO_12_ADR         (SEBI_BASE_ADR + 0x2e0) 
#define SEBI_RX_DATA_FIFO_13_ADR         (SEBI_BASE_ADR + 0x2e8) 
#define SEBI_RX_DATA_FIFO_14_ADR         (SEBI_BASE_ADR + 0x2f0) 
#define SEBI_RX_DATA_FIFO_15_ADR         (SEBI_BASE_ADR + 0x2f8) 
#define SEBI_TX_CMD_FIFO_0_ADR           (SEBI_BASE_ADR + 0x300) 
#define SEBI_TX_CMD_FIFO_1_ADR           (SEBI_BASE_ADR + 0x308) 
#define SEBI_TX_CMD_FIFO_2_ADR           (SEBI_BASE_ADR + 0x310) 
#define SEBI_TX_CMD_FIFO_3_ADR           (SEBI_BASE_ADR + 0x318) 
#define SEBI_TX_CMD_FIFO_4_ADR           (SEBI_BASE_ADR + 0x320) 
#define SEBI_TX_CMD_FIFO_5_ADR           (SEBI_BASE_ADR + 0x328) 
#define SEBI_TX_CMD_FIFO_6_ADR           (SEBI_BASE_ADR + 0x330) 
#define SEBI_TX_CMD_FIFO_7_ADR           (SEBI_BASE_ADR + 0x338) 
#define SEBI_TX_CMD_FIFO_8_ADR           (SEBI_BASE_ADR + 0x340) 
#define SEBI_TX_CMD_FIFO_9_ADR           (SEBI_BASE_ADR + 0x348) 
#define SEBI_TX_CMD_FIFO_10_ADR          (SEBI_BASE_ADR + 0x350) 
#define SEBI_TX_CMD_FIFO_11_ADR          (SEBI_BASE_ADR + 0x358) 
#define SEBI_TX_CMD_FIFO_12_ADR          (SEBI_BASE_ADR + 0x360) 
#define SEBI_TX_CMD_FIFO_13_ADR          (SEBI_BASE_ADR + 0x368) 
#define SEBI_TX_CMD_FIFO_14_ADR          (SEBI_BASE_ADR + 0x370) 
#define SEBI_TX_CMD_FIFO_15_ADR          (SEBI_BASE_ADR + 0x378) 
#define SEBI_RX_CMD_FIFO_0_ADR           (SEBI_BASE_ADR + 0x380) 
#define SEBI_RX_CMD_FIFO_1_ADR           (SEBI_BASE_ADR + 0x388) 
#define SEBI_RX_CMD_FIFO_2_ADR           (SEBI_BASE_ADR + 0x390) 
#define SEBI_RX_CMD_FIFO_3_ADR           (SEBI_BASE_ADR + 0x398) 
#define SEBI_RX_CMD_FIFO_4_ADR           (SEBI_BASE_ADR + 0x3a0) 
#define SEBI_RX_CMD_FIFO_5_ADR           (SEBI_BASE_ADR + 0x3a8) 
#define SEBI_RX_CMD_FIFO_6_ADR           (SEBI_BASE_ADR + 0x3b0) 
#define SEBI_RX_CMD_FIFO_7_ADR           (SEBI_BASE_ADR + 0x3b8) 
#define SEBI_RX_CMD_FIFO_8_ADR           (SEBI_BASE_ADR + 0x3c0) 
#define SEBI_RX_CMD_FIFO_9_ADR           (SEBI_BASE_ADR + 0x3c8) 
#define SEBI_RX_CMD_FIFO_10_ADR          (SEBI_BASE_ADR + 0x3d0) 
#define SEBI_RX_CMD_FIFO_11_ADR          (SEBI_BASE_ADR + 0x3d8) 
#define SEBI_RX_CMD_FIFO_12_ADR          (SEBI_BASE_ADR + 0x3e0) 
#define SEBI_RX_CMD_FIFO_13_ADR          (SEBI_BASE_ADR + 0x3e8) 
#define SEBI_RX_CMD_FIFO_14_ADR          (SEBI_BASE_ADR + 0x3f0) 
#define SEBI_RX_CMD_FIFO_15_ADR          (SEBI_BASE_ADR + 0x3f8) 
#define SEBI_ADR_MASK_ADR                (SEBI_BASE_ADR + 0x400) 
#define SEBI_ALE_N_CFG_ADR               (SEBI_BASE_ADR + 0x408) 
#define SEBI_TIM1_CFG_ADR                (SEBI_BASE_ADR + 0x410) 
#define SEBI_AXIFIFO_WR_TIMEOUT_ADR      (SEBI_BASE_ADR + 0x418)
#define GPS_BASE_ADR                     (LPB2_CONTROL_ADR + 0xD0000) 
#define GPS_MODE_CFG_ADR                 (GPS_BASE_ADR + 0x0000) 
#define GPS_DMA_TX_CFG_ADR               (GPS_BASE_ADR + 0x0004) 
#define GPS_DMA_TX_STARTADR_ADR          (GPS_BASE_ADR + 0x0008) 
#define GPS_DMA_TX_LEN_ADR               (GPS_BASE_ADR + 0x000c) 
#define GPS_DMA_TX_STATUS_ADR            (GPS_BASE_ADR + 0x0010) 
#define GPS_DMA_TX_STARTADR_SHAD_ADR     (GPS_BASE_ADR + 0x0014) 
#define GPS_DMA_TX_LEN_SHADOW_ADR        (GPS_BASE_ADR + 0x0018) 
#define GPS_TX_DATA_FIFO_STATUS_ADR      (GPS_BASE_ADR + 0x001c) 
#define GPS_INT_ENABLE_ADR               (GPS_BASE_ADR + 0x0020) 
#define GPS_INT_STATUS_ADR               (GPS_BASE_ADR + 0x0024) 
#define GPS_INT_CLEAR_ADR                (GPS_BASE_ADR + 0x0028) 
#define GPS_AHB_MAX_BURST_LEN_ADR        (GPS_BASE_ADR + 0x002c)   
#define GPS_TX_DATA_INT_LEVEL_ADR        (GPS_BASE_ADR + 0x0030) 
#define GPS_DATA_FIFO_WORD_ADR           (GPS_BASE_ADR + 0x0040) 
#define LHB_NFC_BASE                     0xD0400000 
#define LHB_NFC_SFR_BASE                 (LHB_NFC_BASE + 0x1300) 
#define LHB_NFC_SFR_CONF                 LHB_NFC_SFR_BASE 
#define LHB_NFC_SFR_CTRL                 (LHB_NFC_SFR_BASE+0x04) 
#define LHB_NFC_SFR_COMM                 (LHB_NFC_SFR_BASE+0x08) 
#define LHB_NFC_SFR_AD0L                 (LHB_NFC_SFR_BASE+0x0C) 
#define LHB_NFC_SFR_AD1L                 (LHB_NFC_SFR_BASE+0x10) 
#define LHB_NFC_SFR_DATA                 (LHB_NFC_SFR_BASE+0x14) 
#define LHB_NFC_SFR_PB0                  (LHB_NFC_SFR_BASE+0x18) 
#define LHB_NFC_SFR_STAT                 (LHB_NFC_SFR_BASE+0x1C) 
#define LHB_NFC_SFR_LKU0                 (LHB_NFC_SFR_BASE+0x20) 
#define LHB_NFC_SFR_LKU1                 (LHB_NFC_SFR_BASE+0x24) 
#define LHB_NFC_SFR_LKU2                 (LHB_NFC_SFR_BASE+0x28) 
#define LHB_NFC_SFR_LKU3                 (LHB_NFC_SFR_BASE+0x2C) 
#define LHB_NFC_SFR_LKU4                 (LHB_NFC_SFR_BASE+0x30) 
#define LHB_NFC_SFR_LKU5                 (LHB_NFC_SFR_BASE+0x34) 
#define LHB_NFC_SFR_LKU6                 (LHB_NFC_SFR_BASE+0x38) 
#define LHB_NFC_SFR_LKU7                 (LHB_NFC_SFR_BASE+0x3C) 
#define LHB_NFC_SFR_ECST                 (LHB_NFC_SFR_BASE+0x40) 
#define LHB_NFC_SFR_AD0H                 (LHB_NFC_SFR_BASE+0x44) 
#define LHB_NFC_SFR_AD1H                 (LHB_NFC_SFR_BASE+0x48) 
#define LHB_NFC_SFR_LKEN                 (LHB_NFC_SFR_BASE+0x4C) 
#define LHB_NFC_SFR_DMADR                (LHB_NFC_SFR_BASE+0x80) 
#define LHB_NFC_SFR_DMCTRL               (LHB_NFC_SFR_BASE+0x84) 
#define LHB_NFC_SFR_DMCNTR               (LHB_NFC_SFR_BASE+0x88) 
#define MEBI_BASE_ADDR                 0x20000000 
#define MEBI_CTRL_AHB_BASE             0xffff000 
#define MEBI_BASE_CTRL_ADDR            MEBI_BASE_ADDR + MEBI_CTRL_AHB_BASE 
#define MEBI_AHB_ADDR_WIDTH            28 
#define MEBI_CTRL_AHB_ADDR_WIDTH       12 
#define MEBI_NFC_AHB_ADDR_WIDTH        12 
#define MEBI_BUFF_DD                     8 
#define MEBI_BUFF_AW                     3 
#define MEBI_IO_WIDTH                  43 
#define MEBI_CFG                         0x000 
#define MEBI_STATUS                      0x008 
#define MEBI_AHBCFG                      0x010 
#define MEBI_GPOCFG                      0x018   
#define MEBI_CSCFG_0                     0x020 
#define MEBI_CSCFG_1                     0x028 
#define MEBI_CSCFG_2                     0x030 
#define MEBI_CSCFG_3                     0x038 
#define MEBI_SRAMCFG_0                   0x100 
#define MEBI_SRAMRDCFG_0                 0x108 
#define MEBI_SRAMWRCFG_0                 0x110 
#define MEBI_SRAMCFG_1                   0x118 
#define MEBI_SRAMRDCFG_1                 0x120 
#define MEBI_SRAMWRCFG_1                 0x128 
#define MEBI_SRAMCFG_2                   0x130 
#define MEBI_SRAMRDCFG_2                 0x138 
#define MEBI_SRAMWRCFG_2                 0x140 
#define MEBI_SRAMCFG_3                   0x148 
#define MEBI_SRAMRDCFG_3                 0x150 
#define MEBI_SRAMWRCFG_3                 0x158 
#define MEBI_DYNRAMCFG                   0x200 
#define MEBI_DYNRAMTIMINGCFG             0x208 
#define MEBI_DYNRAMTIME                  0x210 
#define MEBI_DYNRAMCFG_0                 0x218 
#define MEBI_DYNRAMCFG_1                 0x220 
#define MEBI_DYNMODE                     0x228 
#define MEBI_DYN_RTIMER_STATUS           0x240 
#define MEBI_DYN_ITIMER_STATUS           0x248 
#define MEBI_DYN_STATE_STATUS            0x250 
#define MEBI_DYN_SPARE_BYTE              0x258 
#define MEBI_CS_TYPE_DISABLE             0x0 
#define MEBI_CS_TYPE_STATIC              0x1 
#define MEBI_CS_TYPE_DYNAMIC             0x2 
#define MEBI_CS_TYPE_NAND_FLASH          0x3 
#define MEBI_SWP_TYPE_NONE               0x0 
#define MEBI_SWP_TYPE_HWORD              0x1 
#define MEBI_SWP_TYPE_BYTE_WORD          0x2 
#define MEBI_SWP_TYPE_BYTE_HWORD         0x3 
#define MEBI_CS_STA_A02_D32             12 
#define MEBI_CS_STA_A08_D24             11 
#define MEBI_CS_STA_A24_D08             10 
#define MEBI_CS_STA_A20_D16             9 
#define MEBI_CS_STA_A16_D16             8 
#define MEBI_CS_DYN_A12_D16             5 
#define MEBI_CS_DYN_A12_D08             4 
#define MEBI_STA_PHASE_NONE             0 
#define MEBI_STA_PHASE_RISING           1 
#define MEBI_STA_PHASE_FALLING          2 
#define MEBI_STA_PHASE_RSVD             3 
#define ISAAC_DYN_COL_ADDR_BITS_8     0 
#define ISAAC_DYN_COL_ADDR_BITS_9     1 
#define ISAAC_DYN_COL_ADDR_BITS_10    2 
#define ISAAC_DYN_COL_ADDR_BITS_11    3 
#define SHAVE_BIST_RAMS    10 
#define LEON_BIST_RAMS     25 
#define ISAAC_GPIO0_SEBI_CS_N          8 
#define ISAAC_GPIO0_SEBI_OE_N          9 
#define ISAAC_GPIO0_SEBI_WE_N          10 
#define ISAAC_GPIO0_SEBI_DATA0         12   //wrong 
#define ISAAC_GPIO1_MEBI_IO_CLK_P      59 
#define ISAAC_GPIO1_MEBI_CS_0_N        84 
#define ISAAC_GPIO1_MEBI_CS_1_N        58 
#define ISAAC_GPIO1_MEBI_CS_2_N        42 
#define ISAAC_GPIO1_MEBI_CS_3_N        43 
#define ISAAC_GPIO1_MEBI_STA_OE_N      82 
#define ISAAC_GPIO1_MEBI_STA_WE_N      83 
#define ISAAC_GPIO1_MEBI_DYN_BK0       51 
#define ISAAC_GPIO1_MEBI_DYN_BK1       50 
#define ISAAC_GPIO1_MEBI_DYN_RAS_N     49 
#define ISAAC_GPIO1_MEBI_DYN_CAS_N     48 
#define ISAAC_GPIO1_MEBI_DYN_IO_CLK_N  47 
#define ISAAC_GPIO1_MEBI_DYN_WE_N      83 
#define ISAAC_GPIO1_MEBI_DYN_DQS       82 
#define ISAAC_GPIO1_MEBI_DYN_CKE       43 
#define LEON_BIST_CONTROLLER_NUM        25 
#define   SHAVE_0_BASE_ADR        0x80140000 + 0*0x00010000 
#define   SHAVE_1_BASE_ADR        0x80140000 + 1*0x00010000 
#define   SHAVE_2_BASE_ADR        0x80140000 + 2*0x00010000 
#define   SHAVE_3_BASE_ADR        0x80140000 + 3*0x00010000 
#define   SHAVE_4_BASE_ADR        0x80140000 + 4*0x00010000 
#define   SHAVE_5_BASE_ADR        0x80140000 + 5*0x00010000 
#define   SHAVE_6_BASE_ADR        0x80140000 + 6*0x00010000 
#define   SHAVE_7_BASE_ADR        0x80140000 + 7*0x00010000 
#define   SLC_OFFSET_TOP          0x0000 
#define   SLC_OFFSET_SVU          0x1000 
#define   SLC_OFFSET_TLB          0x2000 
#define   SLC_OFFSET_DMA          0x4000 
#define   SLC_OFFSET_FIFO         0x5000 
#define   SLC_OFFSET_TMU          0x6000 
#define   SLC_OFFSET_CACHE        0x7000 
#define   SLC_OFFSET_CDATA        0x8000 
#define   SLC_OFFSET_CTAG         0xc000 
#define   SLC_TOP_SLICE_RST       0x0000 
#define   SLC_TOP_SLICE_CTRL      0x0004 
#define   SLC_TOP_SLICE_DBG       0x0008 
#define   SLC_TOP_OFFSET_WIN_A    0x0010 
#define   SLC_TOP_OFFSET_WIN_B    0x0014 
#define   SLC_TOP_OFFSET_WIN_C    0x0018 
#define   SLC_TOP_OFFSET_WIN_D    0x001c 
#define   SLC_TOP_WIN_CPC         0x0020 
#define   SLC_TOP_NW_CPC          0x0024 
#define   SLC_TOP_MX              0x0028 
#define   SLC_TOP_DBG             0x003c  
#define   SHV_DMA_CFG_ALL         0x000 
#define   SHV_DMA_TASK_REQ        0x004 
#define   SHV_DMA_TASK_STAT       0x008 
#define   SHV_DMA_0_CFG           0x100 
#define   SHV_DMA_0_SRC_ADDR      0x104 
#define   SHV_DMA_0_DST_ADDR      0x108 
#define   SHV_DMA_0_SIZE          0x10c 
#define   SHV_DMA_0_LINE_WIDTH    0x110 
#define   SHV_DMA_0_LINE_STRIDE   0x114 
#define   SHV_DMA_1_CFG           0x200 
#define   SHV_DMA_1_SRC_ADDR      0x204 
#define   SHV_DMA_1_DST_ADDR      0x208 
#define   SHV_DMA_1_SIZE          0x20c 
#define   SHV_DMA_1_LINE_WIDTH    0x210 
#define   SHV_DMA_1_LINE_STRIDE   0x214 
#define   SHV_DMA_2_CFG           0x300 
#define   SHV_DMA_2_SRC_ADDR      0x304 
#define   SHV_DMA_2_DST_ADDR      0x308 
#define   SHV_DMA_2_SIZE          0x30c 
#define   SHV_DMA_2_LINE_WIDTH    0x310 
#define   SHV_DMA_2_LINE_STRIDE   0x314 
#define   SHV_DMA_3_CFG           0x400 
#define   SHV_DMA_3_SRC_ADDR      0x404 
#define   SHV_DMA_3_DST_ADDR      0x408 
#define   SHV_DMA_3_SIZE          0x40c 
#define   SHV_DMA_3_LINE_WIDTH    0x410 
#define   SHV_DMA_3_LINE_STRIDE   0x414 
#define   SHV_FIFO0_L             0x000       //  SHV_FIFO element 0 low
#define   SHV_FIFO0_H             0x004       //  SHV_FIFO element 0 high
#define   SHV_FIFO1_L             0x008       //  SHV_FIFO element 1 low
#define   SHV_FIFO1_H             0x00c       //  SHV_FIFO element 1 high
#define   SHV_FIFO2_L             0x010       //  SHV_FIFO element 0 low
#define   SHV_FIFO2_H             0x014       //  SHV_FIFO element 0 high
#define   SHV_FIFO3_L             0x018       //  SHV_FIFO element 1 low
#define   SHV_FIFO3_H             0x01c       //  SHV_FIFO element 1 high
#define   SHV_FIFO_FRONT_NB_L     0x040       //  SHV_FIFO front non blocking low
#define   SHV_FIFO_FRONT_NB_H     0x044       //  SHV_FIFO front non blocking high
#define   SHV_FIFO_BACK_NB_L      0x048       //  SHV_FIFO back blocking write low
#define   SHV_FIFO_BACK_NB_H      0x04c       //  SHV_FIFO back blocking write high
#define   SHV_FIFO_RD_FRONT_L     0x050       //  Read only destructive read ofSHV_FIFO front - low
#define   SHV_FIFO_RD_FRONT_H     0x054       //  Read only destructive read ofSHV_FIFO front - high
#define   SHV_FIFO_WR_BACK_L      0x058       //  Read only destructive read ofSHV_FIFO back - low
#define   SHV_FIFO_WR_BACK_H      0x05c       //  Read only destructive read ofSHV_FIFO back - high
#define   SHV_FIFO_SRC_ALL        0x060       //  
#define   SHV_FIFO_SRC_FRONT      0x068       //  
#define   SHV_FIFO_SRC_BACK       0x070       //  
#define   SHV_FIFO_NUM_VALID      0x080       //  
#define   SHV_FIFO_NUM_FREE       0x088       //  
#define   SHV_FIFO_CLEAR          0x090       //  Empty the fifo -- both leon and SVU can do this
#define   SHV_FIFO_STATUS         0x098       //  
#define   TMU_TMU_CFG             0x000  
#define   TMU_TMU_STATUS          0x004  
#define   TMU_PX_FLAGS            0x010  
#define   TMU_PX_CUBE_FACE        0x014  
#define   TMU_PX0_LOD             0x020  
#define   TMU_PX1_LOD             0x024  
#define   TMU_PX2_LOD             0x028  
#define   TMU_PX3_LOD             0x02C  
#define   TMU_PX0_S               0x030  
#define   TMU_PX0_T               0x034  
#define   TMU_PX1_S               0x038  
#define   TMU_PX1_T               0x03C  
#define   TMU_PX2_S               0x040  
#define   TMU_PX2_T               0x044  
#define   TMU_PX3_S               0x048  
#define   TMU_PX3_T               0x04C  
#define   TMU_PX0_SHDW_S          0x050  
#define   TMU_PX1_SHDW_S          0x054  
#define   TMU_PX2_SHDW_S          0x058  
#define   TMU_PX3_SHDW_S          0x05C  
#define   TMU_PX0_SHDW_T          0x060  
#define   TMU_PX1_SHDW_T          0x064  
#define   TMU_PX2_SHDW_T          0x068  
#define   TMU_PX3_SHDW_T          0x06C  
#define   TMU_TX0_ADDR            0x080  
#define   TMU_TX0_F_PARAMS        0x084  
#define   TMU_TX0_O_PARAMS        0x088  
#define   TMU_TX0_S_PARAMS        0x08C  
#define   TMU_TX1_ADDR            0x090  
#define   TMU_TX1_F_PARAMS        0x094  
#define   TMU_TX1_O_PARAMS        0x098  
#define   TMU_TX1_S_PARAMS        0x09C  
#define   TMU_TX2_ADDR            0x0A0  
#define   TMU_TX2_F_PARAMS        0x0A4  
#define   TMU_TX2_O_PARAMS        0x0A8  
#define   TMU_TX2_S_PARAMS        0x0AC  
#define   TMU_TX3_ADDR            0x0B0  
#define   TMU_TX3_F_PARAMS        0x0B4  
#define   TMU_TX3_O_PARAMS        0x0B8  
#define   TMU_TX3_S_PARAMS        0x0BC  
#define   TMU_TX4_ADDR            0x0C0  
#define   TMU_TX4_F_PARAMS        0x0C4  
#define   TMU_TX4_O_PARAMS        0x0C8  
#define   TMU_TX4_S_PARAMS        0x0CC  
#define   TMU_TX5_ADDR            0x0D0  
#define   TMU_TX5_F_PARAMS        0x0D4  
#define   TMU_TX5_O_PARAMS        0x0D8  
#define   TMU_TX5_S_PARAMS        0x0DC  
#define   TMU_TX6_ADDR            0x0E0  
#define   TMU_TX6_F_PARAMS        0x0E4  
#define   TMU_TX6_O_PARAMS        0x0E8  
#define   TMU_TX6_S_PARAMS        0x0EC  
#define   TMU_TX7_ADDR            0x0F0  
#define   TMU_TX7_F_PARAMS        0x0F4  
#define   TMU_TX7_O_PARAMS        0x0F8  
#define   TMU_TX7_S_PARAMS        0x0FC  
#define   TMU_OP_ADDR             0x100  
#define   TMU_OP_ADDR_UPD         0x104  
#define   TMU_OP_FORMAT           0x108  
#define   TMU_OP_STATUS           0x10C  
#define   TMU_OP_BK_COLOR0        0x110 
#define   TMU_OP_BK_COLOR1        0x114 
#define   SHV_CACHE_CTRL          0x000 
#define   SHV_CACHE_SVU_CTRL      0x004 
#define   SHV_CACHE_CNT_IN        0x008 
#define   SHV_CACHE_CNT_OUT       0x00c 
#define   SHV_CACHE_DBG_TXN_ADDR  0x010 
#define   SHV_CACHE_DBG_TXN_TYPE  0x014 
#define   SHV_CACHE_STATUS        0x018 
#define BAYER_RAM_ADR_W            11      // Byte address width
#define BAYER_RAM_DATA_W           32      // Data width
#define DMAFIFO_ADR_W              8       // Byte Address width
#define DMAFIFO_DATA_W             64      // Data width

// NAL address map (TODO needs to be moved to isaac_registers.h)
#define NAL_BASE_ADR                         0xC1600000
#define NAL_ENC_DMA_TX_CFG_ADR               (NAL_BASE_ADR + 0x000)        
#define NAL_ENC_DMA_TX_STARTADR_ADR          (NAL_BASE_ADR + 0x004)
#define NAL_ENC_DMA_TX_LEN_ADR               (NAL_BASE_ADR + 0x008)
#define NAL_ENC_DMA_TX_STATUS_ADR            (NAL_BASE_ADR + 0x00c)
#define NAL_ENC_DMA_TX_FIFO_LVL_ADR          (NAL_BASE_ADR + 0x010)
#define NAL_ENC_TX_FIFO_RD_ADR               (NAL_BASE_ADR + 0x014)
#define NAL_ENC_DMA_RX_CFG_ADR               (NAL_BASE_ADR + 0x018)
#define NAL_ENC_DMA_RX_STATUS_ADR            (NAL_BASE_ADR + 0x01c)
#define NAL_DEC_DMA_TX_CFG_ADR               (NAL_BASE_ADR + 0x020)
#define NAL_DEC_DMA_TX_STATUS_ADR            (NAL_BASE_ADR + 0x024)
#define NAL_DEC_DMA_RX_CFG_ADR               (NAL_BASE_ADR + 0x028)
#define NAL_DEC_DMA_RX_STARTADR_ADR          (NAL_BASE_ADR + 0x02c)
#define NAL_DEC_DMA_RX_LEN_ADR               (NAL_BASE_ADR + 0x030)
#define NAL_DEC_DMA_RX_STATUS_ADR            (NAL_BASE_ADR + 0x034)
#define NAL_DEC_DMA_RX_FIFO_LVL_ADR          (NAL_BASE_ADR + 0x038)
#define NAL_DEC_RX_FIFO_WR_ADR               (NAL_BASE_ADR + 0x03c)
#define NAL_INT_ENABLE_ADR                   (NAL_BASE_ADR + 0x040)
#define NAL_INT_STATUS_ADR                   (NAL_BASE_ADR + 0x044)
#define NAL_INT_CLEAR_ADR                    (NAL_BASE_ADR + 0x048)
#define NAL_AHB_MAX_BURST_LEN_ADR            (NAL_BASE_ADR + 0x04c)
#define NAL_SYNTH_CFG0_ADR                   (NAL_BASE_ADR + 0x050)
#define NAL_SYNTH_CFG1_ADR                   (NAL_BASE_ADR + 0x054)
#define NAL_SYNTH_CFG2_ADR                   (NAL_BASE_ADR + 0x058)
#define NAL_SYNTH_CFG3_ADR                   (NAL_BASE_ADR + 0x05c)
#define NAL_SYNTH_STEP_CTRL                  (NAL_BASE_ADR + 0x060)
#define NAL_SYNTH_FIXED_ADDR_ADR             (NAL_BASE_ADR + 0x064)
#define NAL_SYNTH_VARIABLE_ADDR_ADR          (NAL_BASE_ADR + 0x068)
#define NAL_SYNTH_HEADER_ADDR_ADR            (NAL_BASE_ADR + 0x06c)
#define NAL_SYNTH_STATUS_ADR                 (NAL_BASE_ADR + 0x070)
#define NAL_PARSE_CFG0_ADR                   (NAL_BASE_ADR + 0x074)
#define NAL_PARSE_CFG1_ADR                   (NAL_BASE_ADR + 0x078)
#define NAL_PARSE_CFG2_ADR                   (NAL_BASE_ADR + 0x07c)
#define NAL_PARSE_CFG3_ADR                   (NAL_BASE_ADR + 0x080)
#define NAL_PARSE_CFG4_ADR                   (NAL_BASE_ADR + 0x084)
#define NAL_PARSE_STEP_CTRL                  (NAL_BASE_ADR + 0x088)
#define NAL_PARSE_FIXED_ADDR_ADR             (NAL_BASE_ADR + 0x08c)
#define NAL_PARSE_VARIABLE_ADDR_ADR          (NAL_BASE_ADR + 0x090)
#define NAL_PARSE_HEADER_ADDR_ADR            (NAL_BASE_ADR + 0x094)
#define NAL_PARSE_STATUS_ADR                 (NAL_BASE_ADR + 0x098)
#define NAL_PARSE_INFO_ADR                   (NAL_BASE_ADR + 0x09c)
#define NAL_VLB_WORD1_ADR                    (NAL_BASE_ADR + 0x0a0)
#define NAL_PARSE_PPS_ID_ADR                 (NAL_BASE_ADR + 0x0a8)  
#define NAL_PARSE_FLUSH_ADDR_ADR             (NAL_BASE_ADR + 0x0ac)
#define NAL_METRIC0_ADR                      (NAL_BASE_ADR + 0x0b0)
#define NAL_METRIC1_ADR                      (NAL_BASE_ADR + 0x0b4)
#define NAL_METRIC2_ADR                      (NAL_BASE_ADR + 0x0b8)
#define NAL_METRIC3_ADR                      (NAL_BASE_ADR + 0x0bc)
#define NAL_DEC_LWR_BOUND_ADR                (NAL_BASE_ADR + 0x0c0)
#define NAL_DEC_UPR_BOUND_ADR                (NAL_BASE_ADR + 0x0c4)
#define NAL_ENC_LWR_BOUND_ADR                (NAL_BASE_ADR + 0x0c8)
#define NAL_ENC_UPR_BOUND_ADR                (NAL_BASE_ADR + 0x0cc)
#define NAL_DEBUG_SEL_ADR                    (NAL_BASE_ADR + 0x0d0)
#define NAL_PARSE_DBG0_ADR                   (NAL_BASE_ADR + 0x0d4)
#define NAL_PARSE_DBG1_ADR                   (NAL_BASE_ADR + 0x0d8)
#define NAL_PARSE_DBG2_ADR                   (NAL_BASE_ADR + 0x0dc)
#define NAL_PARSE_DBG3_ADR                   (NAL_BASE_ADR + 0x0e0)
#define NAL_PARSE_DBG4_ADR                   (NAL_BASE_ADR + 0x0e4)
#define NAL_PARSE_DBG5_ADR                   (NAL_BASE_ADR + 0x0e8)
#define NAL_PARSE_DBG6_ADR                   (NAL_BASE_ADR + 0x0ec)
#define NAL_PARSE_DBG7_ADR                   (NAL_BASE_ADR + 0x0f0)
#define NAL_PARSE_DBG8_ADR                   (NAL_BASE_ADR + 0x0f4)
#define NAL_PARSE_DBG9_ADR                   (NAL_BASE_ADR + 0x0f8)
#define NAL_PARSE_DBG10_ADR                  (NAL_BASE_ADR + 0x0fc)
#define NAL_SYNTH_DBG0_ADR                   (NAL_BASE_ADR + 0x100)
#define NAL_SYNTH_DBG1_ADR                   (NAL_BASE_ADR + 0x104)
#define NAL_SYNTH_DBG2_ADR                   (NAL_BASE_ADR + 0x108)
#define NAL_SYNTH_DBG3_ADR                   (NAL_BASE_ADR + 0x10c)
#define NAL_SYNTH_DBG4_ADR                   (NAL_BASE_ADR + 0x110)
#define NAL_SYNTH_DBG5_ADR                   (NAL_BASE_ADR + 0x114)
#define NAL_SYNTH_DBG6_ADR                   (NAL_BASE_ADR + 0x118)
#define NAL_SYNTH_DBG7_ADR                   (NAL_BASE_ADR + 0x11c)
#define NAL_SYNTH_DBG8_ADR                   (NAL_BASE_ADR + 0x120)
#define NAL_SYNTH_DBG9_ADR                   (NAL_BASE_ADR + 0x124)
#define NAL_SYNTH_DBG10_ADR                  (NAL_BASE_ADR + 0x128)
//===========================================================================
// Special VCS Debug Registers
//===========================================================================
#define TEST_FINISH_ADR      (LHB_ROM_UPR_ADR)
#define DEBUG_MSG_ADR        (LHB_ROM_UPR_ADR-4)
#define RES_ADR              (LHB_ROM_UPR_ADR-8)
#define EXP_DATA_ADR         (LHB_ROM_UPR_ADR-0xC)
#define ACT_DATA_ADR         (LHB_ROM_UPR_ADR-0x10)
#define RD_ADR               (LHB_ROM_UPR_ADR-0x14)
#define VCS_EVENT_REG        (LHB_ROM_UPR_ADR-0x18)
#define IRQ_TB_MESSAGE_ADR   (LHB_ROM_UPR_ADR-0x2C)
#define LEON_MEM_DUMP_START  0x90007f98 //(LHB_ROM_UPR_ADR-0x68)
#define LEON_MEM_DUMP_LEN    0x90007f9C //(LHB_ROM_UPR_ADR-0x64)


#define LEON_MEM_LOAD_FILE_INDEX  (0x90007f80) //(LHB_ROM_UPR_ADR-0x80)
#define LEON_MEM_LOAD_FILE_OFFSET (0x90007f84) //(LHB_ROM_UPR_ADR-0x7C)
#define LEON_MEM_LOAD_START       (0x90007f88) //(LHB_ROM_UPR_ADR-0x78)
#define LEON_MEM_LOAD_LEN         (0x90007f8C) //(LHB_ROM_UPR_ADR-0x74)
#define LEON_MEM_LOAD_B_ENDIAN    (0x90007f90) //(LHB_ROM_UPR_ADR-0x70)

//===============================================================================
// Myriad2 compatibility definitions  (Not acctually used on Myriad1 just dummy)            
//===============================================================================
#define RESULT_ADR                  (RES_ADR) 
#define DEBUG_MSG_INT               (ACT_DATA_ADR)
#define DEBUG_TEST_STATE            (ACT_DATA_ADR)

// This definition acts as a placeholder for non-myriad1 functionality
#define VCS_DUMMY_REG               (LHB_ROM_BASE_ADR)

#define LEON_MEM_DISP_START         (VCS_DUMMY_REG) 
#define LEON_MEM_DISP_LEN           (VCS_DUMMY_REG) 

#define   VCS_HOOK_FUNC_MEM_DISPLAY            0x100 
#define   VCS_HOOK_FUNC_MEM_COMPARE            0x101 
#define   VCS_HOOK_FUNC_MEM_CHKSUM_VERIFY   0x102 
#define   VCS_HOOK_FUNC_MEM_CRC_VERIFY      0x103 

#define VCS_HOOK_PARAM1             (VCS_DUMMY_REG) 
#define VCS_HOOK_PARAM2             (VCS_DUMMY_REG) 
#define VCS_HOOK_PARAM3             (VCS_DUMMY_REG) 
#define VCS_HOOK_PARAM4             (VCS_DUMMY_REG) 
#define VCS_HOOK_PARAM5             (VCS_DUMMY_REG) 
#define VCS_HOOK_PARAM6             (VCS_DUMMY_REG) 
#define VCS_HOOK_FCALL              (VCS_DUMMY_REG) 
                                  
//===========================================================================
#endif /* _ISAAC_CONSTANTS_INC_ */
