<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::DMA::CCR4 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html">DMA</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html">CCR4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::DMA::CCR4 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a61604209f8a65ba6a4feb9cadb4c9c10"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a61604209f8a65ba6a4feb9cadb4c9c10">EN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 0, 1 &gt;</td></tr>
<tr class="memdesc:a61604209f8a65ba6a4feb9cadb4c9c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable.  <a href="#a61604209f8a65ba6a4feb9cadb4c9c10">More...</a><br /></td></tr>
<tr class="separator:a61604209f8a65ba6a4feb9cadb4c9c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8416c20523e41f5688e1eda54c8137"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a9b8416c20523e41f5688e1eda54c8137">TCIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 1, 1 &gt;</td></tr>
<tr class="memdesc:a9b8416c20523e41f5688e1eda54c8137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer complete interrupt enable.  <a href="#a9b8416c20523e41f5688e1eda54c8137">More...</a><br /></td></tr>
<tr class="separator:a9b8416c20523e41f5688e1eda54c8137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac962f115c16c2311942c1a7c16112078"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#ac962f115c16c2311942c1a7c16112078">HTIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 2, 1 &gt;</td></tr>
<tr class="memdesc:ac962f115c16c2311942c1a7c16112078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half Transfer interrupt enable.  <a href="#ac962f115c16c2311942c1a7c16112078">More...</a><br /></td></tr>
<tr class="separator:ac962f115c16c2311942c1a7c16112078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d05f99f7065924b09db511931e2f55"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a93d05f99f7065924b09db511931e2f55">TEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 3, 1 &gt;</td></tr>
<tr class="memdesc:a93d05f99f7065924b09db511931e2f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer error interrupt enable.  <a href="#a93d05f99f7065924b09db511931e2f55">More...</a><br /></td></tr>
<tr class="separator:a93d05f99f7065924b09db511931e2f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3254ba92d4dbd3413eff243193422549"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a3254ba92d4dbd3413eff243193422549">DIR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 4, 1 &gt;</td></tr>
<tr class="memdesc:a3254ba92d4dbd3413eff243193422549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer direction.  <a href="#a3254ba92d4dbd3413eff243193422549">More...</a><br /></td></tr>
<tr class="separator:a3254ba92d4dbd3413eff243193422549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1557cef8418535e99ba1453ed5c1451"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#af1557cef8418535e99ba1453ed5c1451">CIRC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 5, 1 &gt;</td></tr>
<tr class="memdesc:af1557cef8418535e99ba1453ed5c1451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular mode.  <a href="#af1557cef8418535e99ba1453ed5c1451">More...</a><br /></td></tr>
<tr class="separator:af1557cef8418535e99ba1453ed5c1451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862fe61b4f3ba2d4a9c80226a1d23c59"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a862fe61b4f3ba2d4a9c80226a1d23c59">PINC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 6, 1 &gt;</td></tr>
<tr class="memdesc:a862fe61b4f3ba2d4a9c80226a1d23c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral increment mode.  <a href="#a862fe61b4f3ba2d4a9c80226a1d23c59">More...</a><br /></td></tr>
<tr class="separator:a862fe61b4f3ba2d4a9c80226a1d23c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9afa89abe032266c4bd504fb7f5431"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a5d9afa89abe032266c4bd504fb7f5431">MINC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 7, 1 &gt;</td></tr>
<tr class="memdesc:a5d9afa89abe032266c4bd504fb7f5431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory increment mode.  <a href="#a5d9afa89abe032266c4bd504fb7f5431">More...</a><br /></td></tr>
<tr class="separator:a5d9afa89abe032266c4bd504fb7f5431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218508edb5b4d3e41bc4806df0c505c8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a218508edb5b4d3e41bc4806df0c505c8">PSIZE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 8, 2 &gt;</td></tr>
<tr class="memdesc:a218508edb5b4d3e41bc4806df0c505c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral size.  <a href="#a218508edb5b4d3e41bc4806df0c505c8">More...</a><br /></td></tr>
<tr class="separator:a218508edb5b4d3e41bc4806df0c505c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff96694e34be3b4c4fb9ff30b9304218"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#aff96694e34be3b4c4fb9ff30b9304218">MSIZE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 10, 2 &gt;</td></tr>
<tr class="memdesc:aff96694e34be3b4c4fb9ff30b9304218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory size.  <a href="#aff96694e34be3b4c4fb9ff30b9304218">More...</a><br /></td></tr>
<tr class="separator:aff96694e34be3b4c4fb9ff30b9304218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22253087cccc59ec78407eb239270b30"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a22253087cccc59ec78407eb239270b30">PL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 12, 2 &gt;</td></tr>
<tr class="memdesc:a22253087cccc59ec78407eb239270b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Priority level.  <a href="#a22253087cccc59ec78407eb239270b30">More...</a><br /></td></tr>
<tr class="separator:a22253087cccc59ec78407eb239270b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f1504689fa6e4970bd1fc43bd32282"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a23f1504689fa6e4970bd1fc43bd32282">MEM2MEM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 14, 1 &gt;</td></tr>
<tr class="memdesc:a23f1504689fa6e4970bd1fc43bd32282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory to memory mode.  <a href="#a23f1504689fa6e4970bd1fc43bd32282">More...</a><br /></td></tr>
<tr class="separator:a23f1504689fa6e4970bd1fc43bd32282"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a61604209f8a65ba6a4feb9cadb4c9c10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a61604209f8a65ba6a4feb9cadb4c9c10">STM32LIB::reg::DMA::CCR4::EN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel enable. </p>

</div>
</div>
<a class="anchor" id="a9b8416c20523e41f5688e1eda54c8137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a9b8416c20523e41f5688e1eda54c8137">STM32LIB::reg::DMA::CCR4::TCIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer complete interrupt enable. </p>

</div>
</div>
<a class="anchor" id="ac962f115c16c2311942c1a7c16112078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#ac962f115c16c2311942c1a7c16112078">STM32LIB::reg::DMA::CCR4::HTIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half Transfer interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a93d05f99f7065924b09db511931e2f55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a93d05f99f7065924b09db511931e2f55">STM32LIB::reg::DMA::CCR4::TEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer error interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a3254ba92d4dbd3413eff243193422549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a3254ba92d4dbd3413eff243193422549">STM32LIB::reg::DMA::CCR4::DIR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer direction. </p>

</div>
</div>
<a class="anchor" id="af1557cef8418535e99ba1453ed5c1451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#af1557cef8418535e99ba1453ed5c1451">STM32LIB::reg::DMA::CCR4::CIRC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Circular mode. </p>

</div>
</div>
<a class="anchor" id="a862fe61b4f3ba2d4a9c80226a1d23c59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a862fe61b4f3ba2d4a9c80226a1d23c59">STM32LIB::reg::DMA::CCR4::PINC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral increment mode. </p>

</div>
</div>
<a class="anchor" id="a5d9afa89abe032266c4bd504fb7f5431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a5d9afa89abe032266c4bd504fb7f5431">STM32LIB::reg::DMA::CCR4::MINC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory increment mode. </p>

</div>
</div>
<a class="anchor" id="a218508edb5b4d3e41bc4806df0c505c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a218508edb5b4d3e41bc4806df0c505c8">STM32LIB::reg::DMA::CCR4::PSIZE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 8, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral size. </p>

</div>
</div>
<a class="anchor" id="aff96694e34be3b4c4fb9ff30b9304218"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#aff96694e34be3b4c4fb9ff30b9304218">STM32LIB::reg::DMA::CCR4::MSIZE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 10, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory size. </p>

</div>
</div>
<a class="anchor" id="a22253087cccc59ec78407eb239270b30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a22253087cccc59ec78407eb239270b30">STM32LIB::reg::DMA::CCR4::PL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 12, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Priority level. </p>

</div>
</div>
<a class="anchor" id="a23f1504689fa6e4970bd1fc43bd32282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a23f1504689fa6e4970bd1fc43bd32282">STM32LIB::reg::DMA::CCR4::MEM2MEM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020044, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory to memory mode. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:14 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
