#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Nov 30 14:43:48 2018
# Process ID: 2636
# Current directory: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5224 E:\VLSI\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd}
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd}
set_property location {6 1547 454} [get_bd_cells divideur_select_outp_0]
set_property location {6 1546 733} [get_bd_cells divideur_select_outp_1]
delete_bd_objs [get_bd_nets CE_column_count_1]
connect_bd_net [get_bd_ports CE_column_count] [get_bd_pins column_counter/EN]
connect_bd_net [get_bd_ports CE_ligne_count] [get_bd_pins ligne_counter/EN]
save_bd_design
generate_target all [get_files  E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd]
export_ip_user_files -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd]
launch_runs -jobs 8 {detection_centre_Counter_0_0_synth_1 detection_centre_Counter_0_1_synth_1}
export_simulation -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd] -directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property top detection_centre_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
launch_simulation
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source detection_centre_wrapper.tcl
add_force {/detection_centre_wrapper/CE_column_count} -radix hex {1 0ns}
add_force {/detection_centre_wrapper/CE_ligne_count} -radix hex {1 0ns}
add_force {/detection_centre_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/detection_centre_wrapper/Pixel_White_Black} -radix hex {0 0ns}
add_force {/detection_centre_wrapper/RESET} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_simulation -simset sim_1 -mode post-synthesis -type functional
close_sim
reset_simulation -simset sim_1 -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source detection_centre_wrapper.tcl
add_force {/detection_centre_wrapper/CE_column_count} -radix hex {1 0ns}
add_force {/detection_centre_wrapper/CE_ligne_count} -radix hex {1 0ns}
add_force {/detection_centre_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/detection_centre_wrapper/Pixel_White_Black} -radix hex {0 0ns}
add_force {/detection_centre_wrapper/RESET} -radix hex {0 0ns}
run 10 ns
run 10 ns
add_force {/detection_centre_wrapper/RESET} -radix hex {1 0ns}
run 10 ns
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd}
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
set_property top c_counter_binary_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
launch_simulation
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper.tcl
restart
add_force {/c_counter_binary_wrapper/CE_column_count} -radix hex {1 0ns}
add_force {/c_counter_binary_wrapper/CE_ligne_count} -radix hex {1 0ns}
add_force {/c_counter_binary_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/c_counter_binary_wrapper/Pixel_White_Black} -radix hex {0 0ns}
add_force {/c_counter_binary_wrapper/RESET} -radix hex {0 0ns}
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run 10 ns
run 10 ns
add_force {/c_counter_binary_wrapper/RESET} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/c_counter_binary_wrapper/Pixel_White_Black} -radix hex {1 0ns}
run 10 ns
add_force {/c_counter_binary_wrapper/Pixel_White_Black} -radix hex {0 0ns}
run 10 ns
run 10 us
run 10 us
run 10 us
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
delete_bd_objs [get_bd_nets xlconstant_0_dout]
startgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins rdc_1bit_1/EN]
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins rdc_1bit_0/EN]
save_bd_design
current_bd_design [get_bd_designs detection_centre]
close_bd_design [get_bd_designs detection_centre]
current_bd_design [get_bd_designs c_counter_binary]
close_bd_design [get_bd_designs c_counter_binary]
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
connect_bd_net [get_bd_ports CE_ligne_count] [get_bd_pins ligne_counter/EN]
connect_bd_net [get_bd_ports CE_column_count] [get_bd_pins ligne_counter1/EN]
save_bd_design
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
close_sim
close_sim
