
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _1280_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1384_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.06    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.12 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.05    0.14    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.02    0.04    0.13    0.39 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.04    0.00    0.39 ^ _1280_/CLK (sky130_fd_sc_hd__dfxtp_4)
     3    0.07    0.10    0.40    0.79 v _1280_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[16][2] (net)
                  0.10    0.00    0.79 v _1194_/A0 (sky130_fd_sc_hd__mux4_1)
     1    0.01    0.10    0.53    1.31 v _1194_/X (sky130_fd_sc_hd__mux4_1)
                                         _0575_ (net)
                  0.10    0.00    1.31 v _1199_/A2 (sky130_fd_sc_hd__a21o_2)
     1    0.03    0.10    0.30    1.61 v _1199_/X (sky130_fd_sc_hd__a21o_2)
                                         _0580_ (net)
                  0.10    0.01    1.61 v _1212_/A1 (sky130_fd_sc_hd__mux4_2)
     1    0.03    0.17    0.59    2.20 v _1212_/X (sky130_fd_sc_hd__mux4_2)
                                         _0593_ (net)
                  0.17    0.01    2.21 v _1213_/A0 (sky130_fd_sc_hd__mux2_4)
     1    0.05    0.12    0.39    2.61 v _1213_/X (sky130_fd_sc_hd__mux2_4)
                                         _0594_ (net)
                  0.12    0.01    2.61 v _1214_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.21    2.82 v _1214_/X (sky130_fd_sc_hd__buf_2)
                                         _0134_ (net)
                  0.09    0.01    2.83 v _1384_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.06    0.12   10.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.12 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.05    0.13   10.25 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.25 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.02    0.05    0.13   10.38 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.05    0.00   10.38 ^ _1384_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.38   clock reconvergence pessimism
                         -0.13   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -2.83   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 clkload0/X
 clkload1/Y
 clkload2/Y
 clkload3/Y
 clkload4/Y
 clkload5/Y
 clkload6/Y
Found 570 partially unannotated drivers.
 A2[1]
 clk
 inputB[1]
 inputB[2]
 _0621_/X
 _0622_/X
 _0623_/Y
 _0624_/Y
 _0625_/Y
 _0626_/X
 _0627_/Y
 _0628_/Y
 _0629_/Y
 _0630_/X
 _0631_/X
 _0632_/Y
 _0633_/X
 _0634_/Y
 _0635_/X
 _0636_/X
 _0637_/X
 _0638_/Y
 _0639_/X
 _0640_/X
 _0644_/Y
 _0645_/X
 _0646_/Y
 _0647_/X
 _0648_/X
 _0649_/X
 _0650_/X
 _0651_/Y
 _0652_/X
 _0656_/Y
 _0658_/X
 _0659_/Y
 _0660_/X
 _0662_/X
 _0663_/X
 _0665_/Y
 _0666_/Y
 _0668_/Y
 _0670_/Y
 _0671_/X
 _0672_/Y
 _0674_/X
 _0675_/X
 _0676_/X
 _0677_/X
 _0679_/X
 _0680_/X
 _0681_/X
 _0682_/X
 _0683_/X
 _0684_/X
 _0685_/X
 _0687_/X
 _0688_/X
 _0689_/Y
 _0690_/X
 _0691_/X
 _0692_/X
 _0694_/X
 _0695_/X
 _0698_/X
 _0699_/Y
 _0701_/X
 _0702_/X
 _0703_/X
 _0704_/X
 _0705_/X
 _0706_/X
 _0710_/X
 _0711_/X
 _0715_/Y
 _0717_/X
 _0719_/X
 _0723_/X
 _0724_/X
 _0725_/X
 _0727_/X
 _0728_/X
 _0731_/X
 _0733_/X
 _0735_/X
 _0737_/X
 _0741_/X
 _0743_/X
 _0744_/X
 _0746_/X
 _0747_/X
 _0748_/X
 _0749_/X
 _0750_/X
 _0752_/X
 _0754_/X
 _0755_/X
 _0757_/X
 _0758_/X
 _0759_/X
 _0760_/X
 _0761_/X
 _0763_/X
 _0765_/X
 _0772_/X
 _0775_/X
 _0776_/X
 _0778_/X
 _0779_/X
 _0780_/X
 _0782_/X
 _0784_/X
 _0785_/Y
 _0786_/Y
 _0787_/X
 _0788_/X
 _0789_/X
 _0796_/X
 _0797_/X
 _0798_/X
 _0799_/Y
 _0800_/X
 _0801_/Y
 _0802_/X
 _0803_/X
 _0804_/X
 _0805_/Y
 _0806_/X
 _0807_/Y
 _0809_/X
 _0810_/X
 _0813_/X
 _0814_/X
 _0815_/X
 _0816_/X
 _0818_/X
 _0819_/X
 _0820_/X
 _0821_/X
 _0822_/Y
 _0823_/X
 _0824_/X
 _0825_/X
 _0827_/X
 _0828_/X
 _0829_/X
 _0831_/X
 _0832_/X
 _0834_/X
 _0836_/X
 _0837_/X
 _0838_/X
 _0841_/X
 _0842_/X
 _0844_/Y
 _0845_/X
 _0846_/X
 _0847_/X
 _0848_/X
 _0850_/X
 _0851_/X
 _0853_/X
 _0854_/X
 _0855_/X
 _0856_/X
 _0857_/Y
 _0860_/X
 _0862_/X
 _0863_/X
 _0864_/X
 _0866_/Y
 _0867_/Y
 _0870_/X
 _0872_/X
 _0874_/X
 _0875_/X
 _0876_/X
 _0877_/X
 _0878_/X
 _0882_/X
 _0883_/X
 _0885_/X
 _0886_/X
 _0888_/X
 _0890_/X
 _0891_/X
 _0893_/X
 _0895_/X
 _0896_/Y
 _0899_/X
 _0900_/X
 _0901_/X
 _0902_/X
 _0903_/X
 _0904_/X
 _0905_/X
 _0906_/X
 _0907_/X
 _0909_/X
 _0910_/X
 _0911_/X
 _0913_/X
 _0915_/Y
 _0916_/X
 _0917_/X
 _0920_/X
 _0921_/X
 _0923_/X
 _0924_/Y
 _0925_/X
 _0926_/X
 _0928_/X
 _0930_/X
 _0931_/X
 _0933_/X
 _0934_/Y
 _0935_/Y
 _0936_/X
 _0938_/X
 _0939_/X
 _0940_/X
 _0941_/X
 _0943_/X
 _0944_/X
 _0948_/X
 _0949_/X
 _0950_/X
 _0951_/X
 _0952_/X
 _0953_/X
 _0954_/X
 _0956_/Y
 _0957_/X
 _0959_/X
 _0961_/X
 _0965_/Y
 _0972_/X
 _0973_/X
 _0974_/X
 _0975_/Y
 _0976_/X
 _0982_/X
 _0984_/Y
 _0985_/X
 _0989_/X
 _0991_/X
 _0993_/Y
 _0994_/X
 _0996_/X
 _0998_/X
 _0999_/X
 _1001_/X
 _1002_/Y
 _1004_/X
 _1006_/X
 _1007_/X
 _1008_/X
 _1009_/X
 _1010_/X
 _1012_/X
 _1013_/X
 _1014_/X
 _1015_/X
 _1017_/X
 _1018_/X
 _1019_/X
 _1020_/Y
 _1021_/X
 _1022_/X
 _1024_/X
 _1026_/X
 _1028_/X
 _1029_/X
 _1030_/Y
 _1031_/X
 _1032_/X
 _1033_/X
 _1035_/X
 _1036_/X
 _1037_/X
 _1038_/X
 _1039_/Y
 _1043_/X
 _1045_/X
 _1046_/X
 _1047_/X
 _1048_/Y
 _1049_/X
 _1050_/X
 _1054_/X
 _1055_/X
 _1056_/X
 _1057_/Y
 _1058_/X
 _1059_/X
 _1062_/X
 _1064_/X
 _1065_/X
 _1066_/Y
 _1068_/X
 _1069_/X
 _1070_/X
 _1071_/X
 _1072_/X
 _1077_/X
 _1080_/X
 _1084_/Y
 _1085_/X
 _1087_/X
 _1089_/X
 _1090_/X
 _1091_/X
 _1092_/X
 _1093_/Y
 _1095_/X
 _1096_/X
 _1100_/X
 _1101_/X
 _1102_/Y
 _1103_/X
 _1105_/X
 _1106_/X
 _1107_/X
 _1108_/X
 _1109_/X
 _1110_/X
 _1111_/Y
 _1112_/X
 _1114_/X
 _1117_/X
 _1119_/X
 _1120_/Y
 _1121_/X
 _1122_/X
 _1123_/X
 _1124_/X
 _1126_/X
 _1127_/X
 _1128_/X
 _1130_/X
 _1131_/X
 _1132_/X
 _1134_/X
 _1137_/X
 _1139_/X
 _1140_/X
 _1141_/X
 _1143_/X
 _1145_/X
 _1146_/X
 _1147_/X
 _1148_/X
 _1150_/X
 _1151_/X
 _1152_/X
 _1153_/X
 _1154_/X
 _1156_/X
 _1157_/X
 _1158_/X
 _1162_/X
 _1163_/X
 _1164_/X
 _1166_/X
 _1168_/X
 _1169_/X
 _1173_/X
 _1176_/X
 _1178_/X
 _1179_/X
 _1181_/X
 _1182_/X
 _1183_/X
 _1184_/X
 _1185_/X
 _1186_/X
 _1189_/X
 _1195_/X
 _1196_/X
 _1198_/X
 _1200_/X
 _1201_/X
 _1202_/X
 _1205_/X
 _1206_/X
 _1211_/X
 _1215_/X
 _1216_/X
 _1217_/X
 _1218_/X
 _1220_/X
 _1221_/X
 _1224_/X
 _1226_/X
 _1227_/X
 _1230_/X
 _1231_/X
 _1232_/X
 _1233_/X
 _1237_/X
 _1239_/X
 _1240_/X
 _1241_/X
 _1243_/Q
 _1244_/Q
 _1245_/Q
 _1246_/Q
 _1247_/Q
 _1248_/Q
 _1249_/Q
 _1250_/Q
 _1251_/Q
 _1252_/Q
 _1253_/Q
 _1254_/Q
 _1255_/Q
 _1256_/Q
 _1258_/Q
 _1259_/Q
 _1260_/Q
 _1261_/Q
 _1263_/Q
 _1264_/Q
 _1265_/Q
 _1266_/Q
 _1267_/Q
 _1268_/Q
 _1269_/Q
 _1270_/Q
 _1271_/Q
 _1272_/Q
 _1273_/Q
 _1275_/Q
 _1276_/Q
 _1277_/Q
 _1278_/Q
 _1279_/Q
 _1280_/Q
 _1281_/Q
 _1282_/Q
 _1283_/Q
 _1284_/Q
 _1286_/Q
 _1288_/Q
 _1289_/Q
 _1290_/Q
 _1291_/Q
 _1292_/Q
 _1293_/Q
 _1294_/Q
 _1295_/Q
 _1296_/Q
 _1298_/Q
 _1299_/Q
 _1301_/Q
 _1303_/Q
 _1306_/Q
 _1308_/Q
 _1309_/Q
 _1310_/Q
 _1311_/Q
 _1312_/Q
 _1314_/Q
 _1315_/Q
 _1316_/Q
 _1317_/Q
 _1318_/Q
 _1319_/Q
 _1320_/Q
 _1321_/Q
 _1322_/Q
 _1323_/Q
 _1324_/Q
 _1325_/Q
 _1326_/Q
 _1327_/Q
 _1328_/Q
 _1329_/Q
 _1330_/Q
 _1331_/Q
 _1332_/Q
 _1333_/Q
 _1335_/Q
 _1336_/Q
 _1341_/Q
 _1343_/Q
 _1344_/Q
 _1345_/Q
 _1346_/Q
 _1347_/Q
 _1348_/Q
 _1349_/Q
 _1350_/Q
 _1351_/Q
 _1353_/Q
 _1354_/Q
 _1355_/Q
 _1356_/Q
 _1357_/Q
 _1358_/Q
 _1359_/Q
 _1360_/Q
 _1361_/Q
 _1362_/Q
 _1363_/Q
 _1364_/Q
 _1366_/Q
 _1367_/Q
 _1368_/Q
 _1369_/Q
 _1370_/Q
 _1371_/Q
 _1372_/Q
 _1373_/Q
 _1374_/Q
 _1375_/Q
 _1376_/Q
 _1377_/Q
 _1378_/Q
 _1379_/Q
 _1382_/Q
 _1385_/Q
 clkbuf_0_clk/X
 clkbuf_3_0_0_clk/X
 clkbuf_3_1_0_clk/X
 clkbuf_3_2_0_clk/X
 clkbuf_3_3_0_clk/X
 clkbuf_3_4_0_clk/X
 clkbuf_3_5_0_clk/X
 clkbuf_3_6_0_clk/X
 clkbuf_3_7_0_clk/X
 clkbuf_4_0__f_clk/X
 clkbuf_4_10__f_clk/X
 clkbuf_4_11__f_clk/X
 clkbuf_4_12__f_clk/X
 clkbuf_4_13__f_clk/X
 clkbuf_4_14__f_clk/X
 clkbuf_4_15__f_clk/X
 clkbuf_4_1__f_clk/X
 clkbuf_4_2__f_clk/X
 clkbuf_4_4__f_clk/X
 clkbuf_4_5__f_clk/X
 clkbuf_4_6__f_clk/X
 clkbuf_4_7__f_clk/X
 clkbuf_4_8__f_clk/X
 clkbuf_4_9__f_clk/X
 input1/X
 input11/X
 input12/X
 input13/X
 input15/X
 input16/X
 input17/X
 input19/X
 input2/X
 input21/X
 input22/X
 input23/X
 input24/X
 input25/X
 input27/X
 input28/X
 input29/X
 input3/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 30 input ports missing set_input_delay.
  A1[0]
  A1[1]
  A1[2]
  A1[3]
  A1[4]
  A2[0]
  A2[1]
  A2[2]
  A2[3]
  A2[4]
  A3[0]
  A3[1]
  A3[2]
  A3[3]
  A3[4]
  WD3[0]
  WD3[1]
  WD3[2]
  WD3[3]
  WE3
  inputA[0]
  inputA[1]
  inputA[2]
  inputA[3]
  inputB[0]
  inputB[1]
  inputB[2]
  inputB[3]
  opcode[0]
  opcode[1]
Warning: There are 16 unconstrained endpoints.
  RD1[0]
  RD1[1]
  RD1[2]
  RD1[3]
  RD2[0]
  RD2[1]
  RD2[2]
  RD2[3]
  outputC[0]
  outputC[1]
  outputC[2]
  outputC[3]
  _1338_/D
  _1339_/D
  _1340_/D
  _1341_/D
