Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 11:15:24 2024
| Host         : LAPTOP-7364E6GV running 64-bit major release  (build 9200)
| Command      : report_utilization -file ASSEMBLY_5_wrapper_utilization_placed.rpt -pb ASSEMBLY_5_wrapper_utilization_placed.pb
| Design       : ASSEMBLY_5_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 6661 |     0 |          0 |    117120 |  5.69 |
|   LUT as Logic             | 5950 |     0 |          0 |    117120 |  5.08 |
|   LUT as Memory            |  711 |     0 |          0 |     57600 |  1.23 |
|     LUT as Distributed RAM |  392 |     0 |            |           |       |
|     LUT as Shift Register  |  319 |     0 |            |           |       |
| CLB Registers              | 8107 |     0 |          0 |    234240 |  3.46 |
|   Register as Flip Flop    | 8107 |     0 |          0 |    234240 |  3.46 |
|   Register as Latch        |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   97 |     0 |          0 |     14640 |  0.66 |
| F7 Muxes                   |   54 |     0 |          0 |     58560 |  0.09 |
| F8 Muxes                   |   25 |     0 |          0 |     29280 |  0.09 |
| F9 Muxes                   |    0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 177   |          Yes |           - |        Reset |
| 195   |          Yes |         Set |            - |
| 7669  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1295 |     0 |          0 |     14640 |  8.85 |
|   CLBL                                     |  511 |     0 |            |           |       |
|   CLBM                                     |  784 |     0 |            |           |       |
| LUT as Logic                               | 5950 |     0 |          0 |    117120 |  5.08 |
|   using O5 output only                     |  215 |       |            |           |       |
|   using O6 output only                     | 4235 |       |            |           |       |
|   using O5 and O6                          | 1500 |       |            |           |       |
| LUT as Memory                              |  711 |     0 |          0 |     57600 |  1.23 |
|   LUT as Distributed RAM                   |  392 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    8 |       |            |           |       |
|     using O5 and O6                        |  384 |       |            |           |       |
|   LUT as Shift Register                    |  319 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  212 |       |            |           |       |
|     using O5 and O6                        |  107 |       |            |           |       |
| CLB Registers                              | 8107 |     0 |          0 |    234240 |  3.46 |
|   Register driven from within the CLB      | 4742 |       |            |           |       |
|   Register driven from outside the CLB     | 3365 |       |            |           |       |
|     LUT in front of the register is unused | 1944 |       |            |           |       |
|     LUT in front of the register is used   | 1421 |       |            |           |       |
| Unique Control Sets                        |  353 |       |          0 |     29280 |  1.21 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 19.5 |     0 |          0 |       144 | 13.54 |
|   RAMB36/FIFO*    |   18 |     0 |          0 |       144 | 12.50 |
|     RAMB36E2 only |   18 |       |            |           |       |
|   RAMB18          |    3 |     0 |          0 |       288 |  1.04 |
|     RAMB18E2 only |    3 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   30 |     0 |          0 |      1248 |  2.40 |
|   DSP48E2 only |   30 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       112 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        96 |  1.04 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 7669 |            Register |
| LUT3     | 1886 |                 CLB |
| LUT6     | 1866 |                 CLB |
| LUT2     | 1459 |                 CLB |
| LUT5     | 1175 |                 CLB |
| LUT4     |  882 |                 CLB |
| RAMD32   |  678 |                 CLB |
| SRL16E   |  356 |                 CLB |
| FDSE     |  195 |            Register |
| LUT1     |  182 |                 CLB |
| FDCE     |  177 |            Register |
| RAMS32   |   98 |                 CLB |
| CARRY8   |   97 |                 CLB |
| SRLC32E  |   70 |                 CLB |
| FDPE     |   66 |            Register |
| MUXF7    |   54 |                 CLB |
| DSP48E2  |   30 |          Arithmetic |
| MUXF8    |   25 |                 CLB |
| RAMB36E2 |   18 |            BLOCKRAM |
| RAMB18E2 |    3 |            BLOCKRAM |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| ASSEMBLY_5_zynq_ultra_ps_e_0_0 |    1 |
| ASSEMBLY_5_xbar_1              |    1 |
| ASSEMBLY_5_smartconnect_1_0    |    1 |
| ASSEMBLY_5_smartconnect_0_0    |    1 |
| ASSEMBLY_5_proc_sys_reset_0_0  |    1 |
| ASSEMBLY_5_axis_ann_0_1        |    1 |
| ASSEMBLY_5_axi_dma_0_0         |    1 |
| ASSEMBLY_5_auto_pc_1           |    1 |
| ASSEMBLY_5_auto_pc_0           |    1 |
| ASSEMBLY_5_auto_ds_1           |    1 |
| ASSEMBLY_5_auto_ds_0           |    1 |
+--------------------------------+------+


