{"version":"1.1.0","info":[["/home/Niko/projects/FpgaModules/adders/carry_lookahead.v",[[[[[["full_adder",["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[0,0],[7,4]]],["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[0,7],[0,17]]],[],["module"]],["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[2,2]]],[[["i_bit1",["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[2,2],[2,15]]],["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[2,9],[2,15]]],["full_adder"],["port","input"]],["i_bit2",["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[3,2],[3,15]]],["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[3,9],[3,15]]],["full_adder"],["port","input"]],["i_carry",["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[4,2],[4,16]]],["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[4,9],[4,16]]],["full_adder"],["port","input"]],["o_sum",["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[5,2],[5,14]]],["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[5,9],[5,14]]],["full_adder"],["port","output"]],["o_carry",["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[6,2],[6,16]]],["file:///home/Niko/projects/FpgaModules/adders/full_adder.v",[[6,9],[6,16]]],["full_adder"],["port","output"]]]]],[[["carry_lookahead",[[1,0],[7,4]],[[1,7],[1,22]],[],["module"]],[34,9]],[[["WIDTH",[[2,3],[2,18]],[[2,13],[2,18]],["carry_lookahead"],["parameter-port","parameter"]],["i_add1",[[4,2],[4,27]],[[4,21],[4,27]],["carry_lookahead"],["port","input"]],["i_add2",[[5,2],[5,27]],[[5,21],[5,27]],["carry_lookahead"],["port","input"]],["o_res",[[6,2],[6,26]],[[6,21],[6,26]],["carry_lookahead"],["port","output"]],["w_carry",[[8,1],[8,25]],[[8,18],[8,25]],["carry_lookahead"],["variable","wire"]],["w_g",[[9,1],[9,21]],[[9,18],[9,21]],["carry_lookahead"],["variable","wire"]],["w_p",[[9,1],[9,25]],[[9,22],[9,25]],["carry_lookahead"],["variable","w_g"]],["ii",[[9,1],[10,10]],[[10,8],[10,10]],["carry_lookahead"],["variable","genvar"]],["full_adder_instance",[[14,3],[20,5]],[[14,14],[14,33]],["carry_lookahead"],["instance","full_adder"]],["jj",[[23,1],[23,10]],[[23,8],[23,10]],["carry_lookahead"],["variable","genvar"]]]]]],["/home/Niko/projects/FpgaModules/adders/full_adder.v"]],null,0]],["/home/Niko/projects/FpgaModules/adders/full_adder.v",[[[[[["counter",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[18,9]],[[["clk",[[2,1],[2,10]],[[2,7],[2,10]],["counter"],["port","input"]],["led",[[3,1],[3,17]],[[3,14],[3,17]],["counter"],["port","output"]],["WAIT_TIME",[[6,0],[6,29]],[[6,11],[6,20]],["counter"],["localparam"]],["ledCounter",[[7,0],[7,22]],[[7,10],[7,20]],["counter"],["variable","reg"]],["clockCounter",[[8,0],[8,25]],[[8,11],[8,23]],["counter"],["variable","reg"]]]]]]],null,0]],["/home/Niko/projects/FpgaModules/adders/half_adder_tb.v",[[[[[["half_adder",["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[0,0],[6,4]]],["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[0,7],[0,17]]],[],["module"]],["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[2,2]]],[[["i_bit1",["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[2,2],[2,15]]],["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[2,9],[2,15]]],["half_adder"],["port","input"]],["i_bit2",["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[3,2],[3,15]]],["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[3,9],[3,15]]],["half_adder"],["port","input"]],["o_sum",["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[4,2],[4,14]]],["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[4,9],[4,14]]],["half_adder"],["port","output"]],["o_carry",["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[5,2],[5,16]]],["file:///home/Niko/projects/FpgaModules/adders/half_adder.v",[[5,9],[5,16]]],["half_adder"],["port","output"]]]]],[[["half_adder_tb",[[1,0],[1,21]],[[1,7],[1,20]],[],["module"]],[31,9]],[[["r_bit1",[[2,1],[2,15]],[[2,6],[2,12]],["half_adder_tb"],["variable","reg"]],["r_bit2",[[3,1],[3,15]],[[3,6],[3,12]],["half_adder_tb"],["variable","reg"]],["w_sum",[[4,1],[4,11]],[[4,6],[4,11]],["half_adder_tb"],["variable","wire"]],["w_carry",[[5,1],[5,13]],[[5,6],[5,13]],["half_adder_tb"],["variable","wire"]],["half_adder_dut",[[6,1],[12,3]],[[6,12],[6,26]],["half_adder_tb"],["instance","half_adder"]]]]]],["/home/Niko/projects/FpgaModules/adders/half_adder.v"]],null,0]],["/home/Niko/projects/FpgaModules/adders/half_adder.v",[[[[[["counter",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[18,9]],[[["clk",[[2,1],[2,10]],[[2,7],[2,10]],["counter"],["port","input"]],["led",[[3,1],[3,17]],[[3,14],[3,17]],["counter"],["port","output"]],["WAIT_TIME",[[6,0],[6,29]],[[6,11],[6,20]],["counter"],["localparam"]],["ledCounter",[[7,0],[7,22]],[[7,10],[7,20]],["counter"],["variable","reg"]],["clockCounter",[[8,0],[8,25]],[[8,11],[8,23]],["counter"],["variable","reg"]]]]]]],null,0]],["/home/Niko/projects/FpgaModules/binaryCounter/counter.v",[[[[[["counter",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[18,9]],[[["clk",[[2,1],[2,10]],[[2,7],[2,10]],["counter"],["port","input"]],["led",[[3,1],[3,17]],[[3,14],[3,17]],["counter"],["port","output"]],["WAIT_TIME",[[6,0],[6,29]],[[6,11],[6,20]],["counter"],["localparam"]],["ledCounter",[[7,0],[7,22]],[[7,10],[7,20]],["counter"],["variable","reg"]],["clockCounter",[[8,0],[8,25]],[[8,11],[8,23]],["counter"],["variable","reg"]]]]]]],null,0]],["/home/Niko/projects/FpgaModules/greaterThan/greaterThan.v",[[[[[["greaterThan",[[0,0],[5,2]],[[0,7],[0,18]],[],["module"]],[7,9]],[[["i_a",[[2,1],[2,16]],[[2,13],[2,16]],["greaterThan"],["port","input"]],["i_b",[[3,1],[3,16]],[[3,13],[3,16]],["greaterThan"],["port","input"]],["o_ab",[[4,1],[4,12]],[[4,8],[4,12]],["greaterThan"],["port","output"]]]]]]],null,0]],["/home/Niko/projects/FpgaModules/greaterThan/tb_greaterThan.v",[[[[[["tb_greaterThan",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[23,9]],[[["i_a",[[3,2],[3,15]],[[3,12],[3,15]],["tb_greaterThan"],["variable","reg"]],["i_b",[[3,2],[3,20]],[[3,17],[3,20]],["tb_greaterThan"],["variable","i_a"]],["o_ab",[[4,2],[4,11]],[[4,7],[4,11]],["tb_greaterThan"],["variable","wire"]],["dut",[[6,2],[10,3]],[[6,14],[6,17]],["tb_greaterThan"],["instance","greaterThan"]]]]]]],null,0]],["/home/Niko/projects/FpgaModules/iqModDemod/iq_demodulator.v",[[],null,0]],["/home/Niko/projects/FpgaModules/iqModDemod/iq_mod_demod_tb.v",[[],null,0]],["/home/Niko/projects/FpgaModules/iqModDemod/iq_modulator.v",[[],null,0]],["/home/Niko/projects/FpgaModules/spi/spi_master.v",[[[[[["spi_master",[[0,0],[9,3]],[[0,7],[0,17]],[],["module"]],[42,10]],[[["clk",[[2,1],[2,10]],[[2,7],[2,10]],["spi_master"],["port","input"]],["i_enable",[[3,1],[3,19]],[[3,11],[3,19]],["spi_master"],["port","reg"]],["i_miso",[[4,1],[4,17]],[[4,11],[4,17]],["spi_master"],["port","reg"]],["o_sclk",[[5,1],[5,18]],[[5,12],[5,18]],["spi_master"],["port","reg"]],["o_ss",[[6,1],[6,16]],[[6,12],[6,16]],["spi_master"],["port","reg"]],["o_done",[[7,1],[7,18]],[[7,12],[7,18]],["spi_master"],["port","reg"]],["o_mosi",[[8,1],[8,18]],[[8,12],[8,18]],["spi_master"],["port","reg"]],["r_i_data",[[10,1],[10,19]],[[10,11],[10,19]],["spi_master"],["variable","reg"]],["r_o_data",[[11,1],[11,19]],[[11,11],[11,19]],["spi_master"],["variable","reg"]],["r_input_bit_index",[[12,1],[12,28]],[[12,11],[12,28]],["spi_master"],["variable","reg"]],["r_output_bit_index",[[13,1],[13,29]],[[13,11],[13,29]],["spi_master"],["variable","reg"]]]]]]],null,0]],["/home/Niko/projects/FpgaModules/spi/spi_slave.v",[[],null,0]],["/home/Niko/projects/FpgaModules/spi/spi_tb.v",[[],null,0]],["/home/Niko/projects/FpgaModules/uart/uart_rx.v",[[[[[["uart_rx",[[0,0],[7,3]],[[0,7],[0,14]],[],["module"]],[89,9]],[[["CLK_PER_BIT",[[1,2],[1,23]],[[1,12],[1,23]],["uart_rx"],["parameter-port","parameter"]],["clk",[[3,1],[3,10]],[[3,7],[3,10]],["uart_rx"],["port","input"]],["i_rx",[[4,1],[4,11]],[[4,7],[4,11]],["uart_rx"],["port","input"]],["o_data",[[5,1],[5,20]],[[5,14],[5,20]],["uart_rx"],["port","output"]],["o_done",[[6,1],[6,14]],[[6,8],[6,14]],["uart_rx"],["port","output"]],["r_incoming",[[8,1],[8,15]],[[8,5],[8,15]],["uart_rx"],["variable","reg"]],["r_rx",[[9,1],[9,9]],[[9,5],[9,9]],["uart_rx"],["variable","reg"]],["r_done",[[10,1],[10,11]],[[10,5],[10,11]],["uart_rx"],["variable","reg"]],["r_data",[[11,1],[11,17]],[[11,11],[11,17]],["uart_rx"],["variable","reg"]],["r_clk_count",[[12,1],[12,22]],[[12,11],[12,22]],["uart_rx"],["variable","reg"]],["r_bit_index",[[13,1],[13,22]],[[13,11],[13,22]],["uart_rx"],["variable","reg"]],["r_state",[[14,1],[14,18]],[[14,11],[14,18]],["uart_rx"],["variable","reg"]],["s_idle",[[15,1],[15,25]],[[15,12],[15,18]],["uart_rx"],["localparam"]],["s_start",[[16,1],[16,26]],[[16,12],[16,19]],["uart_rx"],["localparam"]],["s_recieve",[[17,1],[17,28]],[[17,12],[17,21]],["uart_rx"],["localparam"]],["s_stop",[[18,1],[18,25]],[[18,12],[18,18]],["uart_rx"],["localparam"]]]]]]],null,0]],["/home/Niko/projects/FpgaModules/uart/uart_tb.v",[[[[[["uart_tb",[[2,0],[2,18]],[[2,7],[2,14]],[],["module"]],[48,9]],[[["c_CLK_PER_BIT",[[3,1],[3,30]],[[3,11],[3,24]],["uart_tb"],["parameter"]],["clk",[[5,1],[5,10]],[[5,5],[5,8]],["uart_tb"],["variable","reg"]],["i_start_tx",[[6,1],[6,18]],[[6,5],[6,15]],["uart_tb"],["variable","reg"]],["i_data",[[7,1],[7,19]],[[7,11],[7,17]],["uart_tb"],["variable","reg"]],["o_tx",[[8,1],[8,10]],[[8,6],[8,10]],["uart_tb"],["variable","wire"]],["o_tx_done",[[9,1],[9,15]],[[9,6],[9,15]],["uart_tb"],["variable","wire"]],["o_tx_busy",[[10,1],[10,15]],[[10,6],[10,15]],["uart_tb"],["variable","wire"]],["o_rx_done",[[11,1],[11,15]],[[11,6],[11,15]],["uart_tb"],["variable","wire"]],["o_rx_data",[[12,1],[12,21]],[[12,12],[12,21]],["uart_tb"],["variable","wire"]],["dut_tx",[[16,1],[24,3]],[[17,3],[17,9]],["uart_tb"],["instance","uart_tx"]],["dut_rx",[[26,1],[32,3]],[[27,3],[27,9]],["uart_tb"],["instance","uart_rx"]]]]]]],null,0]],["/home/Niko/projects/FpgaModules/uart/uart_tx.v",[[[[[["uart_tx",[[0,0],[9,3]],[[0,7],[0,14]],[],["module"]],[95,10]],[[["CLK_PER_BIT",[[1,2],[1,23]],[[1,12],[1,23]],["uart_tx"],["parameter-port","parameter"]],["clk",[[3,1],[3,10]],[[3,7],[3,10]],["uart_tx"],["port","input"]],["i_start_tx",[[4,1],[4,17]],[[4,7],[4,17]],["uart_tx"],["port","input"]],["i_data",[[5,1],[5,20]],[[5,14],[5,20]],["uart_tx"],["port","input"]],["o_busy",[[6,1],[6,14]],[[6,8],[6,14]],["uart_tx"],["port","output"]],["o_done",[[7,1],[7,14]],[[7,8],[7,14]],["uart_tx"],["port","output"]],["o_tx",[[8,1],[8,16]],[[8,12],[8,16]],["uart_tx"],["port","reg"]],["r_data",[[10,1],[10,17]],[[10,11],[10,17]],["uart_tx"],["variable","reg"]],["r_state",[[11,1],[11,18]],[[11,11],[11,18]],["uart_tx"],["variable","reg"]],["r_bit_index",[[12,1],[12,22]],[[12,11],[12,22]],["uart_tx"],["variable","reg"]],["r_clk_count",[[13,1],[13,22]],[[13,11],[13,22]],["uart_tx"],["variable","reg"]],["r_done",[[14,1],[14,14]],[[14,8],[14,14]],["uart_tx"],["variable","reg"]],["r_busy",[[15,1],[15,14]],[[15,8],[15,14]],["uart_tx"],["variable","reg"]],["s_idle",[[16,1],[16,26]],[[16,12],[16,18]],["uart_tx"],["localparam"]],["s_start",[[17,1],[17,27]],[[17,12],[17,19]],["uart_tx"],["localparam"]],["s_trans",[[18,1],[18,27]],[[18,12],[18,19]],["uart_tx"],["localparam"]],["s_end",[[19,1],[19,26]],[[19,12],[19,17]],["uart_tx"],["localparam"]]]]]]],null,0]]]}