{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744221399802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744221399811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 20:56:39 2025 " "Processing started: Wed Apr 09 20:56:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744221399811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221399811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221399812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744221400312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744221400312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/ring_buffer_with_single_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/ring_buffer_with_single_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ring_buffer_with_single_pointer " "Found entity 1: ring_buffer_with_single_pointer" {  } { { "../ring_buffer_with_single_pointer.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/ring_buffer_with_single_pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_16_bit " "Found entity 1: TWIDLE_16_bit" {  } { { "../TWIDLE_16_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_16_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_15_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_15_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_15_bit " "Found entity 1: TWIDLE_15_bit" {  } { { "../TWIDLE_15_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_15_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit " "Found entity 1: TWIDLE_14_bit" {  } { { "../TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_13_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_13_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_13_bit " "Found entity 1: TWIDLE_13_bit" {  } { { "../TWIDLE_13_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_13_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_12_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_12_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_12_bit " "Found entity 1: TWIDLE_12_bit" {  } { { "../TWIDLE_12_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_12_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_11_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_11_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_11_bit " "Found entity 1: TWIDLE_11_bit" {  } { { "../TWIDLE_11_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_11_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_10_bit " "Found entity 1: TWIDLE_10_bit" {  } { { "../TWIDLE_10_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221407998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221407998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_9_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_9_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_9_bit " "Found entity 1: TWIDLE_9_bit" {  } { { "../TWIDLE_9_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_9_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_8_bit " "Found entity 1: TWIDLE_8_bit" {  } { { "../TWIDLE_8_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_7_bit " "Found entity 1: TWIDLE_7_bit" {  } { { "../TWIDLE_7_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/twidle_6_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_6_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_6_bit " "Found entity 1: TWIDLE_6_bit" {  } { { "../TWIDLE_6_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_6_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_generator " "Found entity 1: tw_factor_generator" {  } { { "../tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_for_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_for_sec " "Found entity 1: tw_factor_for_sec" {  } { { "../tw_factor_for_sec.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_for_9th.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_9th.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_for_9th " "Found entity 1: tw_factor_for_9th" {  } { { "../tw_factor_for_9th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_9th.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_for_8th.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_8th.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_for_8th " "Found entity 1: tw_factor_for_8th" {  } { { "../tw_factor_for_8th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_8th.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_for_7th.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_7th.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_for_7th " "Found entity 1: tw_factor_for_7th" {  } { { "../tw_factor_for_7th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_for_6th.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_6th.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_for_6th " "Found entity 1: tw_factor_for_6th" {  } { { "../tw_factor_for_6th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_for_5th.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_5th.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_for_5th " "Found entity 1: tw_factor_for_5th" {  } { { "../tw_factor_for_5th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_for_4th.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_4th.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_for_4th " "Found entity 1: tw_factor_for_4th" {  } { { "../tw_factor_for_4th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/tw_factor_for_3th.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_3th.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_for_3th " "Found entity 1: tw_factor_for_3th" {  } { { "../tw_factor_for_3th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(51) " "Verilog HDL Declaration information at top_module.v(51): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744221408203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/test_real.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/test_real.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_real " "Found entity 1: test_real" {  } { { "../test_real.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/test_real.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/signed_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/signed_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shift_register " "Found entity 1: signed_shift_register" {  } { { "../signed_shift_register.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/signed_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/shift_register_with_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/shift_register_with_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_with_valid " "Found entity 1: shift_register_with_valid" {  } { { "../shift_register_with_valid.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/shift_register_with_valid.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../shift_register.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744221408249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408249 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744221408262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744221408263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/radix_with_no_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/radix_with_no_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX_WITH_NO_MULTIPLIER " "Found entity 1: RADIX_WITH_NO_MULTIPLIER" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/out_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/out_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_state " "Found entity 1: out_state" {  } { { "../out_state.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/out_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/out_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/out_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_addres_generator " "Found entity 1: out_addres_generator" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/out_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/modify_radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/modify_radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_RADIX2 " "Found entity 1: MODIFY_RADIX2" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_bit " "Found entity 1: M_TWIDLE_16_bit" {  } { { "../M_TWIDLE_16_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_bit " "Found entity 1: M_TWIDLE_14_bit" {  } { { "../M_TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_12_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_12_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_bit " "Found entity 1: M_TWIDLE_12_bit" {  } { { "../M_TWIDLE_12_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_12_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_11_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_11_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_bit " "Found entity 1: M_TWIDLE_11_bit" {  } { { "../M_TWIDLE_11_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_11_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_bit " "Found entity 1: M_TWIDLE_10_bit" {  } { { "../M_TWIDLE_10_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_9_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_9_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_bit " "Found entity 1: M_TWIDLE_9_bit" {  } { { "../M_TWIDLE_9_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_9_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_bit " "Found entity 1: M_TWIDLE_8_bit" {  } { { "../M_TWIDLE_8_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_bit " "Found entity 1: M_TWIDLE_7_bit" {  } { { "../M_TWIDLE_7_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_6_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_6_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_bit " "Found entity 1: M_TWIDLE_6_bit" {  } { { "../M_TWIDLE_6_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_6_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_0_25_v " "Found entity 1: M_TWIDLE_0_25_v" {  } { { "../M_TWIDLE_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_0_15_v " "Found entity 1: M_TWIDLE_0_15_v" {  } { { "../M_TWIDLE_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_0_10_v " "Found entity 1: M_TWIDLE_0_10_v" {  } { { "../M_TWIDLE_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/m_twidle_0_05_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_0_05_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_0_05_v " "Found entity 1: M_TWIDLE_0_05_v" {  } { { "../M_TWIDLE_0_05_v.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_05_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/inter_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/inter_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 inter_state " "Found entity 1: inter_state" {  } { { "../inter_state.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/first_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/first_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_state " "Found entity 1: first_state" {  } { { "../first_state.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/first_state.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/final_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/final_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_state " "Found entity 1: final_state" {  } { { "../final_state.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/final_state.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/final_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/final_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_addres_generator " "Found entity 1: final_addres_generator" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/final_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_CONTROL " "Found entity 1: MODIFY_CONTROL" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/control_norm.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/control_norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_norm " "Found entity 1: CONTROL_norm" {  } { { "../CONTROL_norm.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/CONTROL_norm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/class_tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/class_tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 class_tw_factor_generator " "Found entity 1: class_tw_factor_generator" {  } { { "../class_tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/class_tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/class_final_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/class_final_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 class_final_state " "Found entity 1: class_final_state" {  } { { "../class_final_state.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/class_final_state.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/class_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/class_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_FFT " "Found entity 1: CLASS_FFT" {  } { { "../CLASS_FFT.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/CLASS_FFT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/class_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/class_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_CONTROL " "Found entity 1: CLASS_CONTROL" {  } { { "../CLASS_CONTROL.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/CLASS_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_generator " "Found entity 1: addres_generator" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/addres_1st_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/addres_1st_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_1st_generator " "Found entity 1: addres_1st_generator" {  } { { "../addres_1st_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_1st_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_parallel_lab/add_multiplier_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/add_multiplier_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_multiplier_generator " "Found entity 1: add_multiplier_generator" {  } { { "../add_multiplier_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/add_multiplier_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221408870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221408870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744221409896 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg top_module.v(32) " "Output port \"seg\" at top_module.v(32) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744221409924 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX\"" {  } { { "../top_module.v" "UART_RX" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221409931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221409950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221409965 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "finish_FFT MODIFY_FFT.v(20) " "Output port \"finish_FFT\" at MODIFY_FFT.v(20) has no driver" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744221409985 "|top_module|MODIFY_FFT:MODIFY_FFT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_state MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins " "Elaborating entity \"first_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\"" {  } { { "../MODIFY_FFT.v" "first_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221409986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_1st_generator MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|addres_1st_generator:addres_1st_generator " "Elaborating entity \"addres_1st_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|addres_1st_generator:addres_1st_generator\"" {  } { { "../first_state.v" "addres_1st_generator" { Text "D:/Digital chipset design/FFT_Parallel_lab/first_state.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|addres_1st_generator:addres_1st_generator\|shift_register:shift_reg_inst " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|addres_1st_generator:addres_1st_generator\|shift_register:shift_reg_inst\"" {  } { { "../addres_1st_generator.v" "shift_reg_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_1st_generator.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|shift_register:shift_reg_inst " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|shift_register:shift_reg_inst\"" {  } { { "../first_state.v" "shift_reg_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/first_state.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\"" {  } { { "../first_state.v" "ram_data_store" { Text "D:/Digital chipset design/FFT_Parallel_lab/first_state.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst " "Elaborating entity \"demultiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\"" {  } { { "../first_state.v" "demux_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/first_state.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX_WITH_NO_MULTIPLIER MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst " "Elaborating entity \"RADIX_WITH_NO_MULTIPLIER\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst\"" {  } { { "../first_state.v" "modify_radix2_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/first_state.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410107 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RADIX_WITH_NO_MULTIPLIER.v(20) " "Verilog HDL Always Construct warning at RADIX_WITH_NO_MULTIPLIER.v(20): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410122 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RADIX_WITH_NO_MULTIPLIER.v(20) " "Verilog HDL Always Construct warning at RADIX_WITH_NO_MULTIPLIER.v(20): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410122 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RADIX_WITH_NO_MULTIPLIER.v(20) " "Verilog HDL Always Construct warning at RADIX_WITH_NO_MULTIPLIER.v(20): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410122 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RADIX_WITH_NO_MULTIPLIER.v(20) " "Verilog HDL Always Construct warning at RADIX_WITH_NO_MULTIPLIER.v(20): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410122 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[0\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[1\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[2\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[3\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[4\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[5\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[6\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[7\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[8\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[9\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[10\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[11\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[12\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[13\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[14\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[15\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[16\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[17\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[18\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410123 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[19\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[20\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[21\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[22\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o2\[23\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[0\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[1\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[2\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[3\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[4\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[5\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[6\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[7\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[8\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[9\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[10\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[11\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[12\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[13\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[14\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[15\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[16\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[17\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[18\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[19\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410124 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[20\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[21\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[22\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o2\[23\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[0\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[1\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[2\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[3\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[4\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[5\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[6\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[7\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[8\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[9\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[10\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[11\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[12\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[13\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[14\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[15\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[16\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[17\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[18\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[19\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410125 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[20\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[21\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[22\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Im_o1\[23\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[0\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[1\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[2\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[3\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[4\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[5\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[6\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[7\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[8\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[9\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[10\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[11\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[12\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[13\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[14\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410126 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[15\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[16\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[17\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[18\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[19\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[20\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[21\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[22\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RADIX_WITH_NO_MULTIPLIER.v(30) " "Inferred latch for \"Re_o1\[23\]\" at RADIX_WITH_NO_MULTIPLIER.v(30)" {  } { { "../RADIX_WITH_NO_MULTIPLIER.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410127 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|multiplexor:mux_inst " "Elaborating entity \"multiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|multiplexor:mux_inst\"" {  } { { "../first_state.v" "mux_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/first_state.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_state MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins " "Elaborating entity \"inter_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\"" {  } { { "../MODIFY_FFT.v" "processor\[2\].inter_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|addres_generator:addres_generator_ins " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|addres_generator:addres_generator_ins\"" {  } { { "../inter_state.v" "addres_generator_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(85) " "Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744221410187 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../inter_state.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_for_sec MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_sec:tw_factor_for_sec_ins " "Elaborating entity \"tw_factor_for_sec\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_sec:tw_factor_for_sec_ins\"" {  } { { "../tw_factor_generator.v" "tw_factor_for_sec_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410210 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 tw_factor_for_sec.v(11) " "Net \"cos.data_a\" at tw_factor_for_sec.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_sec.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410227 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a\[0\] 0 tw_factor_for_sec.v(11) " "Net \"cos.waddr_a\[0\]\" at tw_factor_for_sec.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_sec.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410227 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 tw_factor_for_sec.v(12) " "Net \"sin.data_a\" at tw_factor_for_sec.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_sec.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410227 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a\[0\] 0 tw_factor_for_sec.v(12) " "Net \"sin.waddr_a\[0\]\" at tw_factor_for_sec.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_sec.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410227 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 tw_factor_for_sec.v(11) " "Net \"cos.we_a\" at tw_factor_for_sec.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_sec.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410227 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 tw_factor_for_sec.v(12) " "Net \"sin.we_a\" at tw_factor_for_sec.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_sec.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410227 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst " "Elaborating entity \"RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\"" {  } { { "../inter_state.v" "radix2_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst " "Elaborating entity \"multiply\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\"" {  } { { "../RADIX.v" "multiply_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst " "Elaborating entity \"adder\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\"" {  } { { "../RADIX.v" "adder_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/RADIX.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410275 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 adder.v(21) " "Verilog HDL Always Construct warning at adder.v(21): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 adder.v(21) " "Verilog HDL Always Construct warning at adder.v(21): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 adder.v(21) " "Verilog HDL Always Construct warning at adder.v(21): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 adder.v(21) " "Verilog HDL Always Construct warning at adder.v(21): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] adder.v(21) " "Inferred latch for \"Im_o2\[0\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] adder.v(21) " "Inferred latch for \"Im_o2\[1\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] adder.v(21) " "Inferred latch for \"Im_o2\[2\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] adder.v(21) " "Inferred latch for \"Im_o2\[3\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] adder.v(21) " "Inferred latch for \"Im_o2\[4\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] adder.v(21) " "Inferred latch for \"Im_o2\[5\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] adder.v(21) " "Inferred latch for \"Im_o2\[6\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] adder.v(21) " "Inferred latch for \"Im_o2\[7\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] adder.v(21) " "Inferred latch for \"Im_o2\[8\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] adder.v(21) " "Inferred latch for \"Im_o2\[9\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] adder.v(21) " "Inferred latch for \"Im_o2\[10\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] adder.v(21) " "Inferred latch for \"Im_o2\[11\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] adder.v(21) " "Inferred latch for \"Im_o2\[12\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] adder.v(21) " "Inferred latch for \"Im_o2\[13\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] adder.v(21) " "Inferred latch for \"Im_o2\[14\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] adder.v(21) " "Inferred latch for \"Im_o2\[15\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] adder.v(21) " "Inferred latch for \"Im_o2\[16\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410297 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] adder.v(21) " "Inferred latch for \"Im_o2\[17\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] adder.v(21) " "Inferred latch for \"Im_o2\[18\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] adder.v(21) " "Inferred latch for \"Im_o2\[19\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] adder.v(21) " "Inferred latch for \"Im_o2\[20\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] adder.v(21) " "Inferred latch for \"Im_o2\[21\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] adder.v(21) " "Inferred latch for \"Im_o2\[22\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] adder.v(21) " "Inferred latch for \"Im_o2\[23\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] adder.v(21) " "Inferred latch for \"Re_o2\[0\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] adder.v(21) " "Inferred latch for \"Re_o2\[1\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] adder.v(21) " "Inferred latch for \"Re_o2\[2\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] adder.v(21) " "Inferred latch for \"Re_o2\[3\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] adder.v(21) " "Inferred latch for \"Re_o2\[4\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410298 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] adder.v(21) " "Inferred latch for \"Re_o2\[5\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] adder.v(21) " "Inferred latch for \"Re_o2\[6\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] adder.v(21) " "Inferred latch for \"Re_o2\[7\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] adder.v(21) " "Inferred latch for \"Re_o2\[8\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] adder.v(21) " "Inferred latch for \"Re_o2\[9\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] adder.v(21) " "Inferred latch for \"Re_o2\[10\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] adder.v(21) " "Inferred latch for \"Re_o2\[11\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] adder.v(21) " "Inferred latch for \"Re_o2\[12\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] adder.v(21) " "Inferred latch for \"Re_o2\[13\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] adder.v(21) " "Inferred latch for \"Re_o2\[14\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] adder.v(21) " "Inferred latch for \"Re_o2\[15\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] adder.v(21) " "Inferred latch for \"Re_o2\[16\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410299 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] adder.v(21) " "Inferred latch for \"Re_o2\[17\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] adder.v(21) " "Inferred latch for \"Re_o2\[18\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] adder.v(21) " "Inferred latch for \"Re_o2\[19\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] adder.v(21) " "Inferred latch for \"Re_o2\[20\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] adder.v(21) " "Inferred latch for \"Re_o2\[21\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] adder.v(21) " "Inferred latch for \"Re_o2\[22\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] adder.v(21) " "Inferred latch for \"Re_o2\[23\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] adder.v(21) " "Inferred latch for \"Im_o1\[0\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] adder.v(21) " "Inferred latch for \"Im_o1\[1\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] adder.v(21) " "Inferred latch for \"Im_o1\[2\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] adder.v(21) " "Inferred latch for \"Im_o1\[3\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] adder.v(21) " "Inferred latch for \"Im_o1\[4\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] adder.v(21) " "Inferred latch for \"Im_o1\[5\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] adder.v(21) " "Inferred latch for \"Im_o1\[6\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] adder.v(21) " "Inferred latch for \"Im_o1\[7\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] adder.v(21) " "Inferred latch for \"Im_o1\[8\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] adder.v(21) " "Inferred latch for \"Im_o1\[9\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] adder.v(21) " "Inferred latch for \"Im_o1\[10\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] adder.v(21) " "Inferred latch for \"Im_o1\[11\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] adder.v(21) " "Inferred latch for \"Im_o1\[12\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] adder.v(21) " "Inferred latch for \"Im_o1\[13\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] adder.v(21) " "Inferred latch for \"Im_o1\[14\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] adder.v(21) " "Inferred latch for \"Im_o1\[15\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] adder.v(21) " "Inferred latch for \"Im_o1\[16\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] adder.v(21) " "Inferred latch for \"Im_o1\[17\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] adder.v(21) " "Inferred latch for \"Im_o1\[18\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] adder.v(21) " "Inferred latch for \"Im_o1\[19\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] adder.v(21) " "Inferred latch for \"Im_o1\[20\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] adder.v(21) " "Inferred latch for \"Im_o1\[21\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] adder.v(21) " "Inferred latch for \"Im_o1\[22\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] adder.v(21) " "Inferred latch for \"Im_o1\[23\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] adder.v(21) " "Inferred latch for \"Re_o1\[0\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] adder.v(21) " "Inferred latch for \"Re_o1\[1\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] adder.v(21) " "Inferred latch for \"Re_o1\[2\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] adder.v(21) " "Inferred latch for \"Re_o1\[3\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] adder.v(21) " "Inferred latch for \"Re_o1\[4\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] adder.v(21) " "Inferred latch for \"Re_o1\[5\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] adder.v(21) " "Inferred latch for \"Re_o1\[6\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] adder.v(21) " "Inferred latch for \"Re_o1\[7\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] adder.v(21) " "Inferred latch for \"Re_o1\[8\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] adder.v(21) " "Inferred latch for \"Re_o1\[9\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] adder.v(21) " "Inferred latch for \"Re_o1\[10\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] adder.v(21) " "Inferred latch for \"Re_o1\[11\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] adder.v(21) " "Inferred latch for \"Re_o1\[12\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410300 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] adder.v(21) " "Inferred latch for \"Re_o1\[13\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] adder.v(21) " "Inferred latch for \"Re_o1\[14\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] adder.v(21) " "Inferred latch for \"Re_o1\[15\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] adder.v(21) " "Inferred latch for \"Re_o1\[16\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] adder.v(21) " "Inferred latch for \"Re_o1\[17\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] adder.v(21) " "Inferred latch for \"Re_o1\[18\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] adder.v(21) " "Inferred latch for \"Re_o1\[19\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] adder.v(21) " "Inferred latch for \"Re_o1\[20\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] adder.v(21) " "Inferred latch for \"Re_o1\[21\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] adder.v(21) " "Inferred latch for \"Re_o1\[22\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] adder.v(21) " "Inferred latch for \"Re_o1\[23\]\" at adder.v(21)" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/adder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410301 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_state MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins " "Elaborating entity \"inter_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\"" {  } { { "../MODIFY_FFT.v" "processor\[3\].inter_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|addres_generator:addres_generator_ins " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|addres_generator:addres_generator_ins\"" {  } { { "../inter_state.v" "addres_generator_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(85) " "Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744221410344 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../inter_state.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_for_3th MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_3th:tw_factor_for_3th_ins " "Elaborating entity \"tw_factor_for_3th\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_3th:tw_factor_for_3th_ins\"" {  } { { "../tw_factor_generator.v" "tw_factor_for_3th_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410366 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 tw_factor_for_3th.v(10) " "Net \"cos.data_a\" at tw_factor_for_3th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_3th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410388 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 tw_factor_for_3th.v(10) " "Net \"cos.waddr_a\" at tw_factor_for_3th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_3th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410388 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 tw_factor_for_3th.v(11) " "Net \"sin.data_a\" at tw_factor_for_3th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_3th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410388 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 tw_factor_for_3th.v(11) " "Net \"sin.waddr_a\" at tw_factor_for_3th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_3th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410388 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 tw_factor_for_3th.v(10) " "Net \"cos.we_a\" at tw_factor_for_3th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_3th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410388 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 tw_factor_for_3th.v(11) " "Net \"sin.we_a\" at tw_factor_for_3th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_3th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410388 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_state MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins " "Elaborating entity \"inter_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\"" {  } { { "../MODIFY_FFT.v" "processor\[4\].inter_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|addres_generator:addres_generator_ins " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|addres_generator:addres_generator_ins\"" {  } { { "../inter_state.v" "addres_generator_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(85) " "Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744221410428 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../inter_state.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_for_4th MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_4th:tw_factor_for_4th_ins " "Elaborating entity \"tw_factor_for_4th\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_4th:tw_factor_for_4th_ins\"" {  } { { "../tw_factor_generator.v" "tw_factor_for_4th_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410444 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 tw_factor_for_4th.v(10) " "Net \"cos.data_a\" at tw_factor_for_4th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_4th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410460 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 tw_factor_for_4th.v(10) " "Net \"cos.waddr_a\" at tw_factor_for_4th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_4th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410460 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 tw_factor_for_4th.v(11) " "Net \"sin.data_a\" at tw_factor_for_4th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_4th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410460 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 tw_factor_for_4th.v(11) " "Net \"sin.waddr_a\" at tw_factor_for_4th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_4th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410460 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 tw_factor_for_4th.v(10) " "Net \"cos.we_a\" at tw_factor_for_4th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_4th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410460 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 tw_factor_for_4th.v(11) " "Net \"sin.we_a\" at tw_factor_for_4th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_4th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410460 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_state MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins " "Elaborating entity \"inter_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\"" {  } { { "../MODIFY_FFT.v" "processor\[5\].inter_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|addres_generator:addres_generator_ins " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|addres_generator:addres_generator_ins\"" {  } { { "../inter_state.v" "addres_generator_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(85) " "Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744221410501 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../inter_state.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_for_5th MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_5th:tw_factor_for_5th_ins " "Elaborating entity \"tw_factor_for_5th\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_5th:tw_factor_for_5th_ins\"" {  } { { "../tw_factor_generator.v" "tw_factor_for_5th_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410520 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 tw_factor_for_5th.v(10) " "Net \"cos.data_a\" at tw_factor_for_5th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_5th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410534 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 tw_factor_for_5th.v(10) " "Net \"cos.waddr_a\" at tw_factor_for_5th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_5th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410534 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 tw_factor_for_5th.v(11) " "Net \"sin.data_a\" at tw_factor_for_5th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_5th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410534 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 tw_factor_for_5th.v(11) " "Net \"sin.waddr_a\" at tw_factor_for_5th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_5th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410534 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 tw_factor_for_5th.v(10) " "Net \"cos.we_a\" at tw_factor_for_5th.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_5th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410534 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 tw_factor_for_5th.v(11) " "Net \"sin.we_a\" at tw_factor_for_5th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_5th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410535 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_state MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins " "Elaborating entity \"inter_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\"" {  } { { "../MODIFY_FFT.v" "processor\[6\].inter_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|addres_generator:addres_generator_ins " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|addres_generator:addres_generator_ins\"" {  } { { "../inter_state.v" "addres_generator_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(85) " "Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744221410575 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../inter_state.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_for_6th MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_6th:tw_factor_for_6th_ins " "Elaborating entity \"tw_factor_for_6th\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_6th:tw_factor_for_6th_ins\"" {  } { { "../tw_factor_generator.v" "tw_factor_for_6th_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410598 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 tw_factor_for_6th.v(11) " "Net \"cos.data_a\" at tw_factor_for_6th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_6th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410619 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 tw_factor_for_6th.v(11) " "Net \"cos.waddr_a\" at tw_factor_for_6th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_6th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410619 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 tw_factor_for_6th.v(12) " "Net \"sin.data_a\" at tw_factor_for_6th.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_6th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410619 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 tw_factor_for_6th.v(12) " "Net \"sin.waddr_a\" at tw_factor_for_6th.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_6th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410619 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 tw_factor_for_6th.v(11) " "Net \"cos.we_a\" at tw_factor_for_6th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_6th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410619 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 tw_factor_for_6th.v(12) " "Net \"sin.we_a\" at tw_factor_for_6th.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_6th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410619 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_state MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins " "Elaborating entity \"inter_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\"" {  } { { "../MODIFY_FFT.v" "processor\[7\].inter_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|addres_generator:addres_generator_ins " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|addres_generator:addres_generator_ins\"" {  } { { "../inter_state.v" "addres_generator_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(85) " "Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744221410660 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../inter_state.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/inter_state.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_for_7th MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_7th:tw_factor_for_7th_ins " "Elaborating entity \"tw_factor_for_7th\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_7th:tw_factor_for_7th_ins\"" {  } { { "../tw_factor_generator.v" "tw_factor_for_7th_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410677 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 tw_factor_for_7th.v(11) " "Net \"cos.data_a\" at tw_factor_for_7th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_7th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410695 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 tw_factor_for_7th.v(11) " "Net \"cos.waddr_a\" at tw_factor_for_7th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_7th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410696 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 tw_factor_for_7th.v(12) " "Net \"sin.data_a\" at tw_factor_for_7th.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_7th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410696 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 tw_factor_for_7th.v(12) " "Net \"sin.waddr_a\" at tw_factor_for_7th.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_7th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410696 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 tw_factor_for_7th.v(11) " "Net \"cos.we_a\" at tw_factor_for_7th.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_7th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410696 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 tw_factor_for_7th.v(12) " "Net \"sin.we_a\" at tw_factor_for_7th.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../tw_factor_for_7th.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410696 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_state MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins " "Elaborating entity \"final_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\"" {  } { { "../MODIFY_FFT.v" "final_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_multiplier_generator MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|add_multiplier_generator:multiplier_gen_inst " "Elaborating entity \"add_multiplier_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|add_multiplier_generator:multiplier_gen_inst\"" {  } { { "../final_state.v" "multiplier_gen_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/final_state.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addres_generator MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|final_addres_generator:final_addres_generator_ins " "Elaborating entity \"final_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|final_addres_generator:final_addres_generator_ins\"" {  } { { "../final_state.v" "final_addres_generator_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/final_state.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final_addres_generator.v(70) " "Verilog HDL assignment warning at final_addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/final_addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744221410759 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../final_state.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/final_state.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_TWIDLE_14_bit MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins " "Elaborating entity \"M_TWIDLE_14_bit\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\"" {  } { { "../tw_factor_generator.v" "M_TWIDLE_14_bit_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410778 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.data_a 0 M_TWIDLE_14_bit.v(10) " "Net \"m_cos.data_a\" at M_TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.waddr_a 0 M_TWIDLE_14_bit.v(10) " "Net \"m_cos.waddr_a\" at M_TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.data_a 0 M_TWIDLE_14_bit.v(11) " "Net \"m_sin.data_a\" at M_TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.waddr_a 0 M_TWIDLE_14_bit.v(11) " "Net \"m_sin.waddr_a\" at M_TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.we_a 0 M_TWIDLE_14_bit.v(10) " "Net \"m_cos.we_a\" at M_TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410798 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.we_a 0 M_TWIDLE_14_bit.v(11) " "Net \"m_sin.we_a\" at M_TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744221410798 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_RADIX2 MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst " "Elaborating entity \"MODIFY_RADIX2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\"" {  } { { "../final_state.v" "modify_radix2_inst" { Text "D:/Digital chipset design/FFT_Parallel_lab/final_state.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifying_adder MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder " "Elaborating entity \"modifying_adder\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\"" {  } { { "../MODIFY_RADIX2.v" "modifying_adder" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_RADIX2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410823 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410841 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410842 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410843 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410844 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221410845 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_state MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins " "Elaborating entity \"out_state\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\"" {  } { { "../MODIFY_FFT.v" "out_state_ins" { Text "D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_addres_generator MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|out_addres_generator:out_addres_generator " "Elaborating entity \"out_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|out_addres_generator:out_addres_generator\"" {  } { { "../out_state.v" "out_addres_generator" { Text "D:/Digital chipset design/FFT_Parallel_lab/out_state.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221410905 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413670 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413672 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413672 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413673 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413673 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413673 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413673 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413673 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413673 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413674 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413674 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413674 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413674 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413674 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413674 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413675 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413675 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744221413675 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "12 " "Found 12 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_7th:tw_factor_for_7th_ins\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_7th:tw_factor_for_7th_ins\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_7th.v" "sin" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_7th:tw_factor_for_7th_ins\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_7th:tw_factor_for_7th_ins\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_7th.v" "cos" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_6th:tw_factor_for_6th_ins\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_6th:tw_factor_for_6th_ins\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_6th.v" "sin" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_6th:tw_factor_for_6th_ins\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_6th:tw_factor_for_6th_ins\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_6th.v" "cos" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_5th:tw_factor_for_5th_ins\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_5th:tw_factor_for_5th_ins\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_5th.v" "sin" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_5th:tw_factor_for_5th_ins\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_5th:tw_factor_for_5th_ins\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_5th.v" "cos" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_4th:tw_factor_for_4th_ins\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_4th:tw_factor_for_4th_ins\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_4th.v" "sin" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_4th:tw_factor_for_4th_ins\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_4th:tw_factor_for_4th_ins\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_4th.v" "cos" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_3th:tw_factor_for_3th_ins\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_3th:tw_factor_for_3th_ins\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_3th.v" "sin" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_3th:tw_factor_for_3th_ins\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_3th:tw_factor_for_3th_ins\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_3th.v" "cos" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_sec:tw_factor_for_sec_ins\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_sec:tw_factor_for_sec_ins\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_sec.v" "sin" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_sec:tw_factor_for_sec_ins\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|tw_factor_generator:tw_factor_gen_inst\|tw_factor_for_sec:tw_factor_for_sec_ins\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../tw_factor_for_sec.v" "cos" { Text "D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744221413676 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1744221413676 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|m_sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|m_sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|m_cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|m_cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|addres_generator:addres_generator_ins\|shift_register:shift_reg_inst\|data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|addres_generator:addres_generator_ins\|shift_register:shift_reg_inst\|data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 71 " "Parameter WIDTH set to 71" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416233 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744221416233 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221416247 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744221416247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221416391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|out_state:out_state_ins\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221416392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80h1 " "Found entity 1: altsyncram_80h1" {  } { { "db/altsyncram_80h1.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_80h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221416493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221416493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|altsyncram:m_sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|altsyncram:m_sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221416601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|altsyncram:m_sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|altsyncram:m_sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416601 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221416601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rp81 " "Found entity 1: altsyncram_rp81" {  } { { "db/altsyncram_rp81.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_rp81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221416657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221416657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221416719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221416719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssd1 " "Found entity 1: altsyncram_ssd1" {  } { { "db/altsyncram_ssd1.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_ssd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221416784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221416784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|altsyncram:m_cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|altsyncram:m_cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221416848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|altsyncram:m_cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins\|altsyncram:m_cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221416848 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221416848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp81 " "Found entity 1: altsyncram_sp81" {  } { { "db/altsyncram_sp81.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_sp81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221416901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221416901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221417074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221417074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221417133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417133 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221417133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usd1 " "Found entity 1: altsyncram_usd1" {  } { { "db/altsyncram_usd1.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_usd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221417190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221417190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221417262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417262 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221417262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffi1 " "Found entity 1: altsyncram_ffi1" {  } { { "db/altsyncram_ffi1.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_ffi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221417319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221417319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|addres_generator:addres_generator_ins\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|addres_generator:addres_generator_ins\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221417471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|addres_generator:addres_generator_ins\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|addres_generator:addres_generator_ins\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 71 " "Parameter \"WIDTH\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417471 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221417471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e6m " "Found entity 1: shift_taps_e6m" {  } { { "db/shift_taps_e6m.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/shift_taps_e6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221417527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221417527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e81 " "Found entity 1: altsyncram_0e81" {  } { { "db/altsyncram_0e81.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_0e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221417610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221417610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221417686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221417686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221417770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417770 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221417770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_66t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221417832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221417832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221417901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417901 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221417901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o9t " "Found entity 1: mult_o9t" {  } { { "db/mult_o9t.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_o9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221417946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221417946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221417978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221417978 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221417978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult1\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221418019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418020 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221418020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744221418056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221418056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult3\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221418130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418131 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221418131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult1\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221418164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418164 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221418164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult0\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221418178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418178 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221418178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult3\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221418199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418199 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221418199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221418213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|multiply:multiply_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744221418214 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744221418214 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1936 " "Ignored 1936 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1936 " "Ignored 1936 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1744221418895 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1744221418895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744221419879 "|top_module|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744221419879 "|top_module|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744221419879 "|top_module|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744221419879 "|top_module|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744221419879 "|top_module|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744221419879 "|top_module|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744221419879 "|top_module|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744221419879 "|top_module|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744221419879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744221420154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744221423452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_Parallel_lab/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_Parallel_lab/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221423833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744221424374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744221424374 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221424851 "|top_module|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221424851 "|top_module|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221424851 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Parallel_lab/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744221424851 "|top_module|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744221424851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6116 " "Implemented 6116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744221424852 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744221424852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5489 " "Implemented 5489 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744221424852 ""} { "Info" "ICUT_CUT_TM_RAMS" "483 " "Implemented 483 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744221424852 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "128 " "Implemented 128 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744221424852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744221424852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744221424935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 20:57:04 2025 " "Processing ended: Wed Apr 09 20:57:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744221424935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744221424935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744221424935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744221424935 ""}
