#! /bin/csh
source set_env.csh

${XILINX_VITIS_AIETOOLS}/bin/aiecompiler\
        -include="${XILINX_VITIS_AIETOOLS}/include/" \
        -include="${DIR_PRJ}" \
        -include="${DIR_PRJ}/src" \
        ${DIR_PRJ}/src/graph_conv.cc \
        -workdir=${IP_DIR}/Work \
        -dataflow \
        -use-phy-shim=true \
        -device=VC1902.json \
        --genArchive=true \
        --stacksize=1024 \
        --heapsize=736 \
        -constraints=${DIR_PRJ}/src/port_constraint.json \
        -pl-freq=125 \
        -Xchess="super_kernel_input_casc:backend.mist2.pnll=on" \
        -Xchess="super_kernel_casc_output:backend.mist2.pnll=on" \
        -Xchess="super_kernel_input_casc:backend.mist2.pnllmp=on" \
        -Xchess="super_kernel_casc_output:backend.mist2.pnllmp=on" 


# /*******************************************************************************
# /*                                                                         
# * Copyright 2019 Xilinx Inc.                                               
# *                                                                          
# * Licensed under the Apache License, Version 2.0 (the "License");          
# * you may not use this file except in compliance with the License.         
# * You may obtain a copy of the License at                                  
# *                                                                          
# *    http://www.apache.org/licenses/LICENSE-2.0                            
# *                                                                          
# * Unless required by applicable law or agreed to in writing, software      
# * distributed under the License is distributed on an "AS IS" BASIS,        
# * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. 
# * See the License for the specific language governing permissions and      
# * limitations under the License.                                           
# */
# *******************************************************************************/
