@W: MT529 :"h:\vhdl\hardware_files\exercises.vhd":326:20:326:25|Found inferred clock vdp|clk which controls 365 sequential elements including DB1.DAB.RD1.R1\.swapxy. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
