
*** Running vivado
    with args -log Uart_ETH_ila_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_ila_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_ila_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 441.797 ; gain = 102.441
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_ila_0_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970226-UART16550_FIFO_Rx_16_Tx_16_Port_IncreaseFIFO/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_ila_0_1/synth/Uart_ETH_ila_0_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_ila_0_1' (46#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970226-UART16550_FIFO_Rx_16_Tx_16_Port_IncreaseFIFO/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_ila_0_1/synth/Uart_ETH_ila_0_1.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 764.637 ; gain = 425.281
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 764.637 ; gain = 425.281
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 845.078 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 845.078 ; gain = 505.723
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 845.078 ; gain = 505.723

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    45|
|2     |CFGLUT5  |   123|
|3     |LUT1     |    41|
|4     |LUT2     |    55|
|5     |LUT3     |   126|
|6     |LUT4     |   224|
|7     |LUT5     |   130|
|8     |LUT6     |   613|
|9     |MUXF7    |    27|
|10    |RAMB36E1 |     2|
|11    |SRL16E   |    33|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1690|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 845.078 ; gain = 505.723
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:18 . Memory (MB): peak = 845.078 ; gain = 505.723
