<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Compile Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</p>
        <p>Date: Fri Mar 13 17:43:15 2020
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>MPF300TS</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.0V</td>
            </tr>
            <tr>
                <td>Part Range</td>
                <td>IND</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 1.8V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>Yes</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>top</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>33872</td>
                <td>299544</td>
                <td>11.31</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>26267</td>
                <td>299544</td>
                <td>8.77</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>1536</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>64</td>
                <td>512</td>
                <td>12.50</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>58</td>
                <td>512</td>
                <td>11.33</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>3</td>
                <td>256</td>
                <td>1.17</td>
            </tr>
            <tr>
                <td>uSRAM</td>
                <td>94</td>
                <td>2772</td>
                <td>3.39</td>
            </tr>
            <tr>
                <td>LSRAM</td>
                <td>60</td>
                <td>952</td>
                <td>6.30</td>
            </tr>
            <tr>
                <td>Math</td>
                <td>2</td>
                <td>924</td>
                <td>0.22</td>
            </tr>
            <tr>
                <td>H-Chip Global</td>
                <td>9</td>
                <td>48</td>
                <td>18.75</td>
            </tr>
            <tr>
                <td>PLL</td>
                <td>2</td>
                <td>8</td>
                <td>25.00</td>
            </tr>
            <tr>
                <td>DLL</td>
                <td>1</td>
                <td>8</td>
                <td>12.50</td>
            </tr>
            <tr>
                <td>BANKCTRL</td>
                <td>1</td>
                <td>7</td>
                <td>14.29</td>
            </tr>
            <tr>
                <td>CRN_INT</td>
                <td>1</td>
                <td>24</td>
                <td>4.17</td>
            </tr>
            <tr>
                <td>UJTAG</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>INIT</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>Transceiver Lanes</td>
                <td>0</td>
                <td>16</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Transceiver PCIe</td>
                <td>0</td>
                <td>2</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>ICB_CLKINT</td>
                <td>3</td>
                <td>72</td>
                <td>4.17</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>30512</td>
                <td>22907</td>
            </tr>
            <tr>
                <td>uSRAM Interface Logic</td>
                <td>1128</td>
                <td>1128</td>
            </tr>
            <tr>
                <td>LSRAM Interface Logic</td>
                <td>2160</td>
                <td>2160</td>
            </tr>
            <tr>
                <td>Math Interface Logic</td>
                <td>72</td>
                <td>72</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>33872</td>
                <td>26267</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>5</td>
                <td>2</td>
            </tr>
            <tr>
                <td>6</td>
                <td>7</td>
            </tr>
            <tr>
                <td>7</td>
                <td>23</td>
            </tr>
            <tr>
                <td>8</td>
                <td>54</td>
            </tr>
            <tr>
                <td>9</td>
                <td>59</td>
            </tr>
            <tr>
                <td>10</td>
                <td>25</td>
            </tr>
            <tr>
                <td>11</td>
                <td>12</td>
            </tr>
            <tr>
                <td>12</td>
                <td>5</td>
            </tr>
            <tr>
                <td>13</td>
                <td>10</td>
            </tr>
            <tr>
                <td>14</td>
                <td>5</td>
            </tr>
            <tr>
                <td>15</td>
                <td>5</td>
            </tr>
            <tr>
                <td>16</td>
                <td>2</td>
            </tr>
            <tr>
                <td>17</td>
                <td>5</td>
            </tr>
            <tr>
                <td>19</td>
                <td>2</td>
            </tr>
            <tr>
                <td>20</td>
                <td>1</td>
            </tr>
            <tr>
                <td>21</td>
                <td>3</td>
            </tr>
            <tr>
                <td>23</td>
                <td>1</td>
            </tr>
            <tr>
                <td>26</td>
                <td>4</td>
            </tr>
            <tr>
                <td>27</td>
                <td>1</td>
            </tr>
            <tr>
                <td>28</td>
                <td>2</td>
            </tr>
            <tr>
                <td>29</td>
                <td>2</td>
            </tr>
            <tr>
                <td>30</td>
                <td>2</td>
            </tr>
            <tr>
                <td>31</td>
                <td>1</td>
            </tr>
            <tr>
                <td>32</td>
                <td>5</td>
            </tr>
            <tr>
                <td>33</td>
                <td>7</td>
            </tr>
            <tr>
                <td>49</td>
                <td>1</td>
            </tr>
            <tr>
                <td>64</td>
                <td>1</td>
            </tr>
            <tr>
                <td>65</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>248</td>
            </tr>
        </table>
        <h2>Detailed 4LUT Groups Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>446</td>
            </tr>
            <tr>
                <td>5</td>
                <td>414</td>
            </tr>
            <tr>
                <td>22</td>
                <td>3</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>863</td>
            </tr>
        </table>
        <h2>Detailed Math Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>1</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>4</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>39</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>18</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>1</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Bidirectional I/O Pairs</td>
                <td>2</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>13379</td>
                <td>INT_NET</td>
                <td>Net   : CCC_0_0_OUT0_FABCLK_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>9850</td>
                <td>INT_NET</td>
                <td>Net   : DDR3_0_0_SYS_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DDR3_0_0/CCC_0/clkint_4/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>4875</td>
                <td>INT_NET</td>
                <td>Net   : DDR3_0_0/reset_n_int_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>3894</td>
                <td>INT_NET</td>
                <td>Net   : DDR3_0_0/MSC_i_0/MSC_i_1/MSC_net_1041</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1_RNIL29/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>2937</td>
                <td>INT_NET</td>
                <td>Net   : AXI4_Interconnect_0/AXI4_Interconnect_0/sysReset_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1246</td>
                <td>INT_NET</td>
                <td>Net   : reset_syn_0_0/reset_syn_0_0/un1_FABRIC_RESET_N_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>311</td>
                <td>INT_NET</td>
                <td>Net   : COREJTAGDebug_0_0_TGT_TCK_0_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>18</td>
                <td>INT_NET</td>
                <td>Net   : COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD_Y</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>776</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/reset_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/N_452_i</td>
            </tr>
            <tr>
                <td>616</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/N_25909_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]</td>
            </tr>
            <tr>
                <td>255</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39]</td>
            </tr>
            <tr>
                <td>234</td>
                <td>INT_NET</td>
                <td>Net   : DDR3_0_0/MSC_i_0/MSC_i_1/MSC_net_1036</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_select_RNILC7C</td>
            </tr>
            <tr>
                <td>226</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/m1_0_01</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[0]</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>776</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/reset_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/N_452_i</td>
            </tr>
            <tr>
                <td>616</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/N_25909_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]</td>
            </tr>
            <tr>
                <td>307</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]</td>
            </tr>
            <tr>
                <td>255</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39]</td>
            </tr>
            <tr>
                <td>234</td>
                <td>INT_NET</td>
                <td>Net   : DDR3_0_0/MSC_i_0/MSC_i_1/MSC_net_1036</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/cal_select_RNILC7C</td>
            </tr>
            <tr>
                <td>226</td>
                <td>INT_NET</td>
                <td>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/m1_0_01</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[0]</td>
            </tr>
        </table>
    </body>
</html>
