|top
i_clk => i_clk.IN1
i_start => i_start.IN4
o_busy_1 << core:core1.o_busy
o_busy_2 << core:core2.o_busy
o_busy_3 << core:core3.o_busy
o_busy_4 << core:core4.o_busy


|top|memory_control_unit:MCU
i_clk => i_clk.IN2
i_read[0] => i_read[0].IN2
i_read[1] => i_read[1].IN1
i_write[0] => i_write[0].IN2
i_write[1] => i_write[1].IN1
i_ar1[0] => i_ar1[0].IN1
i_ar1[1] => i_ar1[1].IN1
i_ar1[2] => i_ar1[2].IN1
i_ar1[3] => i_ar1[3].IN1
i_ar1[4] => i_ar1[4].IN1
i_ar1[5] => i_ar1[5].IN1
i_ar1[6] => i_ar1[6].IN1
i_ar1[7] => i_ar1[7].IN1
i_ar1[8] => i_ar1[8].IN1
i_ar1[9] => i_ar1[9].IN1
i_ar1[10] => i_ar1[10].IN1
i_ar1[11] => i_ar1[11].IN1
i_ar1[12] => i_ar1[12].IN1
i_ar1[13] => i_ar1[13].IN1
i_ar1[14] => i_ar1[14].IN1
i_ar1[15] => i_ar1[15].IN1
i_ar2[0] => i_ar2[0].IN1
i_ar2[1] => i_ar2[1].IN1
i_ar2[2] => i_ar2[2].IN1
i_ar2[3] => i_ar2[3].IN1
i_ar2[4] => i_ar2[4].IN1
i_ar2[5] => i_ar2[5].IN1
i_ar2[6] => i_ar2[6].IN1
i_ar2[7] => i_ar2[7].IN1
i_ar2[8] => i_ar2[8].IN1
i_ar2[9] => i_ar2[9].IN1
i_ar2[10] => i_ar2[10].IN1
i_ar2[11] => i_ar2[11].IN1
i_ar2[12] => i_ar2[12].IN1
i_ar2[13] => i_ar2[13].IN1
i_ar2[14] => i_ar2[14].IN1
i_ar2[15] => i_ar2[15].IN1
i_ar3[0] => i_ar3[0].IN1
i_ar3[1] => i_ar3[1].IN1
i_ar3[2] => i_ar3[2].IN1
i_ar3[3] => i_ar3[3].IN1
i_ar3[4] => i_ar3[4].IN1
i_ar3[5] => i_ar3[5].IN1
i_ar3[6] => i_ar3[6].IN1
i_ar3[7] => i_ar3[7].IN1
i_ar3[8] => i_ar3[8].IN1
i_ar3[9] => i_ar3[9].IN1
i_ar3[10] => i_ar3[10].IN1
i_ar3[11] => i_ar3[11].IN1
i_ar3[12] => i_ar3[12].IN1
i_ar3[13] => i_ar3[13].IN1
i_ar3[14] => i_ar3[14].IN1
i_ar3[15] => i_ar3[15].IN1
i_ar4[0] => i_ar4[0].IN1
i_ar4[1] => i_ar4[1].IN1
i_ar4[2] => i_ar4[2].IN1
i_ar4[3] => i_ar4[3].IN1
i_ar4[4] => i_ar4[4].IN1
i_ar4[5] => i_ar4[5].IN1
i_ar4[6] => i_ar4[6].IN1
i_ar4[7] => i_ar4[7].IN1
i_ar4[8] => i_ar4[8].IN1
i_ar4[9] => i_ar4[9].IN1
i_ar4[10] => i_ar4[10].IN1
i_ar4[11] => i_ar4[11].IN1
i_ar4[12] => i_ar4[12].IN1
i_ar4[13] => i_ar4[13].IN1
i_ar4[14] => i_ar4[14].IN1
i_ar4[15] => i_ar4[15].IN1
i_dr1[0] => i_dr1[0].IN1
i_dr1[1] => i_dr1[1].IN1
i_dr1[2] => i_dr1[2].IN1
i_dr1[3] => i_dr1[3].IN1
i_dr1[4] => i_dr1[4].IN1
i_dr1[5] => i_dr1[5].IN1
i_dr1[6] => i_dr1[6].IN1
i_dr1[7] => i_dr1[7].IN1
i_dr2[0] => i_dr2[0].IN1
i_dr2[1] => i_dr2[1].IN1
i_dr2[2] => i_dr2[2].IN1
i_dr2[3] => i_dr2[3].IN1
i_dr2[4] => i_dr2[4].IN1
i_dr2[5] => i_dr2[5].IN1
i_dr2[6] => i_dr2[6].IN1
i_dr2[7] => i_dr2[7].IN1
i_dr3[0] => i_dr3[0].IN1
i_dr3[1] => i_dr3[1].IN1
i_dr3[2] => i_dr3[2].IN1
i_dr3[3] => i_dr3[3].IN1
i_dr3[4] => i_dr3[4].IN1
i_dr3[5] => i_dr3[5].IN1
i_dr3[6] => i_dr3[6].IN1
i_dr3[7] => i_dr3[7].IN1
i_dr4[0] => i_dr4[0].IN1
i_dr4[1] => i_dr4[1].IN1
i_dr4[2] => i_dr4[2].IN1
i_dr4[3] => i_dr4[3].IN1
i_dr4[4] => i_dr4[4].IN1
i_dr4[5] => i_dr4[5].IN1
i_dr4[6] => i_dr4[6].IN1
i_dr4[7] => i_dr4[7].IN1
o_dr1[0] <= reg8:DR1.data_out
o_dr1[1] <= reg8:DR1.data_out
o_dr1[2] <= reg8:DR1.data_out
o_dr1[3] <= reg8:DR1.data_out
o_dr1[4] <= reg8:DR1.data_out
o_dr1[5] <= reg8:DR1.data_out
o_dr1[6] <= reg8:DR1.data_out
o_dr1[7] <= reg8:DR1.data_out
o_dr2[0] <= reg8:DR2.data_out
o_dr2[1] <= reg8:DR2.data_out
o_dr2[2] <= reg8:DR2.data_out
o_dr2[3] <= reg8:DR2.data_out
o_dr2[4] <= reg8:DR2.data_out
o_dr2[5] <= reg8:DR2.data_out
o_dr2[6] <= reg8:DR2.data_out
o_dr2[7] <= reg8:DR2.data_out
o_dr3[0] <= reg8:DR3.data_out
o_dr3[1] <= reg8:DR3.data_out
o_dr3[2] <= reg8:DR3.data_out
o_dr3[3] <= reg8:DR3.data_out
o_dr3[4] <= reg8:DR3.data_out
o_dr3[5] <= reg8:DR3.data_out
o_dr3[6] <= reg8:DR3.data_out
o_dr3[7] <= reg8:DR3.data_out
o_dr4[0] <= reg8:DR4.data_out
o_dr4[1] <= reg8:DR4.data_out
o_dr4[2] <= reg8:DR4.data_out
o_dr4[3] <= reg8:DR4.data_out
o_dr4[4] <= reg8:DR4.data_out
o_dr4[5] <= reg8:DR4.data_out
o_dr4[6] <= reg8:DR4.data_out
o_dr4[7] <= reg8:DR4.data_out
i_noc[0] => i_noc[0].IN1
i_noc[1] => i_noc[1].IN1
i_noc[2] => i_noc[2].IN1


|top|memory_control_unit:MCU|reg8:DR1
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|reg8:DR2
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|reg8:DR3
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|reg8:DR4
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|mux_8:data_in
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|mux_16_4inputs:data_address
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|DRAM_module:dram
address[0] => memory.waddr_a[0].DATAIN
address[0] => memory.WADDR
address[0] => memory.RADDR
address[1] => memory.waddr_a[1].DATAIN
address[1] => memory.WADDR1
address[1] => memory.RADDR1
address[2] => memory.waddr_a[2].DATAIN
address[2] => memory.WADDR2
address[2] => memory.RADDR2
address[3] => memory.waddr_a[3].DATAIN
address[3] => memory.WADDR3
address[3] => memory.RADDR3
address[4] => memory.waddr_a[4].DATAIN
address[4] => memory.WADDR4
address[4] => memory.RADDR4
address[5] => memory.waddr_a[5].DATAIN
address[5] => memory.WADDR5
address[5] => memory.RADDR5
address[6] => memory.waddr_a[6].DATAIN
address[6] => memory.WADDR6
address[6] => memory.RADDR6
address[7] => memory.waddr_a[7].DATAIN
address[7] => memory.WADDR7
address[7] => memory.RADDR7
address[8] => memory.waddr_a[8].DATAIN
address[8] => memory.WADDR8
address[8] => memory.RADDR8
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
clock => memory.we_a.CLK
clock => memory.waddr_a[8].CLK
clock => memory.waddr_a[7].CLK
clock => memory.waddr_a[6].CLK
clock => memory.waddr_a[5].CLK
clock => memory.waddr_a[4].CLK
clock => memory.waddr_a[3].CLK
clock => memory.waddr_a[2].CLK
clock => memory.waddr_a[1].CLK
clock => memory.waddr_a[0].CLK
clock => memory.data_a[7].CLK
clock => memory.data_a[6].CLK
clock => memory.data_a[5].CLK
clock => memory.data_a[4].CLK
clock => memory.data_a[3].CLK
clock => memory.data_a[2].CLK
clock => memory.data_a[1].CLK
clock => memory.data_a[0].CLK
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => memory.CLK0
data[0] => memory.data_a[0].DATAIN
data[0] => memory.DATAIN
data[1] => memory.data_a[1].DATAIN
data[1] => memory.DATAIN1
data[2] => memory.data_a[2].DATAIN
data[2] => memory.DATAIN2
data[3] => memory.data_a[3].DATAIN
data[3] => memory.DATAIN3
data[4] => memory.data_a[4].DATAIN
data[4] => memory.DATAIN4
data[5] => memory.data_a[5].DATAIN
data[5] => memory.DATAIN5
data[6] => memory.data_a[6].DATAIN
data[6] => memory.DATAIN6
data[7] => memory.data_a[7].DATAIN
data[7] => memory.DATAIN7
rden => q[0]~reg0.ENA
rden => q[1]~reg0.ENA
rden => q[2]~reg0.ENA
rden => q[3]~reg0.ENA
rden => q[4]~reg0.ENA
rden => q[5]~reg0.ENA
rden => q[6]~reg0.ENA
rden => q[7]~reg0.ENA
wren => memory.we_a.DATAIN
wren => memory.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|memory_control_unit_state:state
clk => mux_data_out_sig[0]~reg0.CLK
clk => mux_data_out_sig[1]~reg0.CLK
clk => mux_data_out_sig[2]~reg0.CLK
clk => mux_data_out_sig[3]~reg0.CLK
clk => mux_data_in_sig[0]~reg0.CLK
clk => mux_data_in_sig[1]~reg0.CLK
clk => mux_address_sig[0]~reg0.CLK
clk => mux_address_sig[1]~reg0.CLK
clk => state~3.DATAIN
read[0] => state.OUTPUTSELECT
read[0] => mux_address_sig.OUTPUTSELECT
read[0] => mux_data_out_sig.OUTPUTSELECT
read[0] => mux_data_out_sig.DATAA
read[1] => state.OUTPUTSELECT
read[1] => mux_address_sig.OUTPUTSELECT
read[1] => mux_data_out_sig.DATAB
write[0] => state.OUTPUTSELECT
write[0] => state.OUTPUTSELECT
write[0] => state.OUTPUTSELECT
write[0] => mux_address_sig.OUTPUTSELECT
write[0] => mux_data_out_sig.OUTPUTSELECT
write[0] => mux_data_out_sig.OUTPUTSELECT
write[1] => state.OUTPUTSELECT
write[1] => mux_address_sig.OUTPUTSELECT
noc[0] => Equal0.IN0
noc[0] => Equal1.IN2
noc[0] => Equal2.IN1
noc[1] => Equal0.IN2
noc[1] => Equal1.IN0
noc[1] => Equal2.IN0
noc[2] => Equal0.IN1
noc[2] => Equal1.IN1
noc[2] => Equal2.IN2
mux_address_sig[0] <= mux_address_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_address_sig[1] <= mux_address_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_data_in_sig[0] <= mux_data_in_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_data_in_sig[1] <= mux_data_in_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_data_out_sig[0] <= mux_data_out_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_data_out_sig[1] <= mux_data_out_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_data_out_sig[2] <= mux_data_out_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_data_out_sig[3] <= mux_data_out_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|IRAM_module:iram
address[0] => memory.waddr_a[0].DATAIN
address[0] => memory.WADDR
address[0] => memory.RADDR
address[1] => memory.waddr_a[1].DATAIN
address[1] => memory.WADDR1
address[1] => memory.RADDR1
address[2] => memory.waddr_a[2].DATAIN
address[2] => memory.WADDR2
address[2] => memory.RADDR2
address[3] => memory.waddr_a[3].DATAIN
address[3] => memory.WADDR3
address[3] => memory.RADDR3
address[4] => memory.waddr_a[4].DATAIN
address[4] => memory.WADDR4
address[4] => memory.RADDR4
address[5] => memory.waddr_a[5].DATAIN
address[5] => memory.WADDR5
address[5] => memory.RADDR5
address[6] => memory.waddr_a[6].DATAIN
address[6] => memory.WADDR6
address[6] => memory.RADDR6
address[7] => memory.waddr_a[7].DATAIN
address[7] => memory.WADDR7
address[7] => memory.RADDR7
clock => memory.we_a.CLK
clock => memory.waddr_a[7].CLK
clock => memory.waddr_a[6].CLK
clock => memory.waddr_a[5].CLK
clock => memory.waddr_a[4].CLK
clock => memory.waddr_a[3].CLK
clock => memory.waddr_a[2].CLK
clock => memory.waddr_a[1].CLK
clock => memory.waddr_a[0].CLK
clock => memory.data_a[7].CLK
clock => memory.data_a[6].CLK
clock => memory.data_a[5].CLK
clock => memory.data_a[4].CLK
clock => memory.data_a[3].CLK
clock => memory.data_a[2].CLK
clock => memory.data_a[1].CLK
clock => memory.data_a[0].CLK
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => memory.CLK0
data[0] => memory.data_a[0].DATAIN
data[0] => memory.DATAIN
data[1] => memory.data_a[1].DATAIN
data[1] => memory.DATAIN1
data[2] => memory.data_a[2].DATAIN
data[2] => memory.DATAIN2
data[3] => memory.data_a[3].DATAIN
data[3] => memory.DATAIN3
data[4] => memory.data_a[4].DATAIN
data[4] => memory.DATAIN4
data[5] => memory.data_a[5].DATAIN
data[5] => memory.DATAIN5
data[6] => memory.data_a[6].DATAIN
data[6] => memory.DATAIN6
data[7] => memory.data_a[7].DATAIN
data[7] => memory.DATAIN7
rden => q[0]~reg0.ENA
rden => q[1]~reg0.ENA
rden => q[2]~reg0.ENA
rden => q[3]~reg0.ENA
rden => q[4]~reg0.ENA
rden => q[5]~reg0.ENA
rden => q[6]~reg0.ENA
rden => q[7]~reg0.ENA
wren => memory.we_a.DATAIN
wren => memory.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1
i_clk => i_clk.IN1
i_start => i_start.IN1
i_dram_in[0] => i_dram_in[0].IN1
i_dram_in[1] => i_dram_in[1].IN1
i_dram_in[2] => i_dram_in[2].IN1
i_dram_in[3] => i_dram_in[3].IN1
i_dram_in[4] => i_dram_in[4].IN1
i_dram_in[5] => i_dram_in[5].IN1
i_dram_in[6] => i_dram_in[6].IN1
i_dram_in[7] => i_dram_in[7].IN1
i_iram_in[0] => i_iram_in[0].IN1
i_iram_in[1] => i_iram_in[1].IN1
i_iram_in[2] => i_iram_in[2].IN1
i_iram_in[3] => i_iram_in[3].IN1
i_iram_in[4] => i_iram_in[4].IN1
i_iram_in[5] => i_iram_in[5].IN1
i_iram_in[6] => i_iram_in[6].IN1
i_iram_in[7] => i_iram_in[7].IN1
o_dram_addr[0] <= reg16_inc:AR.data_out
o_dram_addr[1] <= reg16_inc:AR.data_out
o_dram_addr[2] <= reg16_inc:AR.data_out
o_dram_addr[3] <= reg16_inc:AR.data_out
o_dram_addr[4] <= reg16_inc:AR.data_out
o_dram_addr[5] <= reg16_inc:AR.data_out
o_dram_addr[6] <= reg16_inc:AR.data_out
o_dram_addr[7] <= reg16_inc:AR.data_out
o_dram_addr[8] <= reg16_inc:AR.data_out
o_dram_addr[9] <= reg16_inc:AR.data_out
o_dram_addr[10] <= reg16_inc:AR.data_out
o_dram_addr[11] <= reg16_inc:AR.data_out
o_dram_addr[12] <= reg16_inc:AR.data_out
o_dram_addr[13] <= reg16_inc:AR.data_out
o_dram_addr[14] <= reg16_inc:AR.data_out
o_dram_addr[15] <= reg16_inc:AR.data_out
o_dram_read[0] <= control_unit:CU.dram_read
o_dram_read[1] <= control_unit:CU.dram_read
o_dram_write[0] <= control_unit:CU.dram_write
o_dram_write[1] <= control_unit:CU.dram_write
o_dram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_iram_addr[0] <= regPC:PC.data_out
o_iram_addr[1] <= regPC:PC.data_out
o_iram_addr[2] <= regPC:PC.data_out
o_iram_addr[3] <= regPC:PC.data_out
o_iram_addr[4] <= regPC:PC.data_out
o_iram_addr[5] <= regPC:PC.data_out
o_iram_addr[6] <= regPC:PC.data_out
o_iram_addr[7] <= regPC:PC.data_out
o_iram_read <= control_unit:CU.iram_read
o_iram_write <= control_unit:CU.iram_write
o_iram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_busy <= control_unit:CU.busy_sig
o_noc[0] <= mux_in_NOC[0].DB_MAX_OUTPUT_PORT_TYPE
o_noc[1] <= mux_in_NOC[1].DB_MAX_OUTPUT_PORT_TYPE
o_noc[2] <= mux_in_NOC[2].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|regPC:PC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8:IR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:AR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8:DR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16:PR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16:SR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16:CDR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:R
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8:TR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:A
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:B
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:C
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16:CLA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8:NOC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|regCID:CID
clk => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[1] <= <GND>
data_out[2] <= <GND>
data_out[3] <= <GND>
data_out[4] <= <GND>
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= <GND>


|top|core:core1|regAC:AC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
alu_in[0] => data_out.DATAB
alu_in[1] => data_out.DATAB
alu_in[2] => data_out.DATAB
alu_in[3] => data_out.DATAB
alu_in[4] => data_out.DATAB
alu_in[5] => data_out.DATAB
alu_in[6] => data_out.DATAB
alu_in[7] => data_out.DATAB
alu_in[8] => data_out.DATAB
alu_in[9] => data_out.DATAB
alu_in[10] => data_out.DATAB
alu_in[11] => data_out.DATAB
alu_in[12] => data_out.DATAB
alu_in[13] => data_out.DATAB
alu_in[14] => data_out.DATAB
alu_in[15] => data_out.DATAB
mux_in[0] => data_out.DATAB
mux_in[1] => data_out.DATAB
mux_in[2] => data_out.DATAB
mux_in[3] => data_out.DATAB
mux_in[4] => data_out.DATAB
mux_in[5] => data_out.DATAB
mux_in[6] => data_out.DATAB
mux_in[7] => data_out.DATAB
mux_in[8] => data_out.DATAB
mux_in[9] => data_out.DATAB
mux_in[10] => data_out.DATAB
mux_in[11] => data_out.DATAB
mux_in[12] => data_out.DATAB
mux_in[13] => data_out.DATAB
mux_in[14] => data_out.DATAB
mux_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|mux_32:data_bus
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
in16[0] => Mux15.IN16
in16[1] => Mux14.IN16
in16[2] => Mux13.IN16
in16[3] => Mux12.IN16
in16[4] => Mux11.IN16
in16[5] => Mux10.IN16
in16[6] => Mux9.IN16
in16[7] => Mux8.IN16
in16[8] => Mux7.IN16
in16[9] => Mux6.IN16
in16[10] => Mux5.IN16
in16[11] => Mux4.IN16
in16[12] => Mux3.IN16
in16[13] => Mux2.IN16
in16[14] => Mux1.IN16
in16[15] => Mux0.IN16
in17[0] => Mux15.IN17
in17[1] => Mux14.IN17
in17[2] => Mux13.IN17
in17[3] => Mux12.IN17
in17[4] => Mux11.IN17
in17[5] => Mux10.IN17
in17[6] => Mux9.IN17
in17[7] => Mux8.IN17
in17[8] => Mux7.IN17
in17[9] => Mux6.IN17
in17[10] => Mux5.IN17
in17[11] => Mux4.IN17
in17[12] => Mux3.IN17
in17[13] => Mux2.IN17
in17[14] => Mux1.IN17
in17[15] => Mux0.IN17
in18[0] => Mux15.IN18
in18[1] => Mux14.IN18
in18[2] => Mux13.IN18
in18[3] => Mux12.IN18
in18[4] => Mux11.IN18
in18[5] => Mux10.IN18
in18[6] => Mux9.IN18
in18[7] => Mux8.IN18
in18[8] => Mux7.IN18
in18[9] => Mux6.IN18
in18[10] => Mux5.IN18
in18[11] => Mux4.IN18
in18[12] => Mux3.IN18
in18[13] => Mux2.IN18
in18[14] => Mux1.IN18
in18[15] => Mux0.IN18
in19[0] => Mux15.IN19
in19[1] => Mux14.IN19
in19[2] => Mux13.IN19
in19[3] => Mux12.IN19
in19[4] => Mux11.IN19
in19[5] => Mux10.IN19
in19[6] => Mux9.IN19
in19[7] => Mux8.IN19
in19[8] => Mux7.IN19
in19[9] => Mux6.IN19
in19[10] => Mux5.IN19
in19[11] => Mux4.IN19
in19[12] => Mux3.IN19
in19[13] => Mux2.IN19
in19[14] => Mux1.IN19
in19[15] => Mux0.IN19
in20[0] => Mux15.IN20
in20[1] => Mux14.IN20
in20[2] => Mux13.IN20
in20[3] => Mux12.IN20
in20[4] => Mux11.IN20
in20[5] => Mux10.IN20
in20[6] => Mux9.IN20
in20[7] => Mux8.IN20
in20[8] => Mux7.IN20
in20[9] => Mux6.IN20
in20[10] => Mux5.IN20
in20[11] => Mux4.IN20
in20[12] => Mux3.IN20
in20[13] => Mux2.IN20
in20[14] => Mux1.IN20
in20[15] => Mux0.IN20
in21[0] => Mux15.IN21
in21[1] => Mux14.IN21
in21[2] => Mux13.IN21
in21[3] => Mux12.IN21
in21[4] => Mux11.IN21
in21[5] => Mux10.IN21
in21[6] => Mux9.IN21
in21[7] => Mux8.IN21
in21[8] => Mux7.IN21
in21[9] => Mux6.IN21
in21[10] => Mux5.IN21
in21[11] => Mux4.IN21
in21[12] => Mux3.IN21
in21[13] => Mux2.IN21
in21[14] => Mux1.IN21
in21[15] => Mux0.IN21
in22[0] => Mux15.IN22
in22[1] => Mux14.IN22
in22[2] => Mux13.IN22
in22[3] => Mux12.IN22
in22[4] => Mux11.IN22
in22[5] => Mux10.IN22
in22[6] => Mux9.IN22
in22[7] => Mux8.IN22
in22[8] => Mux7.IN22
in22[9] => Mux6.IN22
in22[10] => Mux5.IN22
in22[11] => Mux4.IN22
in22[12] => Mux3.IN22
in22[13] => Mux2.IN22
in22[14] => Mux1.IN22
in22[15] => Mux0.IN22
in23[0] => Mux15.IN23
in23[1] => Mux14.IN23
in23[2] => Mux13.IN23
in23[3] => Mux12.IN23
in23[4] => Mux11.IN23
in23[5] => Mux10.IN23
in23[6] => Mux9.IN23
in23[7] => Mux8.IN23
in23[8] => Mux7.IN23
in23[9] => Mux6.IN23
in23[10] => Mux5.IN23
in23[11] => Mux4.IN23
in23[12] => Mux3.IN23
in23[13] => Mux2.IN23
in23[14] => Mux1.IN23
in23[15] => Mux0.IN23
in24[0] => Mux15.IN24
in24[1] => Mux14.IN24
in24[2] => Mux13.IN24
in24[3] => Mux12.IN24
in24[4] => Mux11.IN24
in24[5] => Mux10.IN24
in24[6] => Mux9.IN24
in24[7] => Mux8.IN24
in24[8] => Mux7.IN24
in24[9] => Mux6.IN24
in24[10] => Mux5.IN24
in24[11] => Mux4.IN24
in24[12] => Mux3.IN24
in24[13] => Mux2.IN24
in24[14] => Mux1.IN24
in24[15] => Mux0.IN24
in25[0] => Mux15.IN25
in25[1] => Mux14.IN25
in25[2] => Mux13.IN25
in25[3] => Mux12.IN25
in25[4] => Mux11.IN25
in25[5] => Mux10.IN25
in25[6] => Mux9.IN25
in25[7] => Mux8.IN25
in25[8] => Mux7.IN25
in25[9] => Mux6.IN25
in25[10] => Mux5.IN25
in25[11] => Mux4.IN25
in25[12] => Mux3.IN25
in25[13] => Mux2.IN25
in25[14] => Mux1.IN25
in25[15] => Mux0.IN25
in26[0] => Mux15.IN26
in26[1] => Mux14.IN26
in26[2] => Mux13.IN26
in26[3] => Mux12.IN26
in26[4] => Mux11.IN26
in26[5] => Mux10.IN26
in26[6] => Mux9.IN26
in26[7] => Mux8.IN26
in26[8] => Mux7.IN26
in26[9] => Mux6.IN26
in26[10] => Mux5.IN26
in26[11] => Mux4.IN26
in26[12] => Mux3.IN26
in26[13] => Mux2.IN26
in26[14] => Mux1.IN26
in26[15] => Mux0.IN26
in27[0] => Mux15.IN27
in27[1] => Mux14.IN27
in27[2] => Mux13.IN27
in27[3] => Mux12.IN27
in27[4] => Mux11.IN27
in27[5] => Mux10.IN27
in27[6] => Mux9.IN27
in27[7] => Mux8.IN27
in27[8] => Mux7.IN27
in27[9] => Mux6.IN27
in27[10] => Mux5.IN27
in27[11] => Mux4.IN27
in27[12] => Mux3.IN27
in27[13] => Mux2.IN27
in27[14] => Mux1.IN27
in27[15] => Mux0.IN27
in28[0] => Mux15.IN28
in28[1] => Mux14.IN28
in28[2] => Mux13.IN28
in28[3] => Mux12.IN28
in28[4] => Mux11.IN28
in28[5] => Mux10.IN28
in28[6] => Mux9.IN28
in28[7] => Mux8.IN28
in28[8] => Mux7.IN28
in28[9] => Mux6.IN28
in28[10] => Mux5.IN28
in28[11] => Mux4.IN28
in28[12] => Mux3.IN28
in28[13] => Mux2.IN28
in28[14] => Mux1.IN28
in28[15] => Mux0.IN28
in29[0] => Mux15.IN29
in29[1] => Mux14.IN29
in29[2] => Mux13.IN29
in29[3] => Mux12.IN29
in29[4] => Mux11.IN29
in29[5] => Mux10.IN29
in29[6] => Mux9.IN29
in29[7] => Mux8.IN29
in29[8] => Mux7.IN29
in29[9] => Mux6.IN29
in29[10] => Mux5.IN29
in29[11] => Mux4.IN29
in29[12] => Mux3.IN29
in29[13] => Mux2.IN29
in29[14] => Mux1.IN29
in29[15] => Mux0.IN29
in30[0] => Mux15.IN30
in30[1] => Mux14.IN30
in30[2] => Mux13.IN30
in30[3] => Mux12.IN30
in30[4] => Mux11.IN30
in30[5] => Mux10.IN30
in30[6] => Mux9.IN30
in30[7] => Mux8.IN30
in30[8] => Mux7.IN30
in30[9] => Mux6.IN30
in30[10] => Mux5.IN30
in30[11] => Mux4.IN30
in30[12] => Mux3.IN30
in30[13] => Mux2.IN30
in30[14] => Mux1.IN30
in30[15] => Mux0.IN30
in31[0] => Mux15.IN31
in31[1] => Mux14.IN31
in31[2] => Mux13.IN31
in31[3] => Mux12.IN31
in31[4] => Mux11.IN31
in31[5] => Mux10.IN31
in31[6] => Mux9.IN31
in31[7] => Mux8.IN31
in31[8] => Mux7.IN31
in31[9] => Mux6.IN31
in31[10] => Mux5.IN31
in31[11] => Mux4.IN31
in31[12] => Mux3.IN31
in31[13] => Mux2.IN31
in31[14] => Mux1.IN31
in31[15] => Mux0.IN31
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|decoder_4to16:load_sig
in_sig[0] => Decoder0.IN3
in_sig[1] => Decoder0.IN2
in_sig[2] => Decoder0.IN1
in_sig[3] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|decoder_3to8:increase_sig
in_sig[0] => Decoder0.IN2
in_sig[1] => Decoder0.IN1
in_sig[2] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|ALU:ALU_ins
clk => neg_sig.CLK
clk => prev_in1[0].CLK
clk => prev_in1[1].CLK
clk => prev_in1[2].CLK
clk => prev_in1[3].CLK
clk => prev_in1[4].CLK
clk => prev_in1[5].CLK
clk => prev_in1[6].CLK
clk => prev_in1[7].CLK
clk => prev_in1[8].CLK
clk => prev_in1[9].CLK
clk => prev_in1[10].CLK
clk => prev_in1[11].CLK
clk => prev_in1[12].CLK
clk => prev_in1[13].CLK
clk => prev_in1[14].CLK
clk => prev_in1[15].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => pos_sig.CLK
in1[0] => Mult0.IN15
in1[0] => Add0.IN16
in1[0] => Equal0.IN15
in1[0] => Add1.IN32
in1[0] => Div0.IN15
in1[0] => prev_in1.DATAA
in1[1] => Mult0.IN14
in1[1] => Add0.IN15
in1[1] => Equal0.IN14
in1[1] => Add1.IN31
in1[1] => Div0.IN14
in1[1] => prev_in1.DATAA
in1[2] => Mult0.IN13
in1[2] => Add0.IN14
in1[2] => Equal0.IN13
in1[2] => Add1.IN30
in1[2] => Div0.IN13
in1[2] => prev_in1.DATAA
in1[3] => Mult0.IN12
in1[3] => Add0.IN13
in1[3] => Equal0.IN12
in1[3] => Add1.IN29
in1[3] => Div0.IN12
in1[3] => prev_in1.DATAA
in1[4] => Mult0.IN11
in1[4] => Add0.IN12
in1[4] => Equal0.IN11
in1[4] => Add1.IN28
in1[4] => Div0.IN11
in1[4] => prev_in1.DATAA
in1[5] => Mult0.IN10
in1[5] => Add0.IN11
in1[5] => Equal0.IN10
in1[5] => Add1.IN27
in1[5] => Div0.IN10
in1[5] => prev_in1.DATAA
in1[6] => Mult0.IN9
in1[6] => Add0.IN10
in1[6] => Equal0.IN9
in1[6] => Add1.IN26
in1[6] => Div0.IN9
in1[6] => prev_in1.DATAA
in1[7] => Mult0.IN8
in1[7] => Add0.IN9
in1[7] => Equal0.IN8
in1[7] => Add1.IN25
in1[7] => Div0.IN8
in1[7] => prev_in1.DATAA
in1[8] => Mult0.IN7
in1[8] => Add0.IN8
in1[8] => Equal0.IN7
in1[8] => Add1.IN24
in1[8] => Div0.IN7
in1[8] => prev_in1.DATAA
in1[9] => Mult0.IN6
in1[9] => Add0.IN7
in1[9] => Equal0.IN6
in1[9] => Add1.IN23
in1[9] => Div0.IN6
in1[9] => prev_in1.DATAA
in1[10] => Mult0.IN5
in1[10] => Add0.IN6
in1[10] => Equal0.IN5
in1[10] => Add1.IN22
in1[10] => Div0.IN5
in1[10] => prev_in1.DATAA
in1[11] => Mult0.IN4
in1[11] => Add0.IN5
in1[11] => Equal0.IN4
in1[11] => Add1.IN21
in1[11] => Div0.IN4
in1[11] => prev_in1.DATAA
in1[12] => Mult0.IN3
in1[12] => Add0.IN4
in1[12] => Equal0.IN3
in1[12] => Add1.IN20
in1[12] => Div0.IN3
in1[12] => prev_in1.DATAA
in1[13] => Mult0.IN2
in1[13] => Add0.IN3
in1[13] => Equal0.IN2
in1[13] => Add1.IN19
in1[13] => Div0.IN2
in1[13] => prev_in1.DATAA
in1[14] => Mult0.IN1
in1[14] => Add0.IN2
in1[14] => Equal0.IN1
in1[14] => Add1.IN18
in1[14] => Div0.IN1
in1[14] => prev_in1.DATAA
in1[15] => Mult0.IN0
in1[15] => Add0.IN1
in1[15] => Equal0.IN0
in1[15] => Add1.IN17
in1[15] => Div0.IN0
in1[15] => prev_in1.DATAA
in2[0] => Mult0.IN31
in2[0] => Add0.IN32
in2[0] => Equal0.IN31
in2[0] => Div0.IN31
in2[0] => Add1.IN16
in2[1] => Mult0.IN30
in2[1] => Add0.IN31
in2[1] => Equal0.IN30
in2[1] => Div0.IN30
in2[1] => Add1.IN15
in2[2] => Mult0.IN29
in2[2] => Add0.IN30
in2[2] => Equal0.IN29
in2[2] => Div0.IN29
in2[2] => Add1.IN14
in2[3] => Mult0.IN28
in2[3] => Add0.IN29
in2[3] => Equal0.IN28
in2[3] => Div0.IN28
in2[3] => Add1.IN13
in2[4] => Mult0.IN27
in2[4] => Add0.IN28
in2[4] => Equal0.IN27
in2[4] => Div0.IN27
in2[4] => Add1.IN12
in2[5] => Mult0.IN26
in2[5] => Add0.IN27
in2[5] => Equal0.IN26
in2[5] => Div0.IN26
in2[5] => Add1.IN11
in2[6] => Mult0.IN25
in2[6] => Add0.IN26
in2[6] => Equal0.IN25
in2[6] => Div0.IN25
in2[6] => Add1.IN10
in2[7] => Mult0.IN24
in2[7] => Add0.IN25
in2[7] => Equal0.IN24
in2[7] => Div0.IN24
in2[7] => Add1.IN9
in2[8] => Mult0.IN23
in2[8] => Add0.IN24
in2[8] => Equal0.IN23
in2[8] => Div0.IN23
in2[8] => Add1.IN8
in2[9] => Mult0.IN22
in2[9] => Add0.IN23
in2[9] => Equal0.IN22
in2[9] => Div0.IN22
in2[9] => Add1.IN7
in2[10] => Mult0.IN21
in2[10] => Add0.IN22
in2[10] => Equal0.IN21
in2[10] => Div0.IN21
in2[10] => Add1.IN6
in2[11] => Mult0.IN20
in2[11] => Add0.IN21
in2[11] => Equal0.IN20
in2[11] => Div0.IN20
in2[11] => Add1.IN5
in2[12] => Mult0.IN19
in2[12] => Add0.IN20
in2[12] => Equal0.IN19
in2[12] => Div0.IN19
in2[12] => Add1.IN4
in2[13] => Mult0.IN18
in2[13] => Add0.IN19
in2[13] => Equal0.IN18
in2[13] => Div0.IN18
in2[13] => Add1.IN3
in2[14] => Mult0.IN17
in2[14] => Add0.IN18
in2[14] => Equal0.IN17
in2[14] => Div0.IN17
in2[14] => Add1.IN2
in2[15] => Mult0.IN16
in2[15] => Add0.IN17
in2[15] => Equal0.IN16
in2[15] => Div0.IN16
in2[15] => Add1.IN1
alu_control[0] => Mux0.IN9
alu_control[0] => Mux1.IN9
alu_control[0] => Mux2.IN9
alu_control[0] => Mux3.IN9
alu_control[0] => Mux4.IN9
alu_control[0] => Mux5.IN9
alu_control[0] => Mux6.IN9
alu_control[0] => Mux7.IN9
alu_control[0] => Mux8.IN9
alu_control[0] => Mux9.IN9
alu_control[0] => Mux10.IN9
alu_control[0] => Mux11.IN9
alu_control[0] => Mux12.IN9
alu_control[0] => Mux13.IN9
alu_control[0] => Mux14.IN9
alu_control[0] => Mux15.IN9
alu_control[0] => Decoder0.IN2
alu_control[1] => Mux0.IN8
alu_control[1] => Mux1.IN8
alu_control[1] => Mux2.IN8
alu_control[1] => Mux3.IN8
alu_control[1] => Mux4.IN8
alu_control[1] => Mux5.IN8
alu_control[1] => Mux6.IN8
alu_control[1] => Mux7.IN8
alu_control[1] => Mux8.IN8
alu_control[1] => Mux9.IN8
alu_control[1] => Mux10.IN8
alu_control[1] => Mux11.IN8
alu_control[1] => Mux12.IN8
alu_control[1] => Mux13.IN8
alu_control[1] => Mux14.IN8
alu_control[1] => Mux15.IN8
alu_control[1] => Decoder0.IN1
alu_control[2] => Mux0.IN7
alu_control[2] => Mux1.IN7
alu_control[2] => Mux2.IN7
alu_control[2] => Mux3.IN7
alu_control[2] => Mux4.IN7
alu_control[2] => Mux5.IN7
alu_control[2] => Mux6.IN7
alu_control[2] => Mux7.IN7
alu_control[2] => Mux8.IN7
alu_control[2] => Mux9.IN7
alu_control[2] => Mux10.IN7
alu_control[2] => Mux11.IN7
alu_control[2] => Mux12.IN7
alu_control[2] => Mux13.IN7
alu_control[2] => Mux14.IN7
alu_control[2] => Mux15.IN7
alu_control[2] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zflag <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ac_load <= ac_load.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|control_unit:CU
clk => dram_write[0]~reg0.CLK
clk => dram_write[1]~reg0.CLK
clk => dram_read[0]~reg0.CLK
clk => dram_read[1]~reg0.CLK
clk => iram_write~reg0.CLK
clk => iram_read~reg0.CLK
clk => dec_ac~reg0.CLK
clk => clear_ac~reg0.CLK
clk => rst_PC~reg0.CLK
clk => busy_sig~reg0.CLK
clk => inc_decode_sig[0]~reg0.CLK
clk => inc_decode_sig[1]~reg0.CLK
clk => inc_decode_sig[2]~reg0.CLK
clk => alu_sig[0]~reg0.CLK
clk => alu_sig[1]~reg0.CLK
clk => alu_sig[2]~reg0.CLK
clk => load_decode_sig[0]~reg0.CLK
clk => load_decode_sig[1]~reg0.CLK
clk => load_decode_sig[2]~reg0.CLK
clk => load_decode_sig[3]~reg0.CLK
clk => mux_sig[0]~reg0.CLK
clk => mux_sig[1]~reg0.CLK
clk => mux_sig[2]~reg0.CLK
clk => mux_sig[3]~reg0.CLK
clk => mux_sig[4]~reg0.CLK
clk => state~1.DATAIN
instruction[0] => Decoder0.IN3
instruction[0] => Equal0.IN7
instruction[0] => Equal1.IN7
instruction[0] => Equal2.IN7
instruction[0] => Equal3.IN7
instruction[0] => Equal4.IN7
instruction[0] => Equal5.IN7
instruction[0] => Equal6.IN7
instruction[1] => Decoder0.IN2
instruction[1] => Equal0.IN6
instruction[1] => Equal1.IN6
instruction[1] => Equal2.IN6
instruction[1] => Equal3.IN6
instruction[1] => Equal4.IN6
instruction[1] => Equal5.IN6
instruction[1] => Equal6.IN6
instruction[2] => Decoder0.IN1
instruction[2] => Equal0.IN5
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN5
instruction[2] => Equal3.IN5
instruction[2] => Equal4.IN5
instruction[2] => Equal5.IN5
instruction[2] => Equal6.IN5
instruction[3] => Decoder0.IN0
instruction[3] => Equal0.IN4
instruction[3] => Equal1.IN4
instruction[3] => Equal2.IN4
instruction[3] => Equal3.IN4
instruction[3] => Equal4.IN4
instruction[3] => Equal5.IN4
instruction[3] => Equal6.IN4
instruction[4] => Decoder2.IN3
instruction[4] => Mux0.IN19
instruction[5] => Decoder2.IN2
instruction[5] => Mux0.IN18
instruction[6] => Decoder2.IN1
instruction[6] => Mux0.IN17
instruction[7] => Decoder2.IN0
instruction[7] => Mux0.IN16
zflag => Decoder1.IN0
start_sig => Selector3.IN4
start_sig => rst_PC.DATAB
start_sig => Selector0.IN5
busy_sig <= busy_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[0] <= mux_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[1] <= mux_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[2] <= mux_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[3] <= mux_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[4] <= mux_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[0] <= load_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[1] <= load_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[2] <= load_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[3] <= load_decode_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[0] <= alu_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[1] <= alu_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[2] <= alu_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_PC <= rst_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[0] <= inc_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[1] <= inc_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[2] <= inc_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_ac <= clear_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_ac <= dec_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_read <= iram_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_write <= iram_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[0] <= dram_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[1] <= dram_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[0] <= dram_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[1] <= dram_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noc[0] => Equal7.IN0
noc[0] => Equal8.IN2
noc[0] => Equal9.IN1
noc[1] => Equal7.IN2
noc[1] => Equal8.IN0
noc[1] => Equal9.IN0
noc[2] => Equal7.IN1
noc[2] => Equal8.IN1
noc[2] => Equal9.IN2


|top|core:core2
i_clk => i_clk.IN1
i_start => i_start.IN1
i_dram_in[0] => i_dram_in[0].IN1
i_dram_in[1] => i_dram_in[1].IN1
i_dram_in[2] => i_dram_in[2].IN1
i_dram_in[3] => i_dram_in[3].IN1
i_dram_in[4] => i_dram_in[4].IN1
i_dram_in[5] => i_dram_in[5].IN1
i_dram_in[6] => i_dram_in[6].IN1
i_dram_in[7] => i_dram_in[7].IN1
i_iram_in[0] => i_iram_in[0].IN1
i_iram_in[1] => i_iram_in[1].IN1
i_iram_in[2] => i_iram_in[2].IN1
i_iram_in[3] => i_iram_in[3].IN1
i_iram_in[4] => i_iram_in[4].IN1
i_iram_in[5] => i_iram_in[5].IN1
i_iram_in[6] => i_iram_in[6].IN1
i_iram_in[7] => i_iram_in[7].IN1
o_dram_addr[0] <= reg16_inc:AR.data_out
o_dram_addr[1] <= reg16_inc:AR.data_out
o_dram_addr[2] <= reg16_inc:AR.data_out
o_dram_addr[3] <= reg16_inc:AR.data_out
o_dram_addr[4] <= reg16_inc:AR.data_out
o_dram_addr[5] <= reg16_inc:AR.data_out
o_dram_addr[6] <= reg16_inc:AR.data_out
o_dram_addr[7] <= reg16_inc:AR.data_out
o_dram_addr[8] <= reg16_inc:AR.data_out
o_dram_addr[9] <= reg16_inc:AR.data_out
o_dram_addr[10] <= reg16_inc:AR.data_out
o_dram_addr[11] <= reg16_inc:AR.data_out
o_dram_addr[12] <= reg16_inc:AR.data_out
o_dram_addr[13] <= reg16_inc:AR.data_out
o_dram_addr[14] <= reg16_inc:AR.data_out
o_dram_addr[15] <= reg16_inc:AR.data_out
o_dram_read[0] <= control_unit:CU.dram_read
o_dram_read[1] <= control_unit:CU.dram_read
o_dram_write[0] <= control_unit:CU.dram_write
o_dram_write[1] <= control_unit:CU.dram_write
o_dram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_iram_addr[0] <= regPC:PC.data_out
o_iram_addr[1] <= regPC:PC.data_out
o_iram_addr[2] <= regPC:PC.data_out
o_iram_addr[3] <= regPC:PC.data_out
o_iram_addr[4] <= regPC:PC.data_out
o_iram_addr[5] <= regPC:PC.data_out
o_iram_addr[6] <= regPC:PC.data_out
o_iram_addr[7] <= regPC:PC.data_out
o_iram_read <= control_unit:CU.iram_read
o_iram_write <= control_unit:CU.iram_write
o_iram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_busy <= control_unit:CU.busy_sig
o_noc[0] <= mux_in_NOC[0].DB_MAX_OUTPUT_PORT_TYPE
o_noc[1] <= mux_in_NOC[1].DB_MAX_OUTPUT_PORT_TYPE
o_noc[2] <= mux_in_NOC[2].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|regPC:PC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8:IR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:AR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8:DR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16:PR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16:SR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16:CDR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:R
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8:TR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:A
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:B
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:C
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16:CLA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8:NOC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|regCID:CID
clk => ~NO_FANOUT~
data_out[0] <= <VCC>
data_out[1] <= <GND>
data_out[2] <= <GND>
data_out[3] <= <GND>
data_out[4] <= <GND>
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= <GND>


|top|core:core2|regAC:AC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
alu_in[0] => data_out.DATAB
alu_in[1] => data_out.DATAB
alu_in[2] => data_out.DATAB
alu_in[3] => data_out.DATAB
alu_in[4] => data_out.DATAB
alu_in[5] => data_out.DATAB
alu_in[6] => data_out.DATAB
alu_in[7] => data_out.DATAB
alu_in[8] => data_out.DATAB
alu_in[9] => data_out.DATAB
alu_in[10] => data_out.DATAB
alu_in[11] => data_out.DATAB
alu_in[12] => data_out.DATAB
alu_in[13] => data_out.DATAB
alu_in[14] => data_out.DATAB
alu_in[15] => data_out.DATAB
mux_in[0] => data_out.DATAB
mux_in[1] => data_out.DATAB
mux_in[2] => data_out.DATAB
mux_in[3] => data_out.DATAB
mux_in[4] => data_out.DATAB
mux_in[5] => data_out.DATAB
mux_in[6] => data_out.DATAB
mux_in[7] => data_out.DATAB
mux_in[8] => data_out.DATAB
mux_in[9] => data_out.DATAB
mux_in[10] => data_out.DATAB
mux_in[11] => data_out.DATAB
mux_in[12] => data_out.DATAB
mux_in[13] => data_out.DATAB
mux_in[14] => data_out.DATAB
mux_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|mux_32:data_bus
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
in16[0] => Mux15.IN16
in16[1] => Mux14.IN16
in16[2] => Mux13.IN16
in16[3] => Mux12.IN16
in16[4] => Mux11.IN16
in16[5] => Mux10.IN16
in16[6] => Mux9.IN16
in16[7] => Mux8.IN16
in16[8] => Mux7.IN16
in16[9] => Mux6.IN16
in16[10] => Mux5.IN16
in16[11] => Mux4.IN16
in16[12] => Mux3.IN16
in16[13] => Mux2.IN16
in16[14] => Mux1.IN16
in16[15] => Mux0.IN16
in17[0] => Mux15.IN17
in17[1] => Mux14.IN17
in17[2] => Mux13.IN17
in17[3] => Mux12.IN17
in17[4] => Mux11.IN17
in17[5] => Mux10.IN17
in17[6] => Mux9.IN17
in17[7] => Mux8.IN17
in17[8] => Mux7.IN17
in17[9] => Mux6.IN17
in17[10] => Mux5.IN17
in17[11] => Mux4.IN17
in17[12] => Mux3.IN17
in17[13] => Mux2.IN17
in17[14] => Mux1.IN17
in17[15] => Mux0.IN17
in18[0] => Mux15.IN18
in18[1] => Mux14.IN18
in18[2] => Mux13.IN18
in18[3] => Mux12.IN18
in18[4] => Mux11.IN18
in18[5] => Mux10.IN18
in18[6] => Mux9.IN18
in18[7] => Mux8.IN18
in18[8] => Mux7.IN18
in18[9] => Mux6.IN18
in18[10] => Mux5.IN18
in18[11] => Mux4.IN18
in18[12] => Mux3.IN18
in18[13] => Mux2.IN18
in18[14] => Mux1.IN18
in18[15] => Mux0.IN18
in19[0] => Mux15.IN19
in19[1] => Mux14.IN19
in19[2] => Mux13.IN19
in19[3] => Mux12.IN19
in19[4] => Mux11.IN19
in19[5] => Mux10.IN19
in19[6] => Mux9.IN19
in19[7] => Mux8.IN19
in19[8] => Mux7.IN19
in19[9] => Mux6.IN19
in19[10] => Mux5.IN19
in19[11] => Mux4.IN19
in19[12] => Mux3.IN19
in19[13] => Mux2.IN19
in19[14] => Mux1.IN19
in19[15] => Mux0.IN19
in20[0] => Mux15.IN20
in20[1] => Mux14.IN20
in20[2] => Mux13.IN20
in20[3] => Mux12.IN20
in20[4] => Mux11.IN20
in20[5] => Mux10.IN20
in20[6] => Mux9.IN20
in20[7] => Mux8.IN20
in20[8] => Mux7.IN20
in20[9] => Mux6.IN20
in20[10] => Mux5.IN20
in20[11] => Mux4.IN20
in20[12] => Mux3.IN20
in20[13] => Mux2.IN20
in20[14] => Mux1.IN20
in20[15] => Mux0.IN20
in21[0] => Mux15.IN21
in21[1] => Mux14.IN21
in21[2] => Mux13.IN21
in21[3] => Mux12.IN21
in21[4] => Mux11.IN21
in21[5] => Mux10.IN21
in21[6] => Mux9.IN21
in21[7] => Mux8.IN21
in21[8] => Mux7.IN21
in21[9] => Mux6.IN21
in21[10] => Mux5.IN21
in21[11] => Mux4.IN21
in21[12] => Mux3.IN21
in21[13] => Mux2.IN21
in21[14] => Mux1.IN21
in21[15] => Mux0.IN21
in22[0] => Mux15.IN22
in22[1] => Mux14.IN22
in22[2] => Mux13.IN22
in22[3] => Mux12.IN22
in22[4] => Mux11.IN22
in22[5] => Mux10.IN22
in22[6] => Mux9.IN22
in22[7] => Mux8.IN22
in22[8] => Mux7.IN22
in22[9] => Mux6.IN22
in22[10] => Mux5.IN22
in22[11] => Mux4.IN22
in22[12] => Mux3.IN22
in22[13] => Mux2.IN22
in22[14] => Mux1.IN22
in22[15] => Mux0.IN22
in23[0] => Mux15.IN23
in23[1] => Mux14.IN23
in23[2] => Mux13.IN23
in23[3] => Mux12.IN23
in23[4] => Mux11.IN23
in23[5] => Mux10.IN23
in23[6] => Mux9.IN23
in23[7] => Mux8.IN23
in23[8] => Mux7.IN23
in23[9] => Mux6.IN23
in23[10] => Mux5.IN23
in23[11] => Mux4.IN23
in23[12] => Mux3.IN23
in23[13] => Mux2.IN23
in23[14] => Mux1.IN23
in23[15] => Mux0.IN23
in24[0] => Mux15.IN24
in24[1] => Mux14.IN24
in24[2] => Mux13.IN24
in24[3] => Mux12.IN24
in24[4] => Mux11.IN24
in24[5] => Mux10.IN24
in24[6] => Mux9.IN24
in24[7] => Mux8.IN24
in24[8] => Mux7.IN24
in24[9] => Mux6.IN24
in24[10] => Mux5.IN24
in24[11] => Mux4.IN24
in24[12] => Mux3.IN24
in24[13] => Mux2.IN24
in24[14] => Mux1.IN24
in24[15] => Mux0.IN24
in25[0] => Mux15.IN25
in25[1] => Mux14.IN25
in25[2] => Mux13.IN25
in25[3] => Mux12.IN25
in25[4] => Mux11.IN25
in25[5] => Mux10.IN25
in25[6] => Mux9.IN25
in25[7] => Mux8.IN25
in25[8] => Mux7.IN25
in25[9] => Mux6.IN25
in25[10] => Mux5.IN25
in25[11] => Mux4.IN25
in25[12] => Mux3.IN25
in25[13] => Mux2.IN25
in25[14] => Mux1.IN25
in25[15] => Mux0.IN25
in26[0] => Mux15.IN26
in26[1] => Mux14.IN26
in26[2] => Mux13.IN26
in26[3] => Mux12.IN26
in26[4] => Mux11.IN26
in26[5] => Mux10.IN26
in26[6] => Mux9.IN26
in26[7] => Mux8.IN26
in26[8] => Mux7.IN26
in26[9] => Mux6.IN26
in26[10] => Mux5.IN26
in26[11] => Mux4.IN26
in26[12] => Mux3.IN26
in26[13] => Mux2.IN26
in26[14] => Mux1.IN26
in26[15] => Mux0.IN26
in27[0] => Mux15.IN27
in27[1] => Mux14.IN27
in27[2] => Mux13.IN27
in27[3] => Mux12.IN27
in27[4] => Mux11.IN27
in27[5] => Mux10.IN27
in27[6] => Mux9.IN27
in27[7] => Mux8.IN27
in27[8] => Mux7.IN27
in27[9] => Mux6.IN27
in27[10] => Mux5.IN27
in27[11] => Mux4.IN27
in27[12] => Mux3.IN27
in27[13] => Mux2.IN27
in27[14] => Mux1.IN27
in27[15] => Mux0.IN27
in28[0] => Mux15.IN28
in28[1] => Mux14.IN28
in28[2] => Mux13.IN28
in28[3] => Mux12.IN28
in28[4] => Mux11.IN28
in28[5] => Mux10.IN28
in28[6] => Mux9.IN28
in28[7] => Mux8.IN28
in28[8] => Mux7.IN28
in28[9] => Mux6.IN28
in28[10] => Mux5.IN28
in28[11] => Mux4.IN28
in28[12] => Mux3.IN28
in28[13] => Mux2.IN28
in28[14] => Mux1.IN28
in28[15] => Mux0.IN28
in29[0] => Mux15.IN29
in29[1] => Mux14.IN29
in29[2] => Mux13.IN29
in29[3] => Mux12.IN29
in29[4] => Mux11.IN29
in29[5] => Mux10.IN29
in29[6] => Mux9.IN29
in29[7] => Mux8.IN29
in29[8] => Mux7.IN29
in29[9] => Mux6.IN29
in29[10] => Mux5.IN29
in29[11] => Mux4.IN29
in29[12] => Mux3.IN29
in29[13] => Mux2.IN29
in29[14] => Mux1.IN29
in29[15] => Mux0.IN29
in30[0] => Mux15.IN30
in30[1] => Mux14.IN30
in30[2] => Mux13.IN30
in30[3] => Mux12.IN30
in30[4] => Mux11.IN30
in30[5] => Mux10.IN30
in30[6] => Mux9.IN30
in30[7] => Mux8.IN30
in30[8] => Mux7.IN30
in30[9] => Mux6.IN30
in30[10] => Mux5.IN30
in30[11] => Mux4.IN30
in30[12] => Mux3.IN30
in30[13] => Mux2.IN30
in30[14] => Mux1.IN30
in30[15] => Mux0.IN30
in31[0] => Mux15.IN31
in31[1] => Mux14.IN31
in31[2] => Mux13.IN31
in31[3] => Mux12.IN31
in31[4] => Mux11.IN31
in31[5] => Mux10.IN31
in31[6] => Mux9.IN31
in31[7] => Mux8.IN31
in31[8] => Mux7.IN31
in31[9] => Mux6.IN31
in31[10] => Mux5.IN31
in31[11] => Mux4.IN31
in31[12] => Mux3.IN31
in31[13] => Mux2.IN31
in31[14] => Mux1.IN31
in31[15] => Mux0.IN31
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|decoder_4to16:load_sig
in_sig[0] => Decoder0.IN3
in_sig[1] => Decoder0.IN2
in_sig[2] => Decoder0.IN1
in_sig[3] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|decoder_3to8:increase_sig
in_sig[0] => Decoder0.IN2
in_sig[1] => Decoder0.IN1
in_sig[2] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|ALU:ALU_ins
clk => neg_sig.CLK
clk => prev_in1[0].CLK
clk => prev_in1[1].CLK
clk => prev_in1[2].CLK
clk => prev_in1[3].CLK
clk => prev_in1[4].CLK
clk => prev_in1[5].CLK
clk => prev_in1[6].CLK
clk => prev_in1[7].CLK
clk => prev_in1[8].CLK
clk => prev_in1[9].CLK
clk => prev_in1[10].CLK
clk => prev_in1[11].CLK
clk => prev_in1[12].CLK
clk => prev_in1[13].CLK
clk => prev_in1[14].CLK
clk => prev_in1[15].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => pos_sig.CLK
in1[0] => Mult0.IN15
in1[0] => Add0.IN16
in1[0] => Equal0.IN15
in1[0] => Add1.IN32
in1[0] => Div0.IN15
in1[0] => prev_in1.DATAA
in1[1] => Mult0.IN14
in1[1] => Add0.IN15
in1[1] => Equal0.IN14
in1[1] => Add1.IN31
in1[1] => Div0.IN14
in1[1] => prev_in1.DATAA
in1[2] => Mult0.IN13
in1[2] => Add0.IN14
in1[2] => Equal0.IN13
in1[2] => Add1.IN30
in1[2] => Div0.IN13
in1[2] => prev_in1.DATAA
in1[3] => Mult0.IN12
in1[3] => Add0.IN13
in1[3] => Equal0.IN12
in1[3] => Add1.IN29
in1[3] => Div0.IN12
in1[3] => prev_in1.DATAA
in1[4] => Mult0.IN11
in1[4] => Add0.IN12
in1[4] => Equal0.IN11
in1[4] => Add1.IN28
in1[4] => Div0.IN11
in1[4] => prev_in1.DATAA
in1[5] => Mult0.IN10
in1[5] => Add0.IN11
in1[5] => Equal0.IN10
in1[5] => Add1.IN27
in1[5] => Div0.IN10
in1[5] => prev_in1.DATAA
in1[6] => Mult0.IN9
in1[6] => Add0.IN10
in1[6] => Equal0.IN9
in1[6] => Add1.IN26
in1[6] => Div0.IN9
in1[6] => prev_in1.DATAA
in1[7] => Mult0.IN8
in1[7] => Add0.IN9
in1[7] => Equal0.IN8
in1[7] => Add1.IN25
in1[7] => Div0.IN8
in1[7] => prev_in1.DATAA
in1[8] => Mult0.IN7
in1[8] => Add0.IN8
in1[8] => Equal0.IN7
in1[8] => Add1.IN24
in1[8] => Div0.IN7
in1[8] => prev_in1.DATAA
in1[9] => Mult0.IN6
in1[9] => Add0.IN7
in1[9] => Equal0.IN6
in1[9] => Add1.IN23
in1[9] => Div0.IN6
in1[9] => prev_in1.DATAA
in1[10] => Mult0.IN5
in1[10] => Add0.IN6
in1[10] => Equal0.IN5
in1[10] => Add1.IN22
in1[10] => Div0.IN5
in1[10] => prev_in1.DATAA
in1[11] => Mult0.IN4
in1[11] => Add0.IN5
in1[11] => Equal0.IN4
in1[11] => Add1.IN21
in1[11] => Div0.IN4
in1[11] => prev_in1.DATAA
in1[12] => Mult0.IN3
in1[12] => Add0.IN4
in1[12] => Equal0.IN3
in1[12] => Add1.IN20
in1[12] => Div0.IN3
in1[12] => prev_in1.DATAA
in1[13] => Mult0.IN2
in1[13] => Add0.IN3
in1[13] => Equal0.IN2
in1[13] => Add1.IN19
in1[13] => Div0.IN2
in1[13] => prev_in1.DATAA
in1[14] => Mult0.IN1
in1[14] => Add0.IN2
in1[14] => Equal0.IN1
in1[14] => Add1.IN18
in1[14] => Div0.IN1
in1[14] => prev_in1.DATAA
in1[15] => Mult0.IN0
in1[15] => Add0.IN1
in1[15] => Equal0.IN0
in1[15] => Add1.IN17
in1[15] => Div0.IN0
in1[15] => prev_in1.DATAA
in2[0] => Mult0.IN31
in2[0] => Add0.IN32
in2[0] => Equal0.IN31
in2[0] => Div0.IN31
in2[0] => Add1.IN16
in2[1] => Mult0.IN30
in2[1] => Add0.IN31
in2[1] => Equal0.IN30
in2[1] => Div0.IN30
in2[1] => Add1.IN15
in2[2] => Mult0.IN29
in2[2] => Add0.IN30
in2[2] => Equal0.IN29
in2[2] => Div0.IN29
in2[2] => Add1.IN14
in2[3] => Mult0.IN28
in2[3] => Add0.IN29
in2[3] => Equal0.IN28
in2[3] => Div0.IN28
in2[3] => Add1.IN13
in2[4] => Mult0.IN27
in2[4] => Add0.IN28
in2[4] => Equal0.IN27
in2[4] => Div0.IN27
in2[4] => Add1.IN12
in2[5] => Mult0.IN26
in2[5] => Add0.IN27
in2[5] => Equal0.IN26
in2[5] => Div0.IN26
in2[5] => Add1.IN11
in2[6] => Mult0.IN25
in2[6] => Add0.IN26
in2[6] => Equal0.IN25
in2[6] => Div0.IN25
in2[6] => Add1.IN10
in2[7] => Mult0.IN24
in2[7] => Add0.IN25
in2[7] => Equal0.IN24
in2[7] => Div0.IN24
in2[7] => Add1.IN9
in2[8] => Mult0.IN23
in2[8] => Add0.IN24
in2[8] => Equal0.IN23
in2[8] => Div0.IN23
in2[8] => Add1.IN8
in2[9] => Mult0.IN22
in2[9] => Add0.IN23
in2[9] => Equal0.IN22
in2[9] => Div0.IN22
in2[9] => Add1.IN7
in2[10] => Mult0.IN21
in2[10] => Add0.IN22
in2[10] => Equal0.IN21
in2[10] => Div0.IN21
in2[10] => Add1.IN6
in2[11] => Mult0.IN20
in2[11] => Add0.IN21
in2[11] => Equal0.IN20
in2[11] => Div0.IN20
in2[11] => Add1.IN5
in2[12] => Mult0.IN19
in2[12] => Add0.IN20
in2[12] => Equal0.IN19
in2[12] => Div0.IN19
in2[12] => Add1.IN4
in2[13] => Mult0.IN18
in2[13] => Add0.IN19
in2[13] => Equal0.IN18
in2[13] => Div0.IN18
in2[13] => Add1.IN3
in2[14] => Mult0.IN17
in2[14] => Add0.IN18
in2[14] => Equal0.IN17
in2[14] => Div0.IN17
in2[14] => Add1.IN2
in2[15] => Mult0.IN16
in2[15] => Add0.IN17
in2[15] => Equal0.IN16
in2[15] => Div0.IN16
in2[15] => Add1.IN1
alu_control[0] => Mux0.IN9
alu_control[0] => Mux1.IN9
alu_control[0] => Mux2.IN9
alu_control[0] => Mux3.IN9
alu_control[0] => Mux4.IN9
alu_control[0] => Mux5.IN9
alu_control[0] => Mux6.IN9
alu_control[0] => Mux7.IN9
alu_control[0] => Mux8.IN9
alu_control[0] => Mux9.IN9
alu_control[0] => Mux10.IN9
alu_control[0] => Mux11.IN9
alu_control[0] => Mux12.IN9
alu_control[0] => Mux13.IN9
alu_control[0] => Mux14.IN9
alu_control[0] => Mux15.IN9
alu_control[0] => Decoder0.IN2
alu_control[1] => Mux0.IN8
alu_control[1] => Mux1.IN8
alu_control[1] => Mux2.IN8
alu_control[1] => Mux3.IN8
alu_control[1] => Mux4.IN8
alu_control[1] => Mux5.IN8
alu_control[1] => Mux6.IN8
alu_control[1] => Mux7.IN8
alu_control[1] => Mux8.IN8
alu_control[1] => Mux9.IN8
alu_control[1] => Mux10.IN8
alu_control[1] => Mux11.IN8
alu_control[1] => Mux12.IN8
alu_control[1] => Mux13.IN8
alu_control[1] => Mux14.IN8
alu_control[1] => Mux15.IN8
alu_control[1] => Decoder0.IN1
alu_control[2] => Mux0.IN7
alu_control[2] => Mux1.IN7
alu_control[2] => Mux2.IN7
alu_control[2] => Mux3.IN7
alu_control[2] => Mux4.IN7
alu_control[2] => Mux5.IN7
alu_control[2] => Mux6.IN7
alu_control[2] => Mux7.IN7
alu_control[2] => Mux8.IN7
alu_control[2] => Mux9.IN7
alu_control[2] => Mux10.IN7
alu_control[2] => Mux11.IN7
alu_control[2] => Mux12.IN7
alu_control[2] => Mux13.IN7
alu_control[2] => Mux14.IN7
alu_control[2] => Mux15.IN7
alu_control[2] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zflag <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ac_load <= ac_load.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|control_unit:CU
clk => dram_write[0]~reg0.CLK
clk => dram_write[1]~reg0.CLK
clk => dram_read[0]~reg0.CLK
clk => dram_read[1]~reg0.CLK
clk => iram_write~reg0.CLK
clk => iram_read~reg0.CLK
clk => dec_ac~reg0.CLK
clk => clear_ac~reg0.CLK
clk => rst_PC~reg0.CLK
clk => busy_sig~reg0.CLK
clk => inc_decode_sig[0]~reg0.CLK
clk => inc_decode_sig[1]~reg0.CLK
clk => inc_decode_sig[2]~reg0.CLK
clk => alu_sig[0]~reg0.CLK
clk => alu_sig[1]~reg0.CLK
clk => alu_sig[2]~reg0.CLK
clk => load_decode_sig[0]~reg0.CLK
clk => load_decode_sig[1]~reg0.CLK
clk => load_decode_sig[2]~reg0.CLK
clk => load_decode_sig[3]~reg0.CLK
clk => mux_sig[0]~reg0.CLK
clk => mux_sig[1]~reg0.CLK
clk => mux_sig[2]~reg0.CLK
clk => mux_sig[3]~reg0.CLK
clk => mux_sig[4]~reg0.CLK
clk => state~1.DATAIN
instruction[0] => Decoder0.IN3
instruction[0] => Equal0.IN7
instruction[0] => Equal1.IN7
instruction[0] => Equal2.IN7
instruction[0] => Equal3.IN7
instruction[0] => Equal4.IN7
instruction[0] => Equal5.IN7
instruction[0] => Equal6.IN7
instruction[1] => Decoder0.IN2
instruction[1] => Equal0.IN6
instruction[1] => Equal1.IN6
instruction[1] => Equal2.IN6
instruction[1] => Equal3.IN6
instruction[1] => Equal4.IN6
instruction[1] => Equal5.IN6
instruction[1] => Equal6.IN6
instruction[2] => Decoder0.IN1
instruction[2] => Equal0.IN5
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN5
instruction[2] => Equal3.IN5
instruction[2] => Equal4.IN5
instruction[2] => Equal5.IN5
instruction[2] => Equal6.IN5
instruction[3] => Decoder0.IN0
instruction[3] => Equal0.IN4
instruction[3] => Equal1.IN4
instruction[3] => Equal2.IN4
instruction[3] => Equal3.IN4
instruction[3] => Equal4.IN4
instruction[3] => Equal5.IN4
instruction[3] => Equal6.IN4
instruction[4] => Decoder2.IN3
instruction[4] => Mux0.IN19
instruction[5] => Decoder2.IN2
instruction[5] => Mux0.IN18
instruction[6] => Decoder2.IN1
instruction[6] => Mux0.IN17
instruction[7] => Decoder2.IN0
instruction[7] => Mux0.IN16
zflag => Decoder1.IN0
start_sig => Selector3.IN4
start_sig => rst_PC.DATAB
start_sig => Selector0.IN5
busy_sig <= busy_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[0] <= mux_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[1] <= mux_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[2] <= mux_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[3] <= mux_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[4] <= mux_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[0] <= load_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[1] <= load_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[2] <= load_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[3] <= load_decode_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[0] <= alu_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[1] <= alu_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[2] <= alu_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_PC <= rst_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[0] <= inc_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[1] <= inc_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[2] <= inc_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_ac <= clear_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_ac <= dec_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_read <= iram_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_write <= iram_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[0] <= dram_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[1] <= dram_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[0] <= dram_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[1] <= dram_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noc[0] => Equal7.IN0
noc[0] => Equal8.IN2
noc[0] => Equal9.IN1
noc[1] => Equal7.IN2
noc[1] => Equal8.IN0
noc[1] => Equal9.IN0
noc[2] => Equal7.IN1
noc[2] => Equal8.IN1
noc[2] => Equal9.IN2


|top|core:core3
i_clk => i_clk.IN1
i_start => i_start.IN1
i_dram_in[0] => i_dram_in[0].IN1
i_dram_in[1] => i_dram_in[1].IN1
i_dram_in[2] => i_dram_in[2].IN1
i_dram_in[3] => i_dram_in[3].IN1
i_dram_in[4] => i_dram_in[4].IN1
i_dram_in[5] => i_dram_in[5].IN1
i_dram_in[6] => i_dram_in[6].IN1
i_dram_in[7] => i_dram_in[7].IN1
i_iram_in[0] => i_iram_in[0].IN1
i_iram_in[1] => i_iram_in[1].IN1
i_iram_in[2] => i_iram_in[2].IN1
i_iram_in[3] => i_iram_in[3].IN1
i_iram_in[4] => i_iram_in[4].IN1
i_iram_in[5] => i_iram_in[5].IN1
i_iram_in[6] => i_iram_in[6].IN1
i_iram_in[7] => i_iram_in[7].IN1
o_dram_addr[0] <= reg16_inc:AR.data_out
o_dram_addr[1] <= reg16_inc:AR.data_out
o_dram_addr[2] <= reg16_inc:AR.data_out
o_dram_addr[3] <= reg16_inc:AR.data_out
o_dram_addr[4] <= reg16_inc:AR.data_out
o_dram_addr[5] <= reg16_inc:AR.data_out
o_dram_addr[6] <= reg16_inc:AR.data_out
o_dram_addr[7] <= reg16_inc:AR.data_out
o_dram_addr[8] <= reg16_inc:AR.data_out
o_dram_addr[9] <= reg16_inc:AR.data_out
o_dram_addr[10] <= reg16_inc:AR.data_out
o_dram_addr[11] <= reg16_inc:AR.data_out
o_dram_addr[12] <= reg16_inc:AR.data_out
o_dram_addr[13] <= reg16_inc:AR.data_out
o_dram_addr[14] <= reg16_inc:AR.data_out
o_dram_addr[15] <= reg16_inc:AR.data_out
o_dram_read[0] <= control_unit:CU.dram_read
o_dram_read[1] <= control_unit:CU.dram_read
o_dram_write[0] <= control_unit:CU.dram_write
o_dram_write[1] <= control_unit:CU.dram_write
o_dram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_iram_addr[0] <= regPC:PC.data_out
o_iram_addr[1] <= regPC:PC.data_out
o_iram_addr[2] <= regPC:PC.data_out
o_iram_addr[3] <= regPC:PC.data_out
o_iram_addr[4] <= regPC:PC.data_out
o_iram_addr[5] <= regPC:PC.data_out
o_iram_addr[6] <= regPC:PC.data_out
o_iram_addr[7] <= regPC:PC.data_out
o_iram_read <= control_unit:CU.iram_read
o_iram_write <= control_unit:CU.iram_write
o_iram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_busy <= control_unit:CU.busy_sig
o_noc[0] <= mux_in_NOC[0].DB_MAX_OUTPUT_PORT_TYPE
o_noc[1] <= mux_in_NOC[1].DB_MAX_OUTPUT_PORT_TYPE
o_noc[2] <= mux_in_NOC[2].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|regPC:PC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8:IR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:AR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8:DR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16:PR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16:SR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16:CDR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:R
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8:TR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:A
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:B
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:C
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16:CLA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8:NOC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|regCID:CID
clk => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[1] <= <VCC>
data_out[2] <= <GND>
data_out[3] <= <GND>
data_out[4] <= <GND>
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= <GND>


|top|core:core3|regAC:AC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
alu_in[0] => data_out.DATAB
alu_in[1] => data_out.DATAB
alu_in[2] => data_out.DATAB
alu_in[3] => data_out.DATAB
alu_in[4] => data_out.DATAB
alu_in[5] => data_out.DATAB
alu_in[6] => data_out.DATAB
alu_in[7] => data_out.DATAB
alu_in[8] => data_out.DATAB
alu_in[9] => data_out.DATAB
alu_in[10] => data_out.DATAB
alu_in[11] => data_out.DATAB
alu_in[12] => data_out.DATAB
alu_in[13] => data_out.DATAB
alu_in[14] => data_out.DATAB
alu_in[15] => data_out.DATAB
mux_in[0] => data_out.DATAB
mux_in[1] => data_out.DATAB
mux_in[2] => data_out.DATAB
mux_in[3] => data_out.DATAB
mux_in[4] => data_out.DATAB
mux_in[5] => data_out.DATAB
mux_in[6] => data_out.DATAB
mux_in[7] => data_out.DATAB
mux_in[8] => data_out.DATAB
mux_in[9] => data_out.DATAB
mux_in[10] => data_out.DATAB
mux_in[11] => data_out.DATAB
mux_in[12] => data_out.DATAB
mux_in[13] => data_out.DATAB
mux_in[14] => data_out.DATAB
mux_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|mux_32:data_bus
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
in16[0] => Mux15.IN16
in16[1] => Mux14.IN16
in16[2] => Mux13.IN16
in16[3] => Mux12.IN16
in16[4] => Mux11.IN16
in16[5] => Mux10.IN16
in16[6] => Mux9.IN16
in16[7] => Mux8.IN16
in16[8] => Mux7.IN16
in16[9] => Mux6.IN16
in16[10] => Mux5.IN16
in16[11] => Mux4.IN16
in16[12] => Mux3.IN16
in16[13] => Mux2.IN16
in16[14] => Mux1.IN16
in16[15] => Mux0.IN16
in17[0] => Mux15.IN17
in17[1] => Mux14.IN17
in17[2] => Mux13.IN17
in17[3] => Mux12.IN17
in17[4] => Mux11.IN17
in17[5] => Mux10.IN17
in17[6] => Mux9.IN17
in17[7] => Mux8.IN17
in17[8] => Mux7.IN17
in17[9] => Mux6.IN17
in17[10] => Mux5.IN17
in17[11] => Mux4.IN17
in17[12] => Mux3.IN17
in17[13] => Mux2.IN17
in17[14] => Mux1.IN17
in17[15] => Mux0.IN17
in18[0] => Mux15.IN18
in18[1] => Mux14.IN18
in18[2] => Mux13.IN18
in18[3] => Mux12.IN18
in18[4] => Mux11.IN18
in18[5] => Mux10.IN18
in18[6] => Mux9.IN18
in18[7] => Mux8.IN18
in18[8] => Mux7.IN18
in18[9] => Mux6.IN18
in18[10] => Mux5.IN18
in18[11] => Mux4.IN18
in18[12] => Mux3.IN18
in18[13] => Mux2.IN18
in18[14] => Mux1.IN18
in18[15] => Mux0.IN18
in19[0] => Mux15.IN19
in19[1] => Mux14.IN19
in19[2] => Mux13.IN19
in19[3] => Mux12.IN19
in19[4] => Mux11.IN19
in19[5] => Mux10.IN19
in19[6] => Mux9.IN19
in19[7] => Mux8.IN19
in19[8] => Mux7.IN19
in19[9] => Mux6.IN19
in19[10] => Mux5.IN19
in19[11] => Mux4.IN19
in19[12] => Mux3.IN19
in19[13] => Mux2.IN19
in19[14] => Mux1.IN19
in19[15] => Mux0.IN19
in20[0] => Mux15.IN20
in20[1] => Mux14.IN20
in20[2] => Mux13.IN20
in20[3] => Mux12.IN20
in20[4] => Mux11.IN20
in20[5] => Mux10.IN20
in20[6] => Mux9.IN20
in20[7] => Mux8.IN20
in20[8] => Mux7.IN20
in20[9] => Mux6.IN20
in20[10] => Mux5.IN20
in20[11] => Mux4.IN20
in20[12] => Mux3.IN20
in20[13] => Mux2.IN20
in20[14] => Mux1.IN20
in20[15] => Mux0.IN20
in21[0] => Mux15.IN21
in21[1] => Mux14.IN21
in21[2] => Mux13.IN21
in21[3] => Mux12.IN21
in21[4] => Mux11.IN21
in21[5] => Mux10.IN21
in21[6] => Mux9.IN21
in21[7] => Mux8.IN21
in21[8] => Mux7.IN21
in21[9] => Mux6.IN21
in21[10] => Mux5.IN21
in21[11] => Mux4.IN21
in21[12] => Mux3.IN21
in21[13] => Mux2.IN21
in21[14] => Mux1.IN21
in21[15] => Mux0.IN21
in22[0] => Mux15.IN22
in22[1] => Mux14.IN22
in22[2] => Mux13.IN22
in22[3] => Mux12.IN22
in22[4] => Mux11.IN22
in22[5] => Mux10.IN22
in22[6] => Mux9.IN22
in22[7] => Mux8.IN22
in22[8] => Mux7.IN22
in22[9] => Mux6.IN22
in22[10] => Mux5.IN22
in22[11] => Mux4.IN22
in22[12] => Mux3.IN22
in22[13] => Mux2.IN22
in22[14] => Mux1.IN22
in22[15] => Mux0.IN22
in23[0] => Mux15.IN23
in23[1] => Mux14.IN23
in23[2] => Mux13.IN23
in23[3] => Mux12.IN23
in23[4] => Mux11.IN23
in23[5] => Mux10.IN23
in23[6] => Mux9.IN23
in23[7] => Mux8.IN23
in23[8] => Mux7.IN23
in23[9] => Mux6.IN23
in23[10] => Mux5.IN23
in23[11] => Mux4.IN23
in23[12] => Mux3.IN23
in23[13] => Mux2.IN23
in23[14] => Mux1.IN23
in23[15] => Mux0.IN23
in24[0] => Mux15.IN24
in24[1] => Mux14.IN24
in24[2] => Mux13.IN24
in24[3] => Mux12.IN24
in24[4] => Mux11.IN24
in24[5] => Mux10.IN24
in24[6] => Mux9.IN24
in24[7] => Mux8.IN24
in24[8] => Mux7.IN24
in24[9] => Mux6.IN24
in24[10] => Mux5.IN24
in24[11] => Mux4.IN24
in24[12] => Mux3.IN24
in24[13] => Mux2.IN24
in24[14] => Mux1.IN24
in24[15] => Mux0.IN24
in25[0] => Mux15.IN25
in25[1] => Mux14.IN25
in25[2] => Mux13.IN25
in25[3] => Mux12.IN25
in25[4] => Mux11.IN25
in25[5] => Mux10.IN25
in25[6] => Mux9.IN25
in25[7] => Mux8.IN25
in25[8] => Mux7.IN25
in25[9] => Mux6.IN25
in25[10] => Mux5.IN25
in25[11] => Mux4.IN25
in25[12] => Mux3.IN25
in25[13] => Mux2.IN25
in25[14] => Mux1.IN25
in25[15] => Mux0.IN25
in26[0] => Mux15.IN26
in26[1] => Mux14.IN26
in26[2] => Mux13.IN26
in26[3] => Mux12.IN26
in26[4] => Mux11.IN26
in26[5] => Mux10.IN26
in26[6] => Mux9.IN26
in26[7] => Mux8.IN26
in26[8] => Mux7.IN26
in26[9] => Mux6.IN26
in26[10] => Mux5.IN26
in26[11] => Mux4.IN26
in26[12] => Mux3.IN26
in26[13] => Mux2.IN26
in26[14] => Mux1.IN26
in26[15] => Mux0.IN26
in27[0] => Mux15.IN27
in27[1] => Mux14.IN27
in27[2] => Mux13.IN27
in27[3] => Mux12.IN27
in27[4] => Mux11.IN27
in27[5] => Mux10.IN27
in27[6] => Mux9.IN27
in27[7] => Mux8.IN27
in27[8] => Mux7.IN27
in27[9] => Mux6.IN27
in27[10] => Mux5.IN27
in27[11] => Mux4.IN27
in27[12] => Mux3.IN27
in27[13] => Mux2.IN27
in27[14] => Mux1.IN27
in27[15] => Mux0.IN27
in28[0] => Mux15.IN28
in28[1] => Mux14.IN28
in28[2] => Mux13.IN28
in28[3] => Mux12.IN28
in28[4] => Mux11.IN28
in28[5] => Mux10.IN28
in28[6] => Mux9.IN28
in28[7] => Mux8.IN28
in28[8] => Mux7.IN28
in28[9] => Mux6.IN28
in28[10] => Mux5.IN28
in28[11] => Mux4.IN28
in28[12] => Mux3.IN28
in28[13] => Mux2.IN28
in28[14] => Mux1.IN28
in28[15] => Mux0.IN28
in29[0] => Mux15.IN29
in29[1] => Mux14.IN29
in29[2] => Mux13.IN29
in29[3] => Mux12.IN29
in29[4] => Mux11.IN29
in29[5] => Mux10.IN29
in29[6] => Mux9.IN29
in29[7] => Mux8.IN29
in29[8] => Mux7.IN29
in29[9] => Mux6.IN29
in29[10] => Mux5.IN29
in29[11] => Mux4.IN29
in29[12] => Mux3.IN29
in29[13] => Mux2.IN29
in29[14] => Mux1.IN29
in29[15] => Mux0.IN29
in30[0] => Mux15.IN30
in30[1] => Mux14.IN30
in30[2] => Mux13.IN30
in30[3] => Mux12.IN30
in30[4] => Mux11.IN30
in30[5] => Mux10.IN30
in30[6] => Mux9.IN30
in30[7] => Mux8.IN30
in30[8] => Mux7.IN30
in30[9] => Mux6.IN30
in30[10] => Mux5.IN30
in30[11] => Mux4.IN30
in30[12] => Mux3.IN30
in30[13] => Mux2.IN30
in30[14] => Mux1.IN30
in30[15] => Mux0.IN30
in31[0] => Mux15.IN31
in31[1] => Mux14.IN31
in31[2] => Mux13.IN31
in31[3] => Mux12.IN31
in31[4] => Mux11.IN31
in31[5] => Mux10.IN31
in31[6] => Mux9.IN31
in31[7] => Mux8.IN31
in31[8] => Mux7.IN31
in31[9] => Mux6.IN31
in31[10] => Mux5.IN31
in31[11] => Mux4.IN31
in31[12] => Mux3.IN31
in31[13] => Mux2.IN31
in31[14] => Mux1.IN31
in31[15] => Mux0.IN31
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|decoder_4to16:load_sig
in_sig[0] => Decoder0.IN3
in_sig[1] => Decoder0.IN2
in_sig[2] => Decoder0.IN1
in_sig[3] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|decoder_3to8:increase_sig
in_sig[0] => Decoder0.IN2
in_sig[1] => Decoder0.IN1
in_sig[2] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|ALU:ALU_ins
clk => neg_sig.CLK
clk => prev_in1[0].CLK
clk => prev_in1[1].CLK
clk => prev_in1[2].CLK
clk => prev_in1[3].CLK
clk => prev_in1[4].CLK
clk => prev_in1[5].CLK
clk => prev_in1[6].CLK
clk => prev_in1[7].CLK
clk => prev_in1[8].CLK
clk => prev_in1[9].CLK
clk => prev_in1[10].CLK
clk => prev_in1[11].CLK
clk => prev_in1[12].CLK
clk => prev_in1[13].CLK
clk => prev_in1[14].CLK
clk => prev_in1[15].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => pos_sig.CLK
in1[0] => Mult0.IN15
in1[0] => Add0.IN16
in1[0] => Equal0.IN15
in1[0] => Add1.IN32
in1[0] => Div0.IN15
in1[0] => prev_in1.DATAA
in1[1] => Mult0.IN14
in1[1] => Add0.IN15
in1[1] => Equal0.IN14
in1[1] => Add1.IN31
in1[1] => Div0.IN14
in1[1] => prev_in1.DATAA
in1[2] => Mult0.IN13
in1[2] => Add0.IN14
in1[2] => Equal0.IN13
in1[2] => Add1.IN30
in1[2] => Div0.IN13
in1[2] => prev_in1.DATAA
in1[3] => Mult0.IN12
in1[3] => Add0.IN13
in1[3] => Equal0.IN12
in1[3] => Add1.IN29
in1[3] => Div0.IN12
in1[3] => prev_in1.DATAA
in1[4] => Mult0.IN11
in1[4] => Add0.IN12
in1[4] => Equal0.IN11
in1[4] => Add1.IN28
in1[4] => Div0.IN11
in1[4] => prev_in1.DATAA
in1[5] => Mult0.IN10
in1[5] => Add0.IN11
in1[5] => Equal0.IN10
in1[5] => Add1.IN27
in1[5] => Div0.IN10
in1[5] => prev_in1.DATAA
in1[6] => Mult0.IN9
in1[6] => Add0.IN10
in1[6] => Equal0.IN9
in1[6] => Add1.IN26
in1[6] => Div0.IN9
in1[6] => prev_in1.DATAA
in1[7] => Mult0.IN8
in1[7] => Add0.IN9
in1[7] => Equal0.IN8
in1[7] => Add1.IN25
in1[7] => Div0.IN8
in1[7] => prev_in1.DATAA
in1[8] => Mult0.IN7
in1[8] => Add0.IN8
in1[8] => Equal0.IN7
in1[8] => Add1.IN24
in1[8] => Div0.IN7
in1[8] => prev_in1.DATAA
in1[9] => Mult0.IN6
in1[9] => Add0.IN7
in1[9] => Equal0.IN6
in1[9] => Add1.IN23
in1[9] => Div0.IN6
in1[9] => prev_in1.DATAA
in1[10] => Mult0.IN5
in1[10] => Add0.IN6
in1[10] => Equal0.IN5
in1[10] => Add1.IN22
in1[10] => Div0.IN5
in1[10] => prev_in1.DATAA
in1[11] => Mult0.IN4
in1[11] => Add0.IN5
in1[11] => Equal0.IN4
in1[11] => Add1.IN21
in1[11] => Div0.IN4
in1[11] => prev_in1.DATAA
in1[12] => Mult0.IN3
in1[12] => Add0.IN4
in1[12] => Equal0.IN3
in1[12] => Add1.IN20
in1[12] => Div0.IN3
in1[12] => prev_in1.DATAA
in1[13] => Mult0.IN2
in1[13] => Add0.IN3
in1[13] => Equal0.IN2
in1[13] => Add1.IN19
in1[13] => Div0.IN2
in1[13] => prev_in1.DATAA
in1[14] => Mult0.IN1
in1[14] => Add0.IN2
in1[14] => Equal0.IN1
in1[14] => Add1.IN18
in1[14] => Div0.IN1
in1[14] => prev_in1.DATAA
in1[15] => Mult0.IN0
in1[15] => Add0.IN1
in1[15] => Equal0.IN0
in1[15] => Add1.IN17
in1[15] => Div0.IN0
in1[15] => prev_in1.DATAA
in2[0] => Mult0.IN31
in2[0] => Add0.IN32
in2[0] => Equal0.IN31
in2[0] => Div0.IN31
in2[0] => Add1.IN16
in2[1] => Mult0.IN30
in2[1] => Add0.IN31
in2[1] => Equal0.IN30
in2[1] => Div0.IN30
in2[1] => Add1.IN15
in2[2] => Mult0.IN29
in2[2] => Add0.IN30
in2[2] => Equal0.IN29
in2[2] => Div0.IN29
in2[2] => Add1.IN14
in2[3] => Mult0.IN28
in2[3] => Add0.IN29
in2[3] => Equal0.IN28
in2[3] => Div0.IN28
in2[3] => Add1.IN13
in2[4] => Mult0.IN27
in2[4] => Add0.IN28
in2[4] => Equal0.IN27
in2[4] => Div0.IN27
in2[4] => Add1.IN12
in2[5] => Mult0.IN26
in2[5] => Add0.IN27
in2[5] => Equal0.IN26
in2[5] => Div0.IN26
in2[5] => Add1.IN11
in2[6] => Mult0.IN25
in2[6] => Add0.IN26
in2[6] => Equal0.IN25
in2[6] => Div0.IN25
in2[6] => Add1.IN10
in2[7] => Mult0.IN24
in2[7] => Add0.IN25
in2[7] => Equal0.IN24
in2[7] => Div0.IN24
in2[7] => Add1.IN9
in2[8] => Mult0.IN23
in2[8] => Add0.IN24
in2[8] => Equal0.IN23
in2[8] => Div0.IN23
in2[8] => Add1.IN8
in2[9] => Mult0.IN22
in2[9] => Add0.IN23
in2[9] => Equal0.IN22
in2[9] => Div0.IN22
in2[9] => Add1.IN7
in2[10] => Mult0.IN21
in2[10] => Add0.IN22
in2[10] => Equal0.IN21
in2[10] => Div0.IN21
in2[10] => Add1.IN6
in2[11] => Mult0.IN20
in2[11] => Add0.IN21
in2[11] => Equal0.IN20
in2[11] => Div0.IN20
in2[11] => Add1.IN5
in2[12] => Mult0.IN19
in2[12] => Add0.IN20
in2[12] => Equal0.IN19
in2[12] => Div0.IN19
in2[12] => Add1.IN4
in2[13] => Mult0.IN18
in2[13] => Add0.IN19
in2[13] => Equal0.IN18
in2[13] => Div0.IN18
in2[13] => Add1.IN3
in2[14] => Mult0.IN17
in2[14] => Add0.IN18
in2[14] => Equal0.IN17
in2[14] => Div0.IN17
in2[14] => Add1.IN2
in2[15] => Mult0.IN16
in2[15] => Add0.IN17
in2[15] => Equal0.IN16
in2[15] => Div0.IN16
in2[15] => Add1.IN1
alu_control[0] => Mux0.IN9
alu_control[0] => Mux1.IN9
alu_control[0] => Mux2.IN9
alu_control[0] => Mux3.IN9
alu_control[0] => Mux4.IN9
alu_control[0] => Mux5.IN9
alu_control[0] => Mux6.IN9
alu_control[0] => Mux7.IN9
alu_control[0] => Mux8.IN9
alu_control[0] => Mux9.IN9
alu_control[0] => Mux10.IN9
alu_control[0] => Mux11.IN9
alu_control[0] => Mux12.IN9
alu_control[0] => Mux13.IN9
alu_control[0] => Mux14.IN9
alu_control[0] => Mux15.IN9
alu_control[0] => Decoder0.IN2
alu_control[1] => Mux0.IN8
alu_control[1] => Mux1.IN8
alu_control[1] => Mux2.IN8
alu_control[1] => Mux3.IN8
alu_control[1] => Mux4.IN8
alu_control[1] => Mux5.IN8
alu_control[1] => Mux6.IN8
alu_control[1] => Mux7.IN8
alu_control[1] => Mux8.IN8
alu_control[1] => Mux9.IN8
alu_control[1] => Mux10.IN8
alu_control[1] => Mux11.IN8
alu_control[1] => Mux12.IN8
alu_control[1] => Mux13.IN8
alu_control[1] => Mux14.IN8
alu_control[1] => Mux15.IN8
alu_control[1] => Decoder0.IN1
alu_control[2] => Mux0.IN7
alu_control[2] => Mux1.IN7
alu_control[2] => Mux2.IN7
alu_control[2] => Mux3.IN7
alu_control[2] => Mux4.IN7
alu_control[2] => Mux5.IN7
alu_control[2] => Mux6.IN7
alu_control[2] => Mux7.IN7
alu_control[2] => Mux8.IN7
alu_control[2] => Mux9.IN7
alu_control[2] => Mux10.IN7
alu_control[2] => Mux11.IN7
alu_control[2] => Mux12.IN7
alu_control[2] => Mux13.IN7
alu_control[2] => Mux14.IN7
alu_control[2] => Mux15.IN7
alu_control[2] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zflag <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ac_load <= ac_load.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|control_unit:CU
clk => dram_write[0]~reg0.CLK
clk => dram_write[1]~reg0.CLK
clk => dram_read[0]~reg0.CLK
clk => dram_read[1]~reg0.CLK
clk => iram_write~reg0.CLK
clk => iram_read~reg0.CLK
clk => dec_ac~reg0.CLK
clk => clear_ac~reg0.CLK
clk => rst_PC~reg0.CLK
clk => busy_sig~reg0.CLK
clk => inc_decode_sig[0]~reg0.CLK
clk => inc_decode_sig[1]~reg0.CLK
clk => inc_decode_sig[2]~reg0.CLK
clk => alu_sig[0]~reg0.CLK
clk => alu_sig[1]~reg0.CLK
clk => alu_sig[2]~reg0.CLK
clk => load_decode_sig[0]~reg0.CLK
clk => load_decode_sig[1]~reg0.CLK
clk => load_decode_sig[2]~reg0.CLK
clk => load_decode_sig[3]~reg0.CLK
clk => mux_sig[0]~reg0.CLK
clk => mux_sig[1]~reg0.CLK
clk => mux_sig[2]~reg0.CLK
clk => mux_sig[3]~reg0.CLK
clk => mux_sig[4]~reg0.CLK
clk => state~1.DATAIN
instruction[0] => Decoder0.IN3
instruction[0] => Equal0.IN7
instruction[0] => Equal1.IN7
instruction[0] => Equal2.IN7
instruction[0] => Equal3.IN7
instruction[0] => Equal4.IN7
instruction[0] => Equal5.IN7
instruction[0] => Equal6.IN7
instruction[1] => Decoder0.IN2
instruction[1] => Equal0.IN6
instruction[1] => Equal1.IN6
instruction[1] => Equal2.IN6
instruction[1] => Equal3.IN6
instruction[1] => Equal4.IN6
instruction[1] => Equal5.IN6
instruction[1] => Equal6.IN6
instruction[2] => Decoder0.IN1
instruction[2] => Equal0.IN5
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN5
instruction[2] => Equal3.IN5
instruction[2] => Equal4.IN5
instruction[2] => Equal5.IN5
instruction[2] => Equal6.IN5
instruction[3] => Decoder0.IN0
instruction[3] => Equal0.IN4
instruction[3] => Equal1.IN4
instruction[3] => Equal2.IN4
instruction[3] => Equal3.IN4
instruction[3] => Equal4.IN4
instruction[3] => Equal5.IN4
instruction[3] => Equal6.IN4
instruction[4] => Decoder2.IN3
instruction[4] => Mux0.IN19
instruction[5] => Decoder2.IN2
instruction[5] => Mux0.IN18
instruction[6] => Decoder2.IN1
instruction[6] => Mux0.IN17
instruction[7] => Decoder2.IN0
instruction[7] => Mux0.IN16
zflag => Decoder1.IN0
start_sig => Selector3.IN4
start_sig => rst_PC.DATAB
start_sig => Selector0.IN5
busy_sig <= busy_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[0] <= mux_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[1] <= mux_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[2] <= mux_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[3] <= mux_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[4] <= mux_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[0] <= load_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[1] <= load_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[2] <= load_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[3] <= load_decode_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[0] <= alu_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[1] <= alu_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[2] <= alu_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_PC <= rst_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[0] <= inc_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[1] <= inc_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[2] <= inc_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_ac <= clear_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_ac <= dec_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_read <= iram_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_write <= iram_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[0] <= dram_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[1] <= dram_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[0] <= dram_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[1] <= dram_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noc[0] => Equal7.IN0
noc[0] => Equal8.IN2
noc[0] => Equal9.IN1
noc[1] => Equal7.IN2
noc[1] => Equal8.IN0
noc[1] => Equal9.IN0
noc[2] => Equal7.IN1
noc[2] => Equal8.IN1
noc[2] => Equal9.IN2


|top|core:core4
i_clk => i_clk.IN1
i_start => i_start.IN1
i_dram_in[0] => i_dram_in[0].IN1
i_dram_in[1] => i_dram_in[1].IN1
i_dram_in[2] => i_dram_in[2].IN1
i_dram_in[3] => i_dram_in[3].IN1
i_dram_in[4] => i_dram_in[4].IN1
i_dram_in[5] => i_dram_in[5].IN1
i_dram_in[6] => i_dram_in[6].IN1
i_dram_in[7] => i_dram_in[7].IN1
i_iram_in[0] => i_iram_in[0].IN1
i_iram_in[1] => i_iram_in[1].IN1
i_iram_in[2] => i_iram_in[2].IN1
i_iram_in[3] => i_iram_in[3].IN1
i_iram_in[4] => i_iram_in[4].IN1
i_iram_in[5] => i_iram_in[5].IN1
i_iram_in[6] => i_iram_in[6].IN1
i_iram_in[7] => i_iram_in[7].IN1
o_dram_addr[0] <= reg16_inc:AR.data_out
o_dram_addr[1] <= reg16_inc:AR.data_out
o_dram_addr[2] <= reg16_inc:AR.data_out
o_dram_addr[3] <= reg16_inc:AR.data_out
o_dram_addr[4] <= reg16_inc:AR.data_out
o_dram_addr[5] <= reg16_inc:AR.data_out
o_dram_addr[6] <= reg16_inc:AR.data_out
o_dram_addr[7] <= reg16_inc:AR.data_out
o_dram_addr[8] <= reg16_inc:AR.data_out
o_dram_addr[9] <= reg16_inc:AR.data_out
o_dram_addr[10] <= reg16_inc:AR.data_out
o_dram_addr[11] <= reg16_inc:AR.data_out
o_dram_addr[12] <= reg16_inc:AR.data_out
o_dram_addr[13] <= reg16_inc:AR.data_out
o_dram_addr[14] <= reg16_inc:AR.data_out
o_dram_addr[15] <= reg16_inc:AR.data_out
o_dram_read[0] <= control_unit:CU.dram_read
o_dram_read[1] <= control_unit:CU.dram_read
o_dram_write[0] <= control_unit:CU.dram_write
o_dram_write[1] <= control_unit:CU.dram_write
o_dram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_iram_addr[0] <= regPC:PC.data_out
o_iram_addr[1] <= regPC:PC.data_out
o_iram_addr[2] <= regPC:PC.data_out
o_iram_addr[3] <= regPC:PC.data_out
o_iram_addr[4] <= regPC:PC.data_out
o_iram_addr[5] <= regPC:PC.data_out
o_iram_addr[6] <= regPC:PC.data_out
o_iram_addr[7] <= regPC:PC.data_out
o_iram_read <= control_unit:CU.iram_read
o_iram_write <= control_unit:CU.iram_write
o_iram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_busy <= control_unit:CU.busy_sig
o_noc[0] <= mux_in_NOC[0].DB_MAX_OUTPUT_PORT_TYPE
o_noc[1] <= mux_in_NOC[1].DB_MAX_OUTPUT_PORT_TYPE
o_noc[2] <= mux_in_NOC[2].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|regPC:PC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8:IR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:AR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8:DR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16:PR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16:SR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16:CDR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:R
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8:TR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:A
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:B
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:C
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16:CLA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8:NOC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|regCID:CID
clk => ~NO_FANOUT~
data_out[0] <= <VCC>
data_out[1] <= <VCC>
data_out[2] <= <GND>
data_out[3] <= <GND>
data_out[4] <= <GND>
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= <GND>


|top|core:core4|regAC:AC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
alu_in[0] => data_out.DATAB
alu_in[1] => data_out.DATAB
alu_in[2] => data_out.DATAB
alu_in[3] => data_out.DATAB
alu_in[4] => data_out.DATAB
alu_in[5] => data_out.DATAB
alu_in[6] => data_out.DATAB
alu_in[7] => data_out.DATAB
alu_in[8] => data_out.DATAB
alu_in[9] => data_out.DATAB
alu_in[10] => data_out.DATAB
alu_in[11] => data_out.DATAB
alu_in[12] => data_out.DATAB
alu_in[13] => data_out.DATAB
alu_in[14] => data_out.DATAB
alu_in[15] => data_out.DATAB
mux_in[0] => data_out.DATAB
mux_in[1] => data_out.DATAB
mux_in[2] => data_out.DATAB
mux_in[3] => data_out.DATAB
mux_in[4] => data_out.DATAB
mux_in[5] => data_out.DATAB
mux_in[6] => data_out.DATAB
mux_in[7] => data_out.DATAB
mux_in[8] => data_out.DATAB
mux_in[9] => data_out.DATAB
mux_in[10] => data_out.DATAB
mux_in[11] => data_out.DATAB
mux_in[12] => data_out.DATAB
mux_in[13] => data_out.DATAB
mux_in[14] => data_out.DATAB
mux_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|mux_32:data_bus
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
in16[0] => Mux15.IN16
in16[1] => Mux14.IN16
in16[2] => Mux13.IN16
in16[3] => Mux12.IN16
in16[4] => Mux11.IN16
in16[5] => Mux10.IN16
in16[6] => Mux9.IN16
in16[7] => Mux8.IN16
in16[8] => Mux7.IN16
in16[9] => Mux6.IN16
in16[10] => Mux5.IN16
in16[11] => Mux4.IN16
in16[12] => Mux3.IN16
in16[13] => Mux2.IN16
in16[14] => Mux1.IN16
in16[15] => Mux0.IN16
in17[0] => Mux15.IN17
in17[1] => Mux14.IN17
in17[2] => Mux13.IN17
in17[3] => Mux12.IN17
in17[4] => Mux11.IN17
in17[5] => Mux10.IN17
in17[6] => Mux9.IN17
in17[7] => Mux8.IN17
in17[8] => Mux7.IN17
in17[9] => Mux6.IN17
in17[10] => Mux5.IN17
in17[11] => Mux4.IN17
in17[12] => Mux3.IN17
in17[13] => Mux2.IN17
in17[14] => Mux1.IN17
in17[15] => Mux0.IN17
in18[0] => Mux15.IN18
in18[1] => Mux14.IN18
in18[2] => Mux13.IN18
in18[3] => Mux12.IN18
in18[4] => Mux11.IN18
in18[5] => Mux10.IN18
in18[6] => Mux9.IN18
in18[7] => Mux8.IN18
in18[8] => Mux7.IN18
in18[9] => Mux6.IN18
in18[10] => Mux5.IN18
in18[11] => Mux4.IN18
in18[12] => Mux3.IN18
in18[13] => Mux2.IN18
in18[14] => Mux1.IN18
in18[15] => Mux0.IN18
in19[0] => Mux15.IN19
in19[1] => Mux14.IN19
in19[2] => Mux13.IN19
in19[3] => Mux12.IN19
in19[4] => Mux11.IN19
in19[5] => Mux10.IN19
in19[6] => Mux9.IN19
in19[7] => Mux8.IN19
in19[8] => Mux7.IN19
in19[9] => Mux6.IN19
in19[10] => Mux5.IN19
in19[11] => Mux4.IN19
in19[12] => Mux3.IN19
in19[13] => Mux2.IN19
in19[14] => Mux1.IN19
in19[15] => Mux0.IN19
in20[0] => Mux15.IN20
in20[1] => Mux14.IN20
in20[2] => Mux13.IN20
in20[3] => Mux12.IN20
in20[4] => Mux11.IN20
in20[5] => Mux10.IN20
in20[6] => Mux9.IN20
in20[7] => Mux8.IN20
in20[8] => Mux7.IN20
in20[9] => Mux6.IN20
in20[10] => Mux5.IN20
in20[11] => Mux4.IN20
in20[12] => Mux3.IN20
in20[13] => Mux2.IN20
in20[14] => Mux1.IN20
in20[15] => Mux0.IN20
in21[0] => Mux15.IN21
in21[1] => Mux14.IN21
in21[2] => Mux13.IN21
in21[3] => Mux12.IN21
in21[4] => Mux11.IN21
in21[5] => Mux10.IN21
in21[6] => Mux9.IN21
in21[7] => Mux8.IN21
in21[8] => Mux7.IN21
in21[9] => Mux6.IN21
in21[10] => Mux5.IN21
in21[11] => Mux4.IN21
in21[12] => Mux3.IN21
in21[13] => Mux2.IN21
in21[14] => Mux1.IN21
in21[15] => Mux0.IN21
in22[0] => Mux15.IN22
in22[1] => Mux14.IN22
in22[2] => Mux13.IN22
in22[3] => Mux12.IN22
in22[4] => Mux11.IN22
in22[5] => Mux10.IN22
in22[6] => Mux9.IN22
in22[7] => Mux8.IN22
in22[8] => Mux7.IN22
in22[9] => Mux6.IN22
in22[10] => Mux5.IN22
in22[11] => Mux4.IN22
in22[12] => Mux3.IN22
in22[13] => Mux2.IN22
in22[14] => Mux1.IN22
in22[15] => Mux0.IN22
in23[0] => Mux15.IN23
in23[1] => Mux14.IN23
in23[2] => Mux13.IN23
in23[3] => Mux12.IN23
in23[4] => Mux11.IN23
in23[5] => Mux10.IN23
in23[6] => Mux9.IN23
in23[7] => Mux8.IN23
in23[8] => Mux7.IN23
in23[9] => Mux6.IN23
in23[10] => Mux5.IN23
in23[11] => Mux4.IN23
in23[12] => Mux3.IN23
in23[13] => Mux2.IN23
in23[14] => Mux1.IN23
in23[15] => Mux0.IN23
in24[0] => Mux15.IN24
in24[1] => Mux14.IN24
in24[2] => Mux13.IN24
in24[3] => Mux12.IN24
in24[4] => Mux11.IN24
in24[5] => Mux10.IN24
in24[6] => Mux9.IN24
in24[7] => Mux8.IN24
in24[8] => Mux7.IN24
in24[9] => Mux6.IN24
in24[10] => Mux5.IN24
in24[11] => Mux4.IN24
in24[12] => Mux3.IN24
in24[13] => Mux2.IN24
in24[14] => Mux1.IN24
in24[15] => Mux0.IN24
in25[0] => Mux15.IN25
in25[1] => Mux14.IN25
in25[2] => Mux13.IN25
in25[3] => Mux12.IN25
in25[4] => Mux11.IN25
in25[5] => Mux10.IN25
in25[6] => Mux9.IN25
in25[7] => Mux8.IN25
in25[8] => Mux7.IN25
in25[9] => Mux6.IN25
in25[10] => Mux5.IN25
in25[11] => Mux4.IN25
in25[12] => Mux3.IN25
in25[13] => Mux2.IN25
in25[14] => Mux1.IN25
in25[15] => Mux0.IN25
in26[0] => Mux15.IN26
in26[1] => Mux14.IN26
in26[2] => Mux13.IN26
in26[3] => Mux12.IN26
in26[4] => Mux11.IN26
in26[5] => Mux10.IN26
in26[6] => Mux9.IN26
in26[7] => Mux8.IN26
in26[8] => Mux7.IN26
in26[9] => Mux6.IN26
in26[10] => Mux5.IN26
in26[11] => Mux4.IN26
in26[12] => Mux3.IN26
in26[13] => Mux2.IN26
in26[14] => Mux1.IN26
in26[15] => Mux0.IN26
in27[0] => Mux15.IN27
in27[1] => Mux14.IN27
in27[2] => Mux13.IN27
in27[3] => Mux12.IN27
in27[4] => Mux11.IN27
in27[5] => Mux10.IN27
in27[6] => Mux9.IN27
in27[7] => Mux8.IN27
in27[8] => Mux7.IN27
in27[9] => Mux6.IN27
in27[10] => Mux5.IN27
in27[11] => Mux4.IN27
in27[12] => Mux3.IN27
in27[13] => Mux2.IN27
in27[14] => Mux1.IN27
in27[15] => Mux0.IN27
in28[0] => Mux15.IN28
in28[1] => Mux14.IN28
in28[2] => Mux13.IN28
in28[3] => Mux12.IN28
in28[4] => Mux11.IN28
in28[5] => Mux10.IN28
in28[6] => Mux9.IN28
in28[7] => Mux8.IN28
in28[8] => Mux7.IN28
in28[9] => Mux6.IN28
in28[10] => Mux5.IN28
in28[11] => Mux4.IN28
in28[12] => Mux3.IN28
in28[13] => Mux2.IN28
in28[14] => Mux1.IN28
in28[15] => Mux0.IN28
in29[0] => Mux15.IN29
in29[1] => Mux14.IN29
in29[2] => Mux13.IN29
in29[3] => Mux12.IN29
in29[4] => Mux11.IN29
in29[5] => Mux10.IN29
in29[6] => Mux9.IN29
in29[7] => Mux8.IN29
in29[8] => Mux7.IN29
in29[9] => Mux6.IN29
in29[10] => Mux5.IN29
in29[11] => Mux4.IN29
in29[12] => Mux3.IN29
in29[13] => Mux2.IN29
in29[14] => Mux1.IN29
in29[15] => Mux0.IN29
in30[0] => Mux15.IN30
in30[1] => Mux14.IN30
in30[2] => Mux13.IN30
in30[3] => Mux12.IN30
in30[4] => Mux11.IN30
in30[5] => Mux10.IN30
in30[6] => Mux9.IN30
in30[7] => Mux8.IN30
in30[8] => Mux7.IN30
in30[9] => Mux6.IN30
in30[10] => Mux5.IN30
in30[11] => Mux4.IN30
in30[12] => Mux3.IN30
in30[13] => Mux2.IN30
in30[14] => Mux1.IN30
in30[15] => Mux0.IN30
in31[0] => Mux15.IN31
in31[1] => Mux14.IN31
in31[2] => Mux13.IN31
in31[3] => Mux12.IN31
in31[4] => Mux11.IN31
in31[5] => Mux10.IN31
in31[6] => Mux9.IN31
in31[7] => Mux8.IN31
in31[8] => Mux7.IN31
in31[9] => Mux6.IN31
in31[10] => Mux5.IN31
in31[11] => Mux4.IN31
in31[12] => Mux3.IN31
in31[13] => Mux2.IN31
in31[14] => Mux1.IN31
in31[15] => Mux0.IN31
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|decoder_4to16:load_sig
in_sig[0] => Decoder0.IN3
in_sig[1] => Decoder0.IN2
in_sig[2] => Decoder0.IN1
in_sig[3] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|decoder_3to8:increase_sig
in_sig[0] => Decoder0.IN2
in_sig[1] => Decoder0.IN1
in_sig[2] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|ALU:ALU_ins
clk => neg_sig.CLK
clk => prev_in1[0].CLK
clk => prev_in1[1].CLK
clk => prev_in1[2].CLK
clk => prev_in1[3].CLK
clk => prev_in1[4].CLK
clk => prev_in1[5].CLK
clk => prev_in1[6].CLK
clk => prev_in1[7].CLK
clk => prev_in1[8].CLK
clk => prev_in1[9].CLK
clk => prev_in1[10].CLK
clk => prev_in1[11].CLK
clk => prev_in1[12].CLK
clk => prev_in1[13].CLK
clk => prev_in1[14].CLK
clk => prev_in1[15].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => pos_sig.CLK
in1[0] => Mult0.IN15
in1[0] => Add0.IN16
in1[0] => Equal0.IN15
in1[0] => Add1.IN32
in1[0] => Div0.IN15
in1[0] => prev_in1.DATAA
in1[1] => Mult0.IN14
in1[1] => Add0.IN15
in1[1] => Equal0.IN14
in1[1] => Add1.IN31
in1[1] => Div0.IN14
in1[1] => prev_in1.DATAA
in1[2] => Mult0.IN13
in1[2] => Add0.IN14
in1[2] => Equal0.IN13
in1[2] => Add1.IN30
in1[2] => Div0.IN13
in1[2] => prev_in1.DATAA
in1[3] => Mult0.IN12
in1[3] => Add0.IN13
in1[3] => Equal0.IN12
in1[3] => Add1.IN29
in1[3] => Div0.IN12
in1[3] => prev_in1.DATAA
in1[4] => Mult0.IN11
in1[4] => Add0.IN12
in1[4] => Equal0.IN11
in1[4] => Add1.IN28
in1[4] => Div0.IN11
in1[4] => prev_in1.DATAA
in1[5] => Mult0.IN10
in1[5] => Add0.IN11
in1[5] => Equal0.IN10
in1[5] => Add1.IN27
in1[5] => Div0.IN10
in1[5] => prev_in1.DATAA
in1[6] => Mult0.IN9
in1[6] => Add0.IN10
in1[6] => Equal0.IN9
in1[6] => Add1.IN26
in1[6] => Div0.IN9
in1[6] => prev_in1.DATAA
in1[7] => Mult0.IN8
in1[7] => Add0.IN9
in1[7] => Equal0.IN8
in1[7] => Add1.IN25
in1[7] => Div0.IN8
in1[7] => prev_in1.DATAA
in1[8] => Mult0.IN7
in1[8] => Add0.IN8
in1[8] => Equal0.IN7
in1[8] => Add1.IN24
in1[8] => Div0.IN7
in1[8] => prev_in1.DATAA
in1[9] => Mult0.IN6
in1[9] => Add0.IN7
in1[9] => Equal0.IN6
in1[9] => Add1.IN23
in1[9] => Div0.IN6
in1[9] => prev_in1.DATAA
in1[10] => Mult0.IN5
in1[10] => Add0.IN6
in1[10] => Equal0.IN5
in1[10] => Add1.IN22
in1[10] => Div0.IN5
in1[10] => prev_in1.DATAA
in1[11] => Mult0.IN4
in1[11] => Add0.IN5
in1[11] => Equal0.IN4
in1[11] => Add1.IN21
in1[11] => Div0.IN4
in1[11] => prev_in1.DATAA
in1[12] => Mult0.IN3
in1[12] => Add0.IN4
in1[12] => Equal0.IN3
in1[12] => Add1.IN20
in1[12] => Div0.IN3
in1[12] => prev_in1.DATAA
in1[13] => Mult0.IN2
in1[13] => Add0.IN3
in1[13] => Equal0.IN2
in1[13] => Add1.IN19
in1[13] => Div0.IN2
in1[13] => prev_in1.DATAA
in1[14] => Mult0.IN1
in1[14] => Add0.IN2
in1[14] => Equal0.IN1
in1[14] => Add1.IN18
in1[14] => Div0.IN1
in1[14] => prev_in1.DATAA
in1[15] => Mult0.IN0
in1[15] => Add0.IN1
in1[15] => Equal0.IN0
in1[15] => Add1.IN17
in1[15] => Div0.IN0
in1[15] => prev_in1.DATAA
in2[0] => Mult0.IN31
in2[0] => Add0.IN32
in2[0] => Equal0.IN31
in2[0] => Div0.IN31
in2[0] => Add1.IN16
in2[1] => Mult0.IN30
in2[1] => Add0.IN31
in2[1] => Equal0.IN30
in2[1] => Div0.IN30
in2[1] => Add1.IN15
in2[2] => Mult0.IN29
in2[2] => Add0.IN30
in2[2] => Equal0.IN29
in2[2] => Div0.IN29
in2[2] => Add1.IN14
in2[3] => Mult0.IN28
in2[3] => Add0.IN29
in2[3] => Equal0.IN28
in2[3] => Div0.IN28
in2[3] => Add1.IN13
in2[4] => Mult0.IN27
in2[4] => Add0.IN28
in2[4] => Equal0.IN27
in2[4] => Div0.IN27
in2[4] => Add1.IN12
in2[5] => Mult0.IN26
in2[5] => Add0.IN27
in2[5] => Equal0.IN26
in2[5] => Div0.IN26
in2[5] => Add1.IN11
in2[6] => Mult0.IN25
in2[6] => Add0.IN26
in2[6] => Equal0.IN25
in2[6] => Div0.IN25
in2[6] => Add1.IN10
in2[7] => Mult0.IN24
in2[7] => Add0.IN25
in2[7] => Equal0.IN24
in2[7] => Div0.IN24
in2[7] => Add1.IN9
in2[8] => Mult0.IN23
in2[8] => Add0.IN24
in2[8] => Equal0.IN23
in2[8] => Div0.IN23
in2[8] => Add1.IN8
in2[9] => Mult0.IN22
in2[9] => Add0.IN23
in2[9] => Equal0.IN22
in2[9] => Div0.IN22
in2[9] => Add1.IN7
in2[10] => Mult0.IN21
in2[10] => Add0.IN22
in2[10] => Equal0.IN21
in2[10] => Div0.IN21
in2[10] => Add1.IN6
in2[11] => Mult0.IN20
in2[11] => Add0.IN21
in2[11] => Equal0.IN20
in2[11] => Div0.IN20
in2[11] => Add1.IN5
in2[12] => Mult0.IN19
in2[12] => Add0.IN20
in2[12] => Equal0.IN19
in2[12] => Div0.IN19
in2[12] => Add1.IN4
in2[13] => Mult0.IN18
in2[13] => Add0.IN19
in2[13] => Equal0.IN18
in2[13] => Div0.IN18
in2[13] => Add1.IN3
in2[14] => Mult0.IN17
in2[14] => Add0.IN18
in2[14] => Equal0.IN17
in2[14] => Div0.IN17
in2[14] => Add1.IN2
in2[15] => Mult0.IN16
in2[15] => Add0.IN17
in2[15] => Equal0.IN16
in2[15] => Div0.IN16
in2[15] => Add1.IN1
alu_control[0] => Mux0.IN9
alu_control[0] => Mux1.IN9
alu_control[0] => Mux2.IN9
alu_control[0] => Mux3.IN9
alu_control[0] => Mux4.IN9
alu_control[0] => Mux5.IN9
alu_control[0] => Mux6.IN9
alu_control[0] => Mux7.IN9
alu_control[0] => Mux8.IN9
alu_control[0] => Mux9.IN9
alu_control[0] => Mux10.IN9
alu_control[0] => Mux11.IN9
alu_control[0] => Mux12.IN9
alu_control[0] => Mux13.IN9
alu_control[0] => Mux14.IN9
alu_control[0] => Mux15.IN9
alu_control[0] => Decoder0.IN2
alu_control[1] => Mux0.IN8
alu_control[1] => Mux1.IN8
alu_control[1] => Mux2.IN8
alu_control[1] => Mux3.IN8
alu_control[1] => Mux4.IN8
alu_control[1] => Mux5.IN8
alu_control[1] => Mux6.IN8
alu_control[1] => Mux7.IN8
alu_control[1] => Mux8.IN8
alu_control[1] => Mux9.IN8
alu_control[1] => Mux10.IN8
alu_control[1] => Mux11.IN8
alu_control[1] => Mux12.IN8
alu_control[1] => Mux13.IN8
alu_control[1] => Mux14.IN8
alu_control[1] => Mux15.IN8
alu_control[1] => Decoder0.IN1
alu_control[2] => Mux0.IN7
alu_control[2] => Mux1.IN7
alu_control[2] => Mux2.IN7
alu_control[2] => Mux3.IN7
alu_control[2] => Mux4.IN7
alu_control[2] => Mux5.IN7
alu_control[2] => Mux6.IN7
alu_control[2] => Mux7.IN7
alu_control[2] => Mux8.IN7
alu_control[2] => Mux9.IN7
alu_control[2] => Mux10.IN7
alu_control[2] => Mux11.IN7
alu_control[2] => Mux12.IN7
alu_control[2] => Mux13.IN7
alu_control[2] => Mux14.IN7
alu_control[2] => Mux15.IN7
alu_control[2] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zflag <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ac_load <= ac_load.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|control_unit:CU
clk => dram_write[0]~reg0.CLK
clk => dram_write[1]~reg0.CLK
clk => dram_read[0]~reg0.CLK
clk => dram_read[1]~reg0.CLK
clk => iram_write~reg0.CLK
clk => iram_read~reg0.CLK
clk => dec_ac~reg0.CLK
clk => clear_ac~reg0.CLK
clk => rst_PC~reg0.CLK
clk => busy_sig~reg0.CLK
clk => inc_decode_sig[0]~reg0.CLK
clk => inc_decode_sig[1]~reg0.CLK
clk => inc_decode_sig[2]~reg0.CLK
clk => alu_sig[0]~reg0.CLK
clk => alu_sig[1]~reg0.CLK
clk => alu_sig[2]~reg0.CLK
clk => load_decode_sig[0]~reg0.CLK
clk => load_decode_sig[1]~reg0.CLK
clk => load_decode_sig[2]~reg0.CLK
clk => load_decode_sig[3]~reg0.CLK
clk => mux_sig[0]~reg0.CLK
clk => mux_sig[1]~reg0.CLK
clk => mux_sig[2]~reg0.CLK
clk => mux_sig[3]~reg0.CLK
clk => mux_sig[4]~reg0.CLK
clk => state~1.DATAIN
instruction[0] => Decoder0.IN3
instruction[0] => Equal0.IN7
instruction[0] => Equal1.IN7
instruction[0] => Equal2.IN7
instruction[0] => Equal3.IN7
instruction[0] => Equal4.IN7
instruction[0] => Equal5.IN7
instruction[0] => Equal6.IN7
instruction[1] => Decoder0.IN2
instruction[1] => Equal0.IN6
instruction[1] => Equal1.IN6
instruction[1] => Equal2.IN6
instruction[1] => Equal3.IN6
instruction[1] => Equal4.IN6
instruction[1] => Equal5.IN6
instruction[1] => Equal6.IN6
instruction[2] => Decoder0.IN1
instruction[2] => Equal0.IN5
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN5
instruction[2] => Equal3.IN5
instruction[2] => Equal4.IN5
instruction[2] => Equal5.IN5
instruction[2] => Equal6.IN5
instruction[3] => Decoder0.IN0
instruction[3] => Equal0.IN4
instruction[3] => Equal1.IN4
instruction[3] => Equal2.IN4
instruction[3] => Equal3.IN4
instruction[3] => Equal4.IN4
instruction[3] => Equal5.IN4
instruction[3] => Equal6.IN4
instruction[4] => Decoder2.IN3
instruction[4] => Mux0.IN19
instruction[5] => Decoder2.IN2
instruction[5] => Mux0.IN18
instruction[6] => Decoder2.IN1
instruction[6] => Mux0.IN17
instruction[7] => Decoder2.IN0
instruction[7] => Mux0.IN16
zflag => Decoder1.IN0
start_sig => Selector3.IN4
start_sig => rst_PC.DATAB
start_sig => Selector0.IN5
busy_sig <= busy_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[0] <= mux_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[1] <= mux_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[2] <= mux_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[3] <= mux_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[4] <= mux_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[0] <= load_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[1] <= load_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[2] <= load_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[3] <= load_decode_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[0] <= alu_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[1] <= alu_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[2] <= alu_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_PC <= rst_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[0] <= inc_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[1] <= inc_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[2] <= inc_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_ac <= clear_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_ac <= dec_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_read <= iram_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_write <= iram_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[0] <= dram_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[1] <= dram_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[0] <= dram_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[1] <= dram_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noc[0] => Equal7.IN0
noc[0] => Equal8.IN2
noc[0] => Equal9.IN1
noc[1] => Equal7.IN2
noc[1] => Equal8.IN0
noc[1] => Equal9.IN0
noc[2] => Equal7.IN1
noc[2] => Equal8.IN1
noc[2] => Equal9.IN2


|top|clock_divider:clk_div
i_clk => o_clk~reg0.CLK
i_clk => count[0].CLK
i_clk => count[1].CLK
i_clk => count[2].CLK
i_clk => count[3].CLK
i_clk => count[4].CLK
i_clk => count[5].CLK
i_clk => count[6].CLK
i_clk => count[7].CLK
i_clk => count[8].CLK
i_clk => count[9].CLK
i_clk => count[10].CLK
i_clk => count[11].CLK
i_clk => count[12].CLK
i_clk => count[13].CLK
i_clk => count[14].CLK
i_clk => count[15].CLK
i_clk => count[16].CLK
i_clk => count[17].CLK
i_clk => count[18].CLK
i_clk => count[19].CLK
i_clk => count[20].CLK
i_clk => count[21].CLK
i_clk => count[22].CLK
i_clk => count[23].CLK
i_clk => count[24].CLK
i_clk => count[25].CLK
i_clk => count[26].CLK
i_clk => count[27].CLK
i_clk => count[28].CLK
i_clk => count[29].CLK
i_clk => count[30].CLK
i_clk => count[31].CLK
o_clk <= o_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


