# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/onfi_controller.vhd" \
"../../../../project_3.srcs/sources_1/imports/hls4ml_prj/test_tb.vhd" \

# Do not sort compile order
nosort
