Source Block: hdl/library/axi_ad9162/axi_ad9162.v@89:99@HdlIdDef
    
    
    
    // internal clocks and resets
    
    wire              dac_rst;
    wire              up_clk;
    wire              up_rstn;
    
    // internal signals
    

Diff Content:
- 94     wire              dac_rst;

Clone Blocks:
