
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001740c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a4c  080175d0  080175d0  000275d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801801c  0801801c  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801801c  0801801c  0002801c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018024  08018024  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08018024  08018024  00028024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801802c  0801802c  0002802c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018030  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002f908  200001e0  0801820c  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2002fae8  0801820c  0003fae8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00038bd7  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007c43  00000000  00000000  00068de3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021b0  00000000  00000000  00070a28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ee0  00000000  00000000  00072bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00037699  00000000  00000000  00074ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00025b13  00000000  00000000  000ac151  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001124a6  00000000  00000000  000d1c64  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e410a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a360  00000000  00000000  001e4188  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080175b4 	.word	0x080175b4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080175b4 	.word	0x080175b4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f007 fa88 	bl	80084ec <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2002d5e0 	.word	0x2002d5e0

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f007 fa70 	bl	80084ec <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2002d5e0 	.word	0x2002d5e0

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f007 f8f9 	bl	8008218 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f005 fe60 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f005 fe5a 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f005 fe54 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f005 fe4e 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f005 fe48 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f005 fe42 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f005 fe3c 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f005 fe36 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f005 fe30 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f005 fe2a 	bl	8006cec <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f005 fe1e 	bl	8006cec <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f005 fe18 	bl	8006cec <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f013 f9d1 	bl	80144d0 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_r;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), total_distance_(0){}
 8001154:	b490      	push	{r4, r7}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	f04f 0300 	mov.w	r3, #0
 8001162:	f04f 0400 	mov.w	r4, #0
 8001166:	e9c2 3400 	strd	r3, r4, [r2]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	f04f 0400 	mov.w	r4, #0
 8001174:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	f04f 0300 	mov.w	r3, #0
 800117e:	f04f 0400 	mov.w	r4, #0
 8001182:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	f04f 0300 	mov.w	r3, #0
 800118c:	f04f 0400 	mov.w	r4, #0
 8001190:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	f04f 0400 	mov.w	r4, #0
 800119e:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	f04f 0400 	mov.w	r4, #0
 80011ac:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc90      	pop	{r4, r7}
 80011ba:	4770      	bx	lr

080011bc <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011c4:	213c      	movs	r1, #60	; 0x3c
 80011c6:	4809      	ldr	r0, [pc, #36]	; (80011ec <_ZN7Encoder4initEv+0x30>)
 80011c8:	f00b f828 	bl	800c21c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011cc:	213c      	movs	r1, #60	; 0x3c
 80011ce:	4808      	ldr	r0, [pc, #32]	; (80011f0 <_ZN7Encoder4initEv+0x34>)
 80011d0:	f00b f824 	bl	800c21c <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <_ZN7Encoder4initEv+0x38>)
 80011d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011da:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <_ZN7Encoder4initEv+0x3c>)
 80011de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	2002d834 	.word	0x2002d834
 80011f0:	2002d518 	.word	0x2002d518
 80011f4:	40010000 	.word	0x40010000
 80011f8:	40010400 	.word	0x40010400
 80011fc:	00000000 	.word	0x00000000

08001200 <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	cnt_l_ = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001208:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <_ZN7Encoder9updateCntEv+0x138>)
 800120a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001214:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800133c <_ZN7Encoder9updateCntEv+0x13c>
 8001218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800121c:	ee17 0a90 	vmov	r0, s15
 8001220:	f7ff f9aa 	bl	8000578 <__aeabi_f2d>
 8001224:	a340      	add	r3, pc, #256	; (adr r3, 8001328 <_ZN7Encoder9updateCntEv+0x128>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff f9fd 	bl	8000628 <__aeabi_dmul>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r_ = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001238:	4b41      	ldr	r3, [pc, #260]	; (8001340 <_ZN7Encoder9updateCntEv+0x140>)
 800123a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123c:	ee07 3a90 	vmov	s15, r3
 8001240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001244:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800133c <_ZN7Encoder9updateCntEv+0x13c>
 8001248:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800124c:	ee17 0a90 	vmov	r0, s15
 8001250:	f7ff f992 	bl	8000578 <__aeabi_f2d>
 8001254:	a334      	add	r3, pc, #208	; (adr r3, 8001328 <_ZN7Encoder9updateCntEv+0x128>)
 8001256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125a:	f7ff f9e5 	bl	8000628 <__aeabi_dmul>
 800125e:	4603      	mov	r3, r0
 8001260:	460c      	mov	r4, r1
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	e9c2 3402 	strd	r3, r4, [r2, #8]

	total_cnt_l_ += cnt_l_;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001274:	461a      	mov	r2, r3
 8001276:	4623      	mov	r3, r4
 8001278:	f7ff f820 	bl	80002bc <__adddf3>
 800127c:	4603      	mov	r3, r0
 800127e:	460c      	mov	r4, r1
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	e9c2 3406 	strd	r3, r4, [r2, #24]
	total_cnt_r_ += cnt_r_;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001292:	461a      	mov	r2, r3
 8001294:	4623      	mov	r3, r4
 8001296:	f7ff f811 	bl	80002bc <__adddf3>
 800129a:	4603      	mov	r3, r0
 800129c:	460c      	mov	r4, r1
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	e9c2 3408 	strd	r3, r4, [r2, #32]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4623      	mov	r3, r4
 80012b4:	f7ff f802 	bl	80002bc <__adddf3>
 80012b8:	4603      	mov	r3, r0
 80012ba:	460c      	mov	r4, r1
 80012bc:	4618      	mov	r0, r3
 80012be:	4621      	mov	r1, r4
 80012c0:	a31b      	add	r3, pc, #108	; (adr r3, 8001330 <_ZN7Encoder9updateCntEv+0x130>)
 80012c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c6:	f7ff f9af 	bl	8000628 <__aeabi_dmul>
 80012ca:	4603      	mov	r3, r0
 80012cc:	460c      	mov	r4, r1
 80012ce:	4618      	mov	r0, r3
 80012d0:	4621      	mov	r1, r4
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012da:	f7ff facf 	bl	800087c <__aeabi_ddiv>
 80012de:	4603      	mov	r3, r0
 80012e0:	460c      	mov	r4, r1
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	total_distance_ += distance_;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4623      	mov	r3, r4
 80012f8:	f7fe ffe0 	bl	80002bc <__adddf3>
 80012fc:	4603      	mov	r3, r0
 80012fe:	460c      	mov	r4, r1
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	monitor_distance = distance_;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800130c:	4618      	mov	r0, r3
 800130e:	4621      	mov	r1, r4
 8001310:	f7ff fc82 	bl	8000c18 <__aeabi_d2f>
 8001314:	4602      	mov	r2, r0
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <_ZN7Encoder9updateCntEv+0x144>)
 8001318:	601a      	str	r2, [r3, #0]
}
 800131a:	bf00      	nop
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	bd90      	pop	{r4, r7, pc}
 8001322:	bf00      	nop
 8001324:	f3af 8000 	nop.w
 8001328:	e9a19657 	.word	0xe9a19657
 800132c:	3ff224a8 	.word	0x3ff224a8
 8001330:	1ab1d998 	.word	0x1ab1d998
 8001334:	3f7830b5 	.word	0x3f7830b5
 8001338:	40010000 	.word	0x40010000
 800133c:	47000000 	.word	0x47000000
 8001340:	40010400 	.word	0x40010400
 8001344:	200001fc 	.word	0x200001fc

08001348 <_ZN7Encoder6getCntERdS0_>:

void Encoder::getCnt(double &cnt_l, double &cnt_r)
{
 8001348:	b490      	push	{r4, r7}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	e9d3 3400 	ldrd	r3, r4, [r3]
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r = cnt_r_;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	e9c2 3400 	strd	r3, r4, [r2]
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bc90      	pop	{r4, r7}
 8001374:	4770      	bx	lr

08001376 <_ZN7Encoder11getDistanceEv>:

double Encoder::getDistance()
{
 8001376:	b490      	push	{r4, r7}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
	return distance_;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001384:	ec44 3b17 	vmov	d7, r3, r4
}
 8001388:	eeb0 0a47 	vmov.f32	s0, s14
 800138c:	eef0 0a67 	vmov.f32	s1, s15
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bc90      	pop	{r4, r7}
 8001396:	4770      	bx	lr

08001398 <_ZN7Encoder13clearDistanceEv>:
{
	return total_distance_;
}

void Encoder::clearDistance()
{
 8001398:	b490      	push	{r4, r7}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	distance_ = 0;
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	f04f 0300 	mov.w	r3, #0
 80013a6:	f04f 0400 	mov.w	r4, #0
 80013aa:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc90      	pop	{r4, r7}
 80013b6:	4770      	bx	lr

080013b8 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 80013b8:	b490      	push	{r4, r7}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	f04f 0400 	mov.w	r4, #0
 80013ca:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r_ = 0;
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	f04f 0300 	mov.w	r3, #0
 80013d4:	f04f 0400 	mov.w	r4, #0
 80013d8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	TIM1 -> CNT = CNT_OFFSET;
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <_ZN7Encoder8clearCntEv+0x4c>)
 80013de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <_ZN7Encoder8clearCntEv+0x50>)
 80013e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	f04f 0300 	mov.w	r3, #0
 80013f2:	f04f 0400 	mov.w	r4, #0
 80013f6:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc90      	pop	{r4, r7}
 8001402:	4770      	bx	lr
 8001404:	40010000 	.word	0x40010000
 8001408:	40010400 	.word	0x40010400

0800140c <_ZN7Encoder13clearTotalCntEv>:
{
	return (total_cnt_l_ + total_cnt_r_) / 2;
}

void Encoder::clearTotalCnt()
{
 800140c:	b490      	push	{r4, r7}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	total_cnt_l_ = 0;
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	f04f 0400 	mov.w	r4, #0
 800141e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	total_cnt_r_ = 0;
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	f04f 0400 	mov.w	r4, #0
 800142c:	e9c2 3408 	strd	r3, r4, [r2, #32]
	total_distance_ = 0;
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	f04f 0400 	mov.w	r4, #0
 800143a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bc90      	pop	{r4, r7}
 8001446:	4770      	bx	lr

08001448 <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001456:	6839      	ldr	r1, [r7, #0]
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 fa37 	bl	80018cc <create_path>

	fopen_folder_and_file();	//
 800145e:	f000 fa4b 	bl	80018f8 <fopen_folder_and_file>

	return ret;
 8001462:	7bfb      	ldrb	r3, [r7, #15]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 8001476:	4804      	ldr	r0, [pc, #16]	; (8001488 <user_fclose+0x1c>)
 8001478:	f00f fc2a 	bl	8010cd0 <f_close>

	return ret;
 800147c:	79fb      	ldrb	r3, [r7, #7]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	2002c424 	.word	0x2002c424

0800148c <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 800148c:	b590      	push	{r4, r7, lr}
 800148e:	b087      	sub	sp, #28
 8001490:	af02      	add	r7, sp, #8
 8001492:	4603      	mov	r3, r0
 8001494:	6039      	str	r1, [r7, #0]
 8001496:	80fb      	strh	r3, [r7, #6]
 8001498:	4613      	mov	r3, r2
 800149a:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80014a0:	2300      	movs	r3, #0
 80014a2:	81fb      	strh	r3, [r7, #14]
 80014a4:	e030      	b.n	8001508 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80014a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f860 	bl	8000578 <__aeabi_f2d>
 80014b8:	4603      	mov	r3, r0
 80014ba:	460c      	mov	r4, r1
 80014bc:	e9cd 3400 	strd	r3, r4, [sp]
 80014c0:	4a17      	ldr	r2, [pc, #92]	; (8001520 <sd_write_float+0x94>)
 80014c2:	2180      	movs	r1, #128	; 0x80
 80014c4:	4817      	ldr	r0, [pc, #92]	; (8001524 <sd_write_float+0x98>)
 80014c6:	f012 f873 	bl	80135b0 <sniprintf>

		if(state == ADD_WRITE){
 80014ca:	797b      	ldrb	r3, [r7, #5]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d106      	bne.n	80014de <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 80014d0:	4b15      	ldr	r3, [pc, #84]	; (8001528 <sd_write_float+0x9c>)
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	4619      	mov	r1, r3
 80014d6:	4814      	ldr	r0, [pc, #80]	; (8001528 <sd_write_float+0x9c>)
 80014d8:	f00f fc6e 	bl	8010db8 <f_lseek>
 80014dc:	e003      	b.n	80014e6 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 80014de:	2100      	movs	r1, #0
 80014e0:	4811      	ldr	r0, [pc, #68]	; (8001528 <sd_write_float+0x9c>)
 80014e2:	f00f fc69 	bl	8010db8 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80014e6:	480f      	ldr	r0, [pc, #60]	; (8001524 <sd_write_float+0x98>)
 80014e8:	f7fe fe8a 	bl	8000200 <strlen>
 80014ec:	4602      	mov	r2, r0
 80014ee:	4b0f      	ldr	r3, [pc, #60]	; (800152c <sd_write_float+0xa0>)
 80014f0:	490c      	ldr	r1, [pc, #48]	; (8001524 <sd_write_float+0x98>)
 80014f2:	480d      	ldr	r0, [pc, #52]	; (8001528 <sd_write_float+0x9c>)
 80014f4:	f00f f9d7 	bl	80108a6 <f_write>

		bufclear();	//
 80014f8:	f000 fa18 	bl	800192c <bufclear>
	for(short i = 0 ; i < size; i++){
 80014fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001500:	b29b      	uxth	r3, r3
 8001502:	3301      	adds	r3, #1
 8001504:	b29b      	uxth	r3, r3
 8001506:	81fb      	strh	r3, [r7, #14]
 8001508:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800150c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001510:	429a      	cmp	r2, r3
 8001512:	dbc8      	blt.n	80014a6 <sd_write_float+0x1a>
	}
	return ret;
 8001514:	7b7b      	ldrb	r3, [r7, #13]
}
 8001516:	4618      	mov	r0, r3
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}
 800151e:	bf00      	nop
 8001520:	080175d0 	.word	0x080175d0
 8001524:	2002c394 	.word	0x2002c394
 8001528:	2002c424 	.word	0x2002c424
 800152c:	2002c414 	.word	0x2002c414

08001530 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b089      	sub	sp, #36	; 0x24
 8001534:	af02      	add	r7, sp, #8
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	4613      	mov	r3, r2
 800153e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001544:	68b9      	ldr	r1, [r7, #8]
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f000 f9c0 	bl	80018cc <create_path>

	if(state == OVER_WRITE){
 800154c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001550:	2b00      	cmp	r3, #0
 8001552:	d108      	bne.n	8001566 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001554:	4822      	ldr	r0, [pc, #136]	; (80015e0 <sd_write_array_float+0xb0>)
 8001556:	f00f fbe5 	bl	8010d24 <f_chdir>
		f_unlink(filepath);	//	
 800155a:	4822      	ldr	r0, [pc, #136]	; (80015e4 <sd_write_array_float+0xb4>)
 800155c:	f00f fe50 	bl	8011200 <f_unlink>
		f_chdir("..");
 8001560:	4821      	ldr	r0, [pc, #132]	; (80015e8 <sd_write_array_float+0xb8>)
 8001562:	f00f fbdf 	bl	8010d24 <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001566:	f000 f9c7 	bl	80018f8 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800156a:	2300      	movs	r3, #0
 800156c:	82fb      	strh	r3, [r7, #22]
 800156e:	e028      	b.n	80015c2 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001570:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	4413      	add	r3, r2
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe fffb 	bl	8000578 <__aeabi_f2d>
 8001582:	4603      	mov	r3, r0
 8001584:	460c      	mov	r4, r1
 8001586:	e9cd 3400 	strd	r3, r4, [sp]
 800158a:	4a18      	ldr	r2, [pc, #96]	; (80015ec <sd_write_array_float+0xbc>)
 800158c:	2180      	movs	r1, #128	; 0x80
 800158e:	4818      	ldr	r0, [pc, #96]	; (80015f0 <sd_write_array_float+0xc0>)
 8001590:	f012 f80e 	bl	80135b0 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001594:	4b17      	ldr	r3, [pc, #92]	; (80015f4 <sd_write_array_float+0xc4>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	4619      	mov	r1, r3
 800159a:	4816      	ldr	r0, [pc, #88]	; (80015f4 <sd_write_array_float+0xc4>)
 800159c:	f00f fc0c 	bl	8010db8 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 80015a0:	4813      	ldr	r0, [pc, #76]	; (80015f0 <sd_write_array_float+0xc0>)
 80015a2:	f7fe fe2d 	bl	8000200 <strlen>
 80015a6:	4602      	mov	r2, r0
 80015a8:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <sd_write_array_float+0xc8>)
 80015aa:	4911      	ldr	r1, [pc, #68]	; (80015f0 <sd_write_array_float+0xc0>)
 80015ac:	4811      	ldr	r0, [pc, #68]	; (80015f4 <sd_write_array_float+0xc4>)
 80015ae:	f00f f97a 	bl	80108a6 <f_write>

		bufclear();	//	
 80015b2:	f000 f9bb 	bl	800192c <bufclear>
	for(short i = 0 ; i < size; i++){
 80015b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	3301      	adds	r3, #1
 80015be:	b29b      	uxth	r3, r3
 80015c0:	82fb      	strh	r3, [r7, #22]
 80015c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80015c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbd0      	blt.n	8001570 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 80015ce:	4809      	ldr	r0, [pc, #36]	; (80015f4 <sd_write_array_float+0xc4>)
 80015d0:	f00f fb7e 	bl	8010cd0 <f_close>

	return ret;
 80015d4:	7d7b      	ldrb	r3, [r7, #21]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	371c      	adds	r7, #28
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd90      	pop	{r4, r7, pc}
 80015de:	bf00      	nop
 80015e0:	2002c294 	.word	0x2002c294
 80015e4:	2002b154 	.word	0x2002b154
 80015e8:	080175ec 	.word	0x080175ec
 80015ec:	080175d0 	.word	0x080175d0
 80015f0:	2002c394 	.word	0x2002c394
 80015f4:	2002c424 	.word	0x2002c424
 80015f8:	2002c414 	.word	0x2002c414

080015fc <sd_write_array_double>:
//* SD
//* char *, char *, short, double *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data, char state){
 80015fc:	b590      	push	{r4, r7, lr}
 80015fe:	b089      	sub	sp, #36	; 0x24
 8001600:	af02      	add	r7, sp, #8
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	603b      	str	r3, [r7, #0]
 8001608:	4613      	mov	r3, r2
 800160a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001610:	68b9      	ldr	r1, [r7, #8]
 8001612:	68f8      	ldr	r0, [r7, #12]
 8001614:	f000 f95a 	bl	80018cc <create_path>

	if(state == OVER_WRITE){
 8001618:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800161c:	2b00      	cmp	r3, #0
 800161e:	d108      	bne.n	8001632 <sd_write_array_double+0x36>
		f_chdir(dirpath);
 8001620:	4820      	ldr	r0, [pc, #128]	; (80016a4 <sd_write_array_double+0xa8>)
 8001622:	f00f fb7f 	bl	8010d24 <f_chdir>
		f_unlink(filepath);	//	
 8001626:	4820      	ldr	r0, [pc, #128]	; (80016a8 <sd_write_array_double+0xac>)
 8001628:	f00f fdea 	bl	8011200 <f_unlink>
		f_chdir("..");
 800162c:	481f      	ldr	r0, [pc, #124]	; (80016ac <sd_write_array_double+0xb0>)
 800162e:	f00f fb79 	bl	8010d24 <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001632:	f000 f961 	bl	80018f8 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001636:	2300      	movs	r3, #0
 8001638:	82fb      	strh	r3, [r7, #22]
 800163a:	e024      	b.n	8001686 <sd_write_array_double+0x8a>
		snprintf(buffer, BUFF_SIZE, "%lf\n", *(data + i));	//doublestring
 800163c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	4413      	add	r3, r2
 8001646:	e9d3 3400 	ldrd	r3, r4, [r3]
 800164a:	e9cd 3400 	strd	r3, r4, [sp]
 800164e:	4a18      	ldr	r2, [pc, #96]	; (80016b0 <sd_write_array_double+0xb4>)
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	4818      	ldr	r0, [pc, #96]	; (80016b4 <sd_write_array_double+0xb8>)
 8001654:	f011 ffac 	bl	80135b0 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001658:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <sd_write_array_double+0xbc>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	4619      	mov	r1, r3
 800165e:	4816      	ldr	r0, [pc, #88]	; (80016b8 <sd_write_array_double+0xbc>)
 8001660:	f00f fbaa 	bl	8010db8 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001664:	4813      	ldr	r0, [pc, #76]	; (80016b4 <sd_write_array_double+0xb8>)
 8001666:	f7fe fdcb 	bl	8000200 <strlen>
 800166a:	4602      	mov	r2, r0
 800166c:	4b13      	ldr	r3, [pc, #76]	; (80016bc <sd_write_array_double+0xc0>)
 800166e:	4911      	ldr	r1, [pc, #68]	; (80016b4 <sd_write_array_double+0xb8>)
 8001670:	4811      	ldr	r0, [pc, #68]	; (80016b8 <sd_write_array_double+0xbc>)
 8001672:	f00f f918 	bl	80108a6 <f_write>

		bufclear();	//	
 8001676:	f000 f959 	bl	800192c <bufclear>
	for(short i = 0 ; i < size; i++){
 800167a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800167e:	b29b      	uxth	r3, r3
 8001680:	3301      	adds	r3, #1
 8001682:	b29b      	uxth	r3, r3
 8001684:	82fb      	strh	r3, [r7, #22]
 8001686:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800168a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800168e:	429a      	cmp	r2, r3
 8001690:	dbd4      	blt.n	800163c <sd_write_array_double+0x40>
	}

	f_close(&fil);	//	
 8001692:	4809      	ldr	r0, [pc, #36]	; (80016b8 <sd_write_array_double+0xbc>)
 8001694:	f00f fb1c 	bl	8010cd0 <f_close>

	return ret;
 8001698:	7d7b      	ldrb	r3, [r7, #21]
}
 800169a:	4618      	mov	r0, r3
 800169c:	371c      	adds	r7, #28
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd90      	pop	{r4, r7, pc}
 80016a2:	bf00      	nop
 80016a4:	2002c294 	.word	0x2002c294
 80016a8:	2002b154 	.word	0x2002b154
 80016ac:	080175ec 	.word	0x080175ec
 80016b0:	080175e0 	.word	0x080175e0
 80016b4:	2002c394 	.word	0x2002c394
 80016b8:	2002c424 	.word	0x2002c424
 80016bc:	2002c414 	.word	0x2002c414

080016c0 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	4613      	mov	r3, r2
 80016ce:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016d8:	68b9      	ldr	r1, [r7, #8]
 80016da:	68f8      	ldr	r0, [r7, #12]
 80016dc:	f000 f8f6 	bl	80018cc <create_path>
	fopen_folder_and_file();	//
 80016e0:	f000 f90a 	bl	80018f8 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016e4:	e019      	b.n	800171a <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 80016e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	4413      	add	r3, r2
 80016f0:	461a      	mov	r2, r3
 80016f2:	4913      	ldr	r1, [pc, #76]	; (8001740 <sd_read_array_double+0x80>)
 80016f4:	4813      	ldr	r0, [pc, #76]	; (8001744 <sd_read_array_double+0x84>)
 80016f6:	f011 ffaf 	bl	8013658 <siscanf>
		i++;
 80016fa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016fe:	b29b      	uxth	r3, r3
 8001700:	3301      	adds	r3, #1
 8001702:	b29b      	uxth	r3, r3
 8001704:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001706:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800170a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800170e:	429a      	cmp	r2, r3
 8001710:	db03      	blt.n	800171a <sd_read_array_double+0x5a>
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	3b01      	subs	r3, #1
 8001716:	b29b      	uxth	r3, r3
 8001718:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800171a:	4a0b      	ldr	r2, [pc, #44]	; (8001748 <sd_read_array_double+0x88>)
 800171c:	2180      	movs	r1, #128	; 0x80
 800171e:	4809      	ldr	r0, [pc, #36]	; (8001744 <sd_read_array_double+0x84>)
 8001720:	f00f ff4c 	bl	80115bc <f_gets>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1dd      	bne.n	80016e6 <sd_read_array_double+0x26>

	}

	bufclear();	//
 800172a:	f000 f8ff 	bl	800192c <bufclear>

	f_close(&fil);	//
 800172e:	4806      	ldr	r0, [pc, #24]	; (8001748 <sd_read_array_double+0x88>)
 8001730:	f00f face 	bl	8010cd0 <f_close>

	return ret;
 8001734:	7d7b      	ldrb	r3, [r7, #21]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	080175e8 	.word	0x080175e8
 8001744:	2002c394 	.word	0x2002c394
 8001748:	2002c424 	.word	0x2002c424

0800174c <sd_write_array_int>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_int(const char *p_folder_name, const char *p_file_name, short size, int *data, char state){
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	4613      	mov	r3, r2
 800175a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f8b2 	bl	80018cc <create_path>

	if(state == OVER_WRITE){
 8001768:	f897 3020 	ldrb.w	r3, [r7, #32]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d108      	bne.n	8001782 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001770:	481e      	ldr	r0, [pc, #120]	; (80017ec <sd_write_array_int+0xa0>)
 8001772:	f00f fad7 	bl	8010d24 <f_chdir>
		f_unlink(filepath);	//
 8001776:	481e      	ldr	r0, [pc, #120]	; (80017f0 <sd_write_array_int+0xa4>)
 8001778:	f00f fd42 	bl	8011200 <f_unlink>
		f_chdir("..");
 800177c:	481d      	ldr	r0, [pc, #116]	; (80017f4 <sd_write_array_int+0xa8>)
 800177e:	f00f fad1 	bl	8010d24 <f_chdir>
	}

	fopen_folder_and_file();	//
 8001782:	f000 f8b9 	bl	80018f8 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001786:	2300      	movs	r3, #0
 8001788:	82fb      	strh	r3, [r7, #22]
 800178a:	e021      	b.n	80017d0 <sd_write_array_int+0x84>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatstring
 800178c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	4413      	add	r3, r2
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a17      	ldr	r2, [pc, #92]	; (80017f8 <sd_write_array_int+0xac>)
 800179a:	2180      	movs	r1, #128	; 0x80
 800179c:	4817      	ldr	r0, [pc, #92]	; (80017fc <sd_write_array_int+0xb0>)
 800179e:	f011 ff07 	bl	80135b0 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//
		}
*/
		f_lseek(&fil, f_size(&fil));	//
 80017a2:	4b17      	ldr	r3, [pc, #92]	; (8001800 <sd_write_array_int+0xb4>)
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	4619      	mov	r1, r3
 80017a8:	4815      	ldr	r0, [pc, #84]	; (8001800 <sd_write_array_int+0xb4>)
 80017aa:	f00f fb05 	bl	8010db8 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80017ae:	4813      	ldr	r0, [pc, #76]	; (80017fc <sd_write_array_int+0xb0>)
 80017b0:	f7fe fd26 	bl	8000200 <strlen>
 80017b4:	4602      	mov	r2, r0
 80017b6:	4b13      	ldr	r3, [pc, #76]	; (8001804 <sd_write_array_int+0xb8>)
 80017b8:	4910      	ldr	r1, [pc, #64]	; (80017fc <sd_write_array_int+0xb0>)
 80017ba:	4811      	ldr	r0, [pc, #68]	; (8001800 <sd_write_array_int+0xb4>)
 80017bc:	f00f f873 	bl	80108a6 <f_write>

		bufclear();	//
 80017c0:	f000 f8b4 	bl	800192c <bufclear>
	for(short i = 0 ; i < size; i++){
 80017c4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	3301      	adds	r3, #1
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	82fb      	strh	r3, [r7, #22]
 80017d0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80017d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017d8:	429a      	cmp	r2, r3
 80017da:	dbd7      	blt.n	800178c <sd_write_array_int+0x40>
	}

	f_close(&fil);	//
 80017dc:	4808      	ldr	r0, [pc, #32]	; (8001800 <sd_write_array_int+0xb4>)
 80017de:	f00f fa77 	bl	8010cd0 <f_close>

	return ret;
 80017e2:	7d7b      	ldrb	r3, [r7, #21]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	2002c294 	.word	0x2002c294
 80017f0:	2002b154 	.word	0x2002b154
 80017f4:	080175ec 	.word	0x080175ec
 80017f8:	080175f0 	.word	0x080175f0
 80017fc:	2002c394 	.word	0x2002c394
 8001800:	2002c424 	.word	0x2002c424
 8001804:	2002c414 	.word	0x2002c414

08001808 <sd_read_array_int>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_int(const char  *p_folder_name, const char *p_file_name, short size, int *data){
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	603b      	str	r3, [r7, #0]
 8001814:	4613      	mov	r3, r2
 8001816:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	757b      	strb	r3, [r7, #21]
	short i = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	68f8      	ldr	r0, [r7, #12]
 8001824:	f000 f852 	bl	80018cc <create_path>
	fopen_folder_and_file();	//
 8001828:	f000 f866 	bl	80018f8 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800182c:	e019      	b.n	8001862 <sd_read_array_int+0x5a>
		sscanf(buffer, "%d", data + i);
 800182e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	4413      	add	r3, r2
 8001838:	461a      	mov	r2, r3
 800183a:	4913      	ldr	r1, [pc, #76]	; (8001888 <sd_read_array_int+0x80>)
 800183c:	4813      	ldr	r0, [pc, #76]	; (800188c <sd_read_array_int+0x84>)
 800183e:	f011 ff0b 	bl	8013658 <siscanf>
		i++;
 8001842:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001846:	b29b      	uxth	r3, r3
 8001848:	3301      	adds	r3, #1
 800184a:	b29b      	uxth	r3, r3
 800184c:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800184e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001852:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001856:	429a      	cmp	r2, r3
 8001858:	db03      	blt.n	8001862 <sd_read_array_int+0x5a>
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	3b01      	subs	r3, #1
 800185e:	b29b      	uxth	r3, r3
 8001860:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001862:	4a0b      	ldr	r2, [pc, #44]	; (8001890 <sd_read_array_int+0x88>)
 8001864:	2180      	movs	r1, #128	; 0x80
 8001866:	4809      	ldr	r0, [pc, #36]	; (800188c <sd_read_array_int+0x84>)
 8001868:	f00f fea8 	bl	80115bc <f_gets>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1dd      	bne.n	800182e <sd_read_array_int+0x26>

	}

	bufclear();	//
 8001872:	f000 f85b 	bl	800192c <bufclear>

	f_close(&fil);	//
 8001876:	4806      	ldr	r0, [pc, #24]	; (8001890 <sd_read_array_int+0x88>)
 8001878:	f00f fa2a 	bl	8010cd0 <f_close>

	return ret;
 800187c:	7d7b      	ldrb	r3, [r7, #21]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	080175f4 	.word	0x080175f4
 800188c:	2002c394 	.word	0x2002c394
 8001890:	2002c424 	.word	0x2002c424

08001894 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 800189e:	2201      	movs	r2, #1
 80018a0:	4908      	ldr	r1, [pc, #32]	; (80018c4 <sd_mount+0x30>)
 80018a2:	4809      	ldr	r0, [pc, #36]	; (80018c8 <sd_mount+0x34>)
 80018a4:	f00e fc8c 	bl	80101c0 <f_mount>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d102      	bne.n	80018b4 <sd_mount+0x20>
 80018ae:	2301      	movs	r3, #1
 80018b0:	71fb      	strb	r3, [r7, #7]
 80018b2:	e001      	b.n	80018b8 <sd_mount+0x24>
	else ret = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	71fb      	strb	r3, [r7, #7]

	return ret;
 80018b8:	79fb      	ldrb	r3, [r7, #7]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	080175f8 	.word	0x080175f8
 80018c8:	2002b254 	.word	0x2002b254

080018cc <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	4805      	ldr	r0, [pc, #20]	; (80018f0 <create_path+0x24>)
 80018da:	f011 ff2c 	bl	8013736 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 80018de:	6839      	ldr	r1, [r7, #0]
 80018e0:	4804      	ldr	r0, [pc, #16]	; (80018f4 <create_path+0x28>)
 80018e2:	f011 ff28 	bl	8013736 <strcpy>

}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	2002c294 	.word	0x2002c294
 80018f4:	2002b154 	.word	0x2002b154

080018f8 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 80018fc:	4807      	ldr	r0, [pc, #28]	; (800191c <fopen_folder_and_file+0x24>)
 80018fe:	f00f fd41 	bl	8011384 <f_mkdir>

	f_chdir(dirpath);
 8001902:	4806      	ldr	r0, [pc, #24]	; (800191c <fopen_folder_and_file+0x24>)
 8001904:	f00f fa0e 	bl	8010d24 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001908:	2213      	movs	r2, #19
 800190a:	4905      	ldr	r1, [pc, #20]	; (8001920 <fopen_folder_and_file+0x28>)
 800190c:	4805      	ldr	r0, [pc, #20]	; (8001924 <fopen_folder_and_file+0x2c>)
 800190e:	f00e fc9d 	bl	801024c <f_open>

	f_chdir("..");
 8001912:	4805      	ldr	r0, [pc, #20]	; (8001928 <fopen_folder_and_file+0x30>)
 8001914:	f00f fa06 	bl	8010d24 <f_chdir>


}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	2002c294 	.word	0x2002c294
 8001920:	2002b154 	.word	0x2002b154
 8001924:	2002c424 	.word	0x2002c424
 8001928:	080175ec 	.word	0x080175ec

0800192c <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001932:	2300      	movs	r3, #0
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	e007      	b.n	8001948 <bufclear+0x1c>
		buffer[i] = '\0';
 8001938:	4a08      	ldr	r2, [pc, #32]	; (800195c <bufclear+0x30>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	2200      	movs	r2, #0
 8001940:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3301      	adds	r3, #1
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b7f      	cmp	r3, #127	; 0x7f
 800194c:	ddf4      	ble.n	8001938 <bufclear+0xc>
	}
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	2002c394 	.word	0x2002c394

08001960 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001970:	b2db      	uxtb	r3, r3
 8001972:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800197a:	480e      	ldr	r0, [pc, #56]	; (80019b4 <read_byte+0x54>)
 800197c:	f006 fc4c 	bl	8008218 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001980:	f107 010f 	add.w	r1, r7, #15
 8001984:	2364      	movs	r3, #100	; 0x64
 8001986:	2201      	movs	r2, #1
 8001988:	480b      	ldr	r0, [pc, #44]	; (80019b8 <read_byte+0x58>)
 800198a:	f009 fe0d 	bl	800b5a8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 800198e:	f107 010e 	add.w	r1, r7, #14
 8001992:	2364      	movs	r3, #100	; 0x64
 8001994:	2201      	movs	r2, #1
 8001996:	4808      	ldr	r0, [pc, #32]	; (80019b8 <read_byte+0x58>)
 8001998:	f009 ff3a 	bl	800b810 <HAL_SPI_Receive>
	CS_SET;
 800199c:	2201      	movs	r2, #1
 800199e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a2:	4804      	ldr	r0, [pc, #16]	; (80019b4 <read_byte+0x54>)
 80019a4:	f006 fc38 	bl	8008218 <HAL_GPIO_WritePin>

	return val;
 80019a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40020400 	.word	0x40020400
 80019b8:	2002d4c0 	.word	0x2002d4c0

080019bc <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	460a      	mov	r2, r1
 80019c6:	71fb      	strb	r3, [r7, #7]
 80019c8:	4613      	mov	r3, r2
 80019ca:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80019d6:	2200      	movs	r2, #0
 80019d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019dc:	480c      	ldr	r0, [pc, #48]	; (8001a10 <write_byte+0x54>)
 80019de:	f006 fc1b 	bl	8008218 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80019e2:	f107 010f 	add.w	r1, r7, #15
 80019e6:	2364      	movs	r3, #100	; 0x64
 80019e8:	2201      	movs	r2, #1
 80019ea:	480a      	ldr	r0, [pc, #40]	; (8001a14 <write_byte+0x58>)
 80019ec:	f009 fddc 	bl	800b5a8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 80019f0:	1db9      	adds	r1, r7, #6
 80019f2:	2364      	movs	r3, #100	; 0x64
 80019f4:	2201      	movs	r2, #1
 80019f6:	4807      	ldr	r0, [pc, #28]	; (8001a14 <write_byte+0x58>)
 80019f8:	f009 fdd6 	bl	800b5a8 <HAL_SPI_Transmit>
	CS_SET;
 80019fc:	2201      	movs	r2, #1
 80019fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a02:	4803      	ldr	r0, [pc, #12]	; (8001a10 <write_byte+0x54>)
 8001a04:	f006 fc08 	bl	8008218 <HAL_GPIO_WritePin>
}
 8001a08:	bf00      	nop
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40020400 	.word	0x40020400
 8001a14:	2002d4c0 	.word	0x2002d4c0

08001a18 <IMU_init>:

uint16_t IMU_init() {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff ff9c 	bl	8001960 <read_byte>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001a2c:	797b      	ldrb	r3, [r7, #5]
 8001a2e:	2be0      	cmp	r3, #224	; 0xe0
 8001a30:	d119      	bne.n	8001a66 <IMU_init+0x4e>
		ret = 1;
 8001a32:	2301      	movs	r3, #1
 8001a34:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8001a36:	2101      	movs	r1, #1
 8001a38:	2006      	movs	r0, #6
 8001a3a:	f7ff ffbf 	bl	80019bc <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001a3e:	2110      	movs	r1, #16
 8001a40:	2003      	movs	r0, #3
 8001a42:	f7ff ffbb 	bl	80019bc <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001a46:	2120      	movs	r1, #32
 8001a48:	207f      	movs	r0, #127	; 0x7f
 8001a4a:	f7ff ffb7 	bl	80019bc <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001a4e:	2106      	movs	r1, #6
 8001a50:	2001      	movs	r0, #1
 8001a52:	f7ff ffb3 	bl	80019bc <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 8001a56:	2106      	movs	r1, #6
 8001a58:	2014      	movs	r0, #20
 8001a5a:	f7ff ffaf 	bl	80019bc <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001a5e:	2100      	movs	r1, #0
 8001a60:	207f      	movs	r0, #127	; 0x7f
 8001a62:	f7ff ffab 	bl	80019bc <write_byte>
	}
	return ret;
 8001a66:	88fb      	ldrh	r3, [r7, #6]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <read_gyro_data>:

void read_gyro_data() {
 8001a70:	b598      	push	{r3, r4, r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001a74:	2033      	movs	r0, #51	; 0x33
 8001a76:	f7ff ff73 	bl	8001960 <read_byte>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	021b      	lsls	r3, r3, #8
 8001a7e:	b21c      	sxth	r4, r3
 8001a80:	2034      	movs	r0, #52	; 0x34
 8001a82:	f7ff ff6d 	bl	8001960 <read_byte>
 8001a86:	4603      	mov	r3, r0
 8001a88:	b21b      	sxth	r3, r3
 8001a8a:	4323      	orrs	r3, r4
 8001a8c:	b21a      	sxth	r2, r3
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <read_gyro_data+0x64>)
 8001a90:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001a92:	2035      	movs	r0, #53	; 0x35
 8001a94:	f7ff ff64 	bl	8001960 <read_byte>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	b21c      	sxth	r4, r3
 8001a9e:	2036      	movs	r0, #54	; 0x36
 8001aa0:	f7ff ff5e 	bl	8001960 <read_byte>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	b21b      	sxth	r3, r3
 8001aa8:	4323      	orrs	r3, r4
 8001aaa:	b21a      	sxth	r2, r3
 8001aac:	4b0a      	ldr	r3, [pc, #40]	; (8001ad8 <read_gyro_data+0x68>)
 8001aae:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001ab0:	2037      	movs	r0, #55	; 0x37
 8001ab2:	f7ff ff55 	bl	8001960 <read_byte>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	021b      	lsls	r3, r3, #8
 8001aba:	b21c      	sxth	r4, r3
 8001abc:	2038      	movs	r0, #56	; 0x38
 8001abe:	f7ff ff4f 	bl	8001960 <read_byte>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	b21b      	sxth	r3, r3
 8001ac6:	4323      	orrs	r3, r4
 8001ac8:	b21a      	sxth	r2, r3
 8001aca:	4b04      	ldr	r3, [pc, #16]	; (8001adc <read_gyro_data+0x6c>)
 8001acc:	801a      	strh	r2, [r3, #0]
}
 8001ace:	bf00      	nop
 8001ad0:	bd98      	pop	{r3, r4, r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2002d45c 	.word	0x2002d45c
 8001ad8:	2002d45a 	.word	0x2002d45a
 8001adc:	2002d454 	.word	0x2002d454

08001ae0 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

int16_t mon_zg_;

IMU::IMU() : array_idx(0), offset_(0)
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f04f 0200 	mov.w	r2, #0
 8001af6:	64da      	str	r2, [r3, #76]	; 0x4c
{
	for(uint16_t i = 0; i < STORE_NUM; i++){
 8001af8:	2300      	movs	r3, #0
 8001afa:	81fb      	strh	r3, [r7, #14]
 8001afc:	89fb      	ldrh	r3, [r7, #14]
 8001afe:	2b04      	cmp	r3, #4
 8001b00:	d82a      	bhi.n	8001b58 <_ZN3IMUC1Ev+0x78>
		xa_store_[i] = 0;
 8001b02:	89fa      	ldrh	r2, [r7, #14]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2100      	movs	r1, #0
 8001b08:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		ya_store_[i] = 0;
 8001b0c:	89fb      	ldrh	r3, [r7, #14]
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	3304      	adds	r3, #4
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	4413      	add	r3, r2
 8001b16:	2200      	movs	r2, #0
 8001b18:	805a      	strh	r2, [r3, #2]
		za_store_[i] = 0;
 8001b1a:	89fb      	ldrh	r3, [r7, #14]
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	3308      	adds	r3, #8
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	4413      	add	r3, r2
 8001b24:	2200      	movs	r2, #0
 8001b26:	809a      	strh	r2, [r3, #4]
		xg_store_[i] = 0;
 8001b28:	89fb      	ldrh	r3, [r7, #14]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	330c      	adds	r3, #12
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	4413      	add	r3, r2
 8001b32:	2200      	movs	r2, #0
 8001b34:	80da      	strh	r2, [r3, #6]
		yg_store_[i] = 0;
 8001b36:	89fa      	ldrh	r2, [r7, #14]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3214      	adds	r2, #20
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		zg_store_[i] = 0;
 8001b42:	89fb      	ldrh	r3, [r7, #14]
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	3318      	adds	r3, #24
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	805a      	strh	r2, [r3, #2]
	for(uint16_t i = 0; i < STORE_NUM; i++){
 8001b50:	89fb      	ldrh	r3, [r7, #14]
 8001b52:	3301      	adds	r3, #1
 8001b54:	81fb      	strh	r3, [r7, #14]
 8001b56:	e7d1      	b.n	8001afc <_ZN3IMUC1Ev+0x1c>
	}

}
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3714      	adds	r7, #20
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
	...

08001b68 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001b70:	f7ff ff52 	bl	8001a18 <IMU_init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	81fb      	strh	r3, [r7, #14]
	printf("who i am: %d\n", who_i_am);
 8001b78:	89fb      	ldrh	r3, [r7, #14]
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4803      	ldr	r0, [pc, #12]	; (8001b8c <_ZN3IMU4initEv+0x24>)
 8001b7e:	f011 fc95 	bl	80134ac <iprintf>

}
 8001b82:	bf00      	nop
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	080175fc 	.word	0x080175fc

08001b90 <_ZN3IMU11storeValuesEv>:

void IMU::storeValues()
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001b98:	f7ff ff6a 	bl	8001a70 <read_gyro_data>
	//read_accel_data();

	//xa_store_[array_idx] = xa;
	//ya_store_[array_idx] = ya;
	//za_store_[array_idx] = za;
	xg_store_[array_idx] = xg;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <_ZN3IMU11storeValuesEv+0x84>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	b219      	sxth	r1, r3
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	f100 030c 	add.w	r3, r0, #12
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	4413      	add	r3, r2
 8001bb4:	460a      	mov	r2, r1
 8001bb6:	80da      	strh	r2, [r3, #6]
	yg_store_[array_idx] = yg;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4b15      	ldr	r3, [pc, #84]	; (8001c18 <_ZN3IMU11storeValuesEv+0x88>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	b219      	sxth	r1, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	3214      	adds	r2, #20
 8001bca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	zg_store_[array_idx] = zg;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <_ZN3IMU11storeValuesEv+0x8c>)
 8001bd8:	881b      	ldrh	r3, [r3, #0]
 8001bda:	b219      	sxth	r1, r3
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	f100 0318 	add.w	r3, r0, #24
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	4413      	add	r3, r2
 8001be6:	460a      	mov	r2, r1
 8001be8:	805a      	strh	r2, [r3, #2]

	array_idx++;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

	if(array_idx >= STORE_NUM) array_idx = 0;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d903      	bls.n	8001c0c <_ZN3IMU11storeValuesEv+0x7c>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	2002d45c 	.word	0x2002d45c
 8001c18:	2002d45a 	.word	0x2002d45a
 8001c1c:	2002d454 	.word	0x2002d454

08001c20 <_ZN3IMU12updateValuesEv>:
void IMU::updateValues()
{
 8001c20:	b480      	push	{r7}
 8001c22:	b089      	sub	sp, #36	; 0x24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	// heap value
	int16_t temp_val[STORE_NUM];
	for(uint8_t i = 0; i < STORE_NUM; i++){
 8001c28:	2300      	movs	r3, #0
 8001c2a:	77fb      	strb	r3, [r7, #31]
 8001c2c:	7ffb      	ldrb	r3, [r7, #31]
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d812      	bhi.n	8001c58 <_ZN3IMU12updateValuesEv+0x38>
		temp_val[i] = zg_store_[i];
 8001c32:	7ffb      	ldrb	r3, [r7, #31]
 8001c34:	7ffa      	ldrb	r2, [r7, #31]
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	3318      	adds	r3, #24
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	440b      	add	r3, r1
 8001c3e:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 8001c42:	0053      	lsls	r3, r2, #1
 8001c44:	f107 0220 	add.w	r2, r7, #32
 8001c48:	4413      	add	r3, r2
 8001c4a:	460a      	mov	r2, r1
 8001c4c:	f823 2c14 	strh.w	r2, [r3, #-20]
	for(uint8_t i = 0; i < STORE_NUM; i++){
 8001c50:	7ffb      	ldrb	r3, [r7, #31]
 8001c52:	3301      	adds	r3, #1
 8001c54:	77fb      	strb	r3, [r7, #31]
 8001c56:	e7e9      	b.n	8001c2c <_ZN3IMU12updateValuesEv+0xc>
	}

	// sort
	for(uint8_t i = 0; i < STORE_NUM; i++){
 8001c58:	2300      	movs	r3, #0
 8001c5a:	77bb      	strb	r3, [r7, #30]
 8001c5c:	7fbb      	ldrb	r3, [r7, #30]
 8001c5e:	2b04      	cmp	r3, #4
 8001c60:	d847      	bhi.n	8001cf2 <_ZN3IMU12updateValuesEv+0xd2>
		for (uint8_t j = i+1; j < STORE_NUM; j++) {
 8001c62:	7fbb      	ldrb	r3, [r7, #30]
 8001c64:	3301      	adds	r3, #1
 8001c66:	777b      	strb	r3, [r7, #29]
 8001c68:	7f7b      	ldrb	r3, [r7, #29]
 8001c6a:	2b04      	cmp	r3, #4
 8001c6c:	d83d      	bhi.n	8001cea <_ZN3IMU12updateValuesEv+0xca>
			if(temp_val[i] < temp_val[j]){
 8001c6e:	7fbb      	ldrb	r3, [r7, #30]
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	f107 0220 	add.w	r2, r7, #32
 8001c76:	4413      	add	r3, r2
 8001c78:	f933 2c14 	ldrsh.w	r2, [r3, #-20]
 8001c7c:	7f7b      	ldrb	r3, [r7, #29]
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	f107 0120 	add.w	r1, r7, #32
 8001c84:	440b      	add	r3, r1
 8001c86:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	da29      	bge.n	8001ce2 <_ZN3IMU12updateValuesEv+0xc2>
				float tmp = temp_val[j];
 8001c8e:	7f7b      	ldrb	r3, [r7, #29]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	f107 0220 	add.w	r2, r7, #32
 8001c96:	4413      	add	r3, r2
 8001c98:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8001c9c:	ee07 3a90 	vmov	s15, r3
 8001ca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca4:	edc7 7a06 	vstr	s15, [r7, #24]
				temp_val[j] = temp_val[i];
 8001ca8:	7fbb      	ldrb	r3, [r7, #30]
 8001caa:	7f7a      	ldrb	r2, [r7, #29]
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	f107 0120 	add.w	r1, r7, #32
 8001cb2:	440b      	add	r3, r1
 8001cb4:	f933 1c14 	ldrsh.w	r1, [r3, #-20]
 8001cb8:	0053      	lsls	r3, r2, #1
 8001cba:	f107 0220 	add.w	r2, r7, #32
 8001cbe:	4413      	add	r3, r2
 8001cc0:	460a      	mov	r2, r1
 8001cc2:	f823 2c14 	strh.w	r2, [r3, #-20]
				temp_val[i] = tmp;
 8001cc6:	7fbb      	ldrb	r3, [r7, #30]
 8001cc8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ccc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cd0:	ee17 2a90 	vmov	r2, s15
 8001cd4:	b212      	sxth	r2, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	f107 0120 	add.w	r1, r7, #32
 8001cdc:	440b      	add	r3, r1
 8001cde:	f823 2c14 	strh.w	r2, [r3, #-20]
		for (uint8_t j = i+1; j < STORE_NUM; j++) {
 8001ce2:	7f7b      	ldrb	r3, [r7, #29]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	777b      	strb	r3, [r7, #29]
 8001ce8:	e7be      	b.n	8001c68 <_ZN3IMU12updateValuesEv+0x48>
	for(uint8_t i = 0; i < STORE_NUM; i++){
 8001cea:	7fbb      	ldrb	r3, [r7, #30]
 8001cec:	3301      	adds	r3, #1
 8001cee:	77bb      	strb	r3, [r7, #30]
 8001cf0:	e7b4      	b.n	8001c5c <_ZN3IMU12updateValuesEv+0x3c>
			}
		}
	}

	zg_ = temp_val[2];
 8001cf2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	mon_zg_ = zg_;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	; 0x46
 8001d02:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <_ZN3IMU12updateValuesEv+0xf4>)
 8001d04:	801a      	strh	r2, [r3, #0]

}
 8001d06:	bf00      	nop
 8001d08:	3724      	adds	r7, #36	; 0x24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000200 	.word	0x20000200

08001d18 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001d18:	b5b0      	push	{r4, r5, r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 8001d26:	ee07 3a90 	vmov	s15, r3
 8001d2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001d34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d38:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001d3c:	68f8      	ldr	r0, [r7, #12]
 8001d3e:	f7fe fc1b 	bl	8000578 <__aeabi_f2d>
 8001d42:	a316      	add	r3, pc, #88	; (adr r3, 8001d9c <_ZN3IMU8getOmegaEv+0x84>)
 8001d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d48:	f7fe fd98 	bl	800087c <__aeabi_ddiv>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4614      	mov	r4, r2
 8001d52:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001d56:	a313      	add	r3, pc, #76	; (adr r3, 8001da4 <_ZN3IMU8getOmegaEv+0x8c>)
 8001d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5c:	4620      	mov	r0, r4
 8001d5e:	4629      	mov	r1, r5
 8001d60:	f7fe fc62 	bl	8000628 <__aeabi_dmul>
 8001d64:	4603      	mov	r3, r0
 8001d66:	460c      	mov	r4, r1
 8001d68:	4618      	mov	r0, r3
 8001d6a:	4621      	mov	r1, r4
 8001d6c:	f04f 0200 	mov.w	r2, #0
 8001d70:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <_ZN3IMU8getOmegaEv+0x80>)
 8001d72:	f7fe fd83 	bl	800087c <__aeabi_ddiv>
 8001d76:	4603      	mov	r3, r0
 8001d78:	460c      	mov	r4, r1
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	4621      	mov	r1, r4
 8001d7e:	f7fe ff4b 	bl	8000c18 <__aeabi_d2f>
 8001d82:	4603      	mov	r3, r0
 8001d84:	ee07 3a90 	vmov	s15, r3
}
 8001d88:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bdb0      	pop	{r4, r5, r7, pc}
 8001d92:	bf00      	nop
 8001d94:	f3af 8000 	nop.w
 8001d98:	40668000 	.word	0x40668000
 8001d9c:	66666666 	.word	0x66666666
 8001da0:	40306666 	.word	0x40306666
 8001da4:	54411744 	.word	0x54411744
 8001da8:	400921fb 	.word	0x400921fb

08001dac <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dae:	b08b      	sub	sp, #44	; 0x2c
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001db4:	466b      	mov	r3, sp
 8001db6:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001db8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dbc:	f004 ff96 	bl	8006cec <HAL_Delay>
	int16_t num = 2000;
 8001dc0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001dc4:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001dc6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001dca:	1e5d      	subs	r5, r3, #1
 8001dcc:	61bd      	str	r5, [r7, #24]
 8001dce:	462b      	mov	r3, r5
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	f04f 0400 	mov.w	r4, #0
 8001de0:	0154      	lsls	r4, r2, #5
 8001de2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001de6:	014b      	lsls	r3, r1, #5
 8001de8:	462b      	mov	r3, r5
 8001dea:	3301      	adds	r3, #1
 8001dec:	4619      	mov	r1, r3
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	f04f 0400 	mov.w	r4, #0
 8001dfa:	0154      	lsls	r4, r2, #5
 8001dfc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e00:	014b      	lsls	r3, r1, #5
 8001e02:	462b      	mov	r3, r5
 8001e04:	3301      	adds	r3, #1
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	3303      	adds	r3, #3
 8001e0a:	3307      	adds	r3, #7
 8001e0c:	08db      	lsrs	r3, r3, #3
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	ebad 0d03 	sub.w	sp, sp, r3
 8001e14:	466b      	mov	r3, sp
 8001e16:	3303      	adds	r3, #3
 8001e18:	089b      	lsrs	r3, r3, #2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001e1e:	2300      	movs	r3, #0
 8001e20:	83fb      	strh	r3, [r7, #30]
 8001e22:	8bfa      	ldrh	r2, [r7, #30]
 8001e24:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	da13      	bge.n	8001e54 <_ZN3IMU11calibrationEv+0xa8>
		zg_vals[i] = float(zg_);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	; 0x46
 8001e32:	8bfb      	ldrh	r3, [r7, #30]
 8001e34:	ee07 2a90 	vmov	s15, r2
 8001e38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e3c:	697a      	ldr	r2, [r7, #20]
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4413      	add	r3, r2
 8001e42:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001e46:	2002      	movs	r0, #2
 8001e48:	f004 ff50 	bl	8006cec <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001e4c:	8bfb      	ldrh	r3, [r7, #30]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	83fb      	strh	r3, [r7, #30]
 8001e52:	e7e6      	b.n	8001e22 <_ZN3IMU11calibrationEv+0x76>
	for(const auto &v : zg_vals){
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	627b      	str	r3, [r7, #36]	; 0x24
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	462b      	mov	r3, r5
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d00e      	beq.n	8001e8a <_ZN3IMU11calibrationEv+0xde>
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	edd3 7a00 	vldr	s15, [r3]
 8001e76:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e7e:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e84:	3304      	adds	r3, #4
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
 8001e88:	e7ec      	b.n	8001e64 <_ZN3IMU11calibrationEv+0xb8>
	offset_ = sum / num;
 8001e8a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e8e:	ee07 3a90 	vmov	s15, r3
 8001e92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e96:	edd7 6a08 	vldr	s13, [r7, #32]
 8001e9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
 8001ea4:	46b5      	mov	sp, r6
}
 8001ea6:	bf00      	nop
 8001ea8:	372c      	adds	r7, #44	; 0x2c
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001eb0 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af02      	add	r7, sp, #8
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460a      	mov	r2, r1
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	b299      	uxth	r1, r3
 8001ec4:	1dfa      	adds	r2, r7, #7
 8001ec6:	2364      	movs	r3, #100	; 0x64
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	480c      	ldr	r0, [pc, #48]	; (8001f00 <INA260_read+0x50>)
 8001ece:	f006 fb0d 	bl	80084ec <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001ed2:	79bb      	ldrb	r3, [r7, #6]
 8001ed4:	b299      	uxth	r1, r3
 8001ed6:	f107 020c 	add.w	r2, r7, #12
 8001eda:	2364      	movs	r3, #100	; 0x64
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	2302      	movs	r3, #2
 8001ee0:	4807      	ldr	r0, [pc, #28]	; (8001f00 <INA260_read+0x50>)
 8001ee2:	f006 fc01 	bl	80086e8 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001ee6:	7b3b      	ldrb	r3, [r7, #12]
 8001ee8:	021b      	lsls	r3, r3, #8
 8001eea:	b21a      	sxth	r2, r3
 8001eec:	7b7b      	ldrb	r3, [r7, #13]
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	b21b      	sxth	r3, r3
 8001ef4:	81fb      	strh	r3, [r7, #14]
	return val;
 8001ef6:	89fb      	ldrh	r3, [r7, #14]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	2002d674 	.word	0x2002d674

08001f04 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001f04:	b590      	push	{r4, r7, lr}
 8001f06:	b087      	sub	sp, #28
 8001f08:	af02      	add	r7, sp, #8
 8001f0a:	4604      	mov	r4, r0
 8001f0c:	4608      	mov	r0, r1
 8001f0e:	4611      	mov	r1, r2
 8001f10:	461a      	mov	r2, r3
 8001f12:	4623      	mov	r3, r4
 8001f14:	71fb      	strb	r3, [r7, #7]
 8001f16:	4603      	mov	r3, r0
 8001f18:	71bb      	strb	r3, [r7, #6]
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	717b      	strb	r3, [r7, #5]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	733b      	strb	r3, [r7, #12]
 8001f26:	79bb      	ldrb	r3, [r7, #6]
 8001f28:	737b      	strb	r3, [r7, #13]
 8001f2a:	797b      	ldrb	r3, [r7, #5]
 8001f2c:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001f2e:	793b      	ldrb	r3, [r7, #4]
 8001f30:	b299      	uxth	r1, r3
 8001f32:	f107 020c 	add.w	r2, r7, #12
 8001f36:	2364      	movs	r3, #100	; 0x64
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	4803      	ldr	r0, [pc, #12]	; (8001f4c <INA260_write+0x48>)
 8001f3e:	f006 fad5 	bl	80084ec <HAL_I2C_Master_Transmit>
}
 8001f42:	bf00      	nop
 8001f44:	3714      	adds	r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd90      	pop	{r4, r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2002d674 	.word	0x2002d674

08001f50 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	71bb      	strb	r3, [r7, #6]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001f62:	797b      	ldrb	r3, [r7, #5]
 8001f64:	79ba      	ldrb	r2, [r7, #6]
 8001f66:	79f9      	ldrb	r1, [r7, #7]
 8001f68:	2000      	movs	r0, #0
 8001f6a:	f7ff ffcb 	bl	8001f04 <INA260_write>
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	461a      	mov	r2, r3
 8001f84:	21df      	movs	r1, #223	; 0xdf
 8001f86:	2000      	movs	r0, #0
 8001f88:	f7ff ffe2 	bl	8001f50 <setConfig>
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
{

}
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
	...

08001fac <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001fb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fbc:	482a      	ldr	r0, [pc, #168]	; (8002068 <_ZN8JoyStick8getValueEv+0xbc>)
 8001fbe:	f006 f913 	bl	80081e8 <HAL_GPIO_ReadPin>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	bf0c      	ite	eq
 8001fc8:	2301      	moveq	r3, #1
 8001fca:	2300      	movne	r3, #0
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <_ZN8JoyStick8getValueEv+0x2e>
 8001fd2:	89fb      	ldrh	r3, [r7, #14]
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001fda:	2101      	movs	r1, #1
 8001fdc:	4823      	ldr	r0, [pc, #140]	; (800206c <_ZN8JoyStick8getValueEv+0xc0>)
 8001fde:	f006 f903 	bl	80081e8 <HAL_GPIO_ReadPin>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bf0c      	ite	eq
 8001fe8:	2301      	moveq	r3, #1
 8001fea:	2300      	movne	r3, #0
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <_ZN8JoyStick8getValueEv+0x4e>
 8001ff2:	89fb      	ldrh	r3, [r7, #14]
 8001ff4:	f043 0302 	orr.w	r3, r3, #2
 8001ff8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001ffa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ffe:	481a      	ldr	r0, [pc, #104]	; (8002068 <_ZN8JoyStick8getValueEv+0xbc>)
 8002000:	f006 f8f2 	bl	80081e8 <HAL_GPIO_ReadPin>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	bf0c      	ite	eq
 800200a:	2301      	moveq	r3, #1
 800200c:	2300      	movne	r3, #0
 800200e:	b2db      	uxtb	r3, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <_ZN8JoyStick8getValueEv+0x70>
 8002014:	89fb      	ldrh	r3, [r7, #14]
 8002016:	f043 0304 	orr.w	r3, r3, #4
 800201a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 800201c:	2104      	movs	r1, #4
 800201e:	4814      	ldr	r0, [pc, #80]	; (8002070 <_ZN8JoyStick8getValueEv+0xc4>)
 8002020:	f006 f8e2 	bl	80081e8 <HAL_GPIO_ReadPin>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	bf0c      	ite	eq
 800202a:	2301      	moveq	r3, #1
 800202c:	2300      	movne	r3, #0
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <_ZN8JoyStick8getValueEv+0x90>
 8002034:	89fb      	ldrh	r3, [r7, #14]
 8002036:	f043 0308 	orr.w	r3, r3, #8
 800203a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 800203c:	2180      	movs	r1, #128	; 0x80
 800203e:	480a      	ldr	r0, [pc, #40]	; (8002068 <_ZN8JoyStick8getValueEv+0xbc>)
 8002040:	f006 f8d2 	bl	80081e8 <HAL_GPIO_ReadPin>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	bf0c      	ite	eq
 800204a:	2301      	moveq	r3, #1
 800204c:	2300      	movne	r3, #0
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <_ZN8JoyStick8getValueEv+0xb0>
 8002054:	89fb      	ldrh	r3, [r7, #14]
 8002056:	f043 0310 	orr.w	r3, r3, #16
 800205a:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 800205c:	89fb      	ldrh	r3, [r7, #14]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40021000 	.word	0x40021000
 800206c:	40020c00 	.word	0x40020c00
 8002070:	40020400 	.word	0x40020400

08002074 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	2b52      	cmp	r3, #82	; 0x52
 8002084:	d112      	bne.n	80020ac <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002086:	2200      	movs	r2, #0
 8002088:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800208c:	4856      	ldr	r0, [pc, #344]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800208e:	f006 f8c3 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002092:	2201      	movs	r2, #1
 8002094:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002098:	4853      	ldr	r0, [pc, #332]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800209a:	f006 f8bd 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800209e:	2201      	movs	r2, #1
 80020a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020a4:	4850      	ldr	r0, [pc, #320]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020a6:	f006 f8b7 	bl	8008218 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 80020aa:	e098      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 80020ac:	78fb      	ldrb	r3, [r7, #3]
 80020ae:	2b47      	cmp	r3, #71	; 0x47
 80020b0:	d112      	bne.n	80020d8 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80020b2:	2201      	movs	r2, #1
 80020b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020b8:	484b      	ldr	r0, [pc, #300]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020ba:	f006 f8ad 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80020be:	2200      	movs	r2, #0
 80020c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020c4:	4848      	ldr	r0, [pc, #288]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020c6:	f006 f8a7 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80020ca:	2201      	movs	r2, #1
 80020cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020d0:	4845      	ldr	r0, [pc, #276]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020d2:	f006 f8a1 	bl	8008218 <HAL_GPIO_WritePin>
}
 80020d6:	e082      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 80020d8:	78fb      	ldrb	r3, [r7, #3]
 80020da:	2b42      	cmp	r3, #66	; 0x42
 80020dc:	d112      	bne.n	8002104 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80020de:	2201      	movs	r2, #1
 80020e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020e4:	4840      	ldr	r0, [pc, #256]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020e6:	f006 f897 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80020ea:	2201      	movs	r2, #1
 80020ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020f0:	483d      	ldr	r0, [pc, #244]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020f2:	f006 f891 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80020f6:	2200      	movs	r2, #0
 80020f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020fc:	483a      	ldr	r0, [pc, #232]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80020fe:	f006 f88b 	bl	8008218 <HAL_GPIO_WritePin>
}
 8002102:	e06c      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8002104:	78fb      	ldrb	r3, [r7, #3]
 8002106:	2b43      	cmp	r3, #67	; 0x43
 8002108:	d112      	bne.n	8002130 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800210a:	2201      	movs	r2, #1
 800210c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002110:	4835      	ldr	r0, [pc, #212]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002112:	f006 f881 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002116:	2200      	movs	r2, #0
 8002118:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800211c:	4832      	ldr	r0, [pc, #200]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800211e:	f006 f87b 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002122:	2200      	movs	r2, #0
 8002124:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002128:	482f      	ldr	r0, [pc, #188]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800212a:	f006 f875 	bl	8008218 <HAL_GPIO_WritePin>
}
 800212e:	e056      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8002130:	78fb      	ldrb	r3, [r7, #3]
 8002132:	2b4d      	cmp	r3, #77	; 0x4d
 8002134:	d112      	bne.n	800215c <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002136:	2200      	movs	r2, #0
 8002138:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800213c:	482a      	ldr	r0, [pc, #168]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800213e:	f006 f86b 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002142:	2201      	movs	r2, #1
 8002144:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002148:	4827      	ldr	r0, [pc, #156]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800214a:	f006 f865 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002154:	4824      	ldr	r0, [pc, #144]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002156:	f006 f85f 	bl	8008218 <HAL_GPIO_WritePin>
}
 800215a:	e040      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 800215c:	78fb      	ldrb	r3, [r7, #3]
 800215e:	2b59      	cmp	r3, #89	; 0x59
 8002160:	d112      	bne.n	8002188 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002162:	2200      	movs	r2, #0
 8002164:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002168:	481f      	ldr	r0, [pc, #124]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 800216a:	f006 f855 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800216e:	2200      	movs	r2, #0
 8002170:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002174:	481c      	ldr	r0, [pc, #112]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002176:	f006 f84f 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800217a:	2201      	movs	r2, #1
 800217c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002180:	4819      	ldr	r0, [pc, #100]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002182:	f006 f849 	bl	8008218 <HAL_GPIO_WritePin>
}
 8002186:	e02a      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002188:	78fb      	ldrb	r3, [r7, #3]
 800218a:	2b57      	cmp	r3, #87	; 0x57
 800218c:	d112      	bne.n	80021b4 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800218e:	2200      	movs	r2, #0
 8002190:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002194:	4814      	ldr	r0, [pc, #80]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 8002196:	f006 f83f 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800219a:	2200      	movs	r2, #0
 800219c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021a0:	4811      	ldr	r0, [pc, #68]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021a2:	f006 f839 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80021a6:	2200      	movs	r2, #0
 80021a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021ac:	480e      	ldr	r0, [pc, #56]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021ae:	f006 f833 	bl	8008218 <HAL_GPIO_WritePin>
}
 80021b2:	e014      	b.n	80021de <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 80021b4:	78fb      	ldrb	r3, [r7, #3]
 80021b6:	2b7e      	cmp	r3, #126	; 0x7e
 80021b8:	d111      	bne.n	80021de <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80021ba:	2201      	movs	r2, #1
 80021bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021c0:	4809      	ldr	r0, [pc, #36]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021c2:	f006 f829 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80021c6:	2201      	movs	r2, #1
 80021c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021cc:	4806      	ldr	r0, [pc, #24]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021ce:	f006 f823 	bl	8008218 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80021d2:	2201      	movs	r2, #1
 80021d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021d8:	4803      	ldr	r0, [pc, #12]	; (80021e8 <_ZN3LED9fullColorEc+0x174>)
 80021da:	f006 f81d 	bl	8008218 <HAL_GPIO_WritePin>
}
 80021de:	bf00      	nop
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40020000 	.word	0x40020000

080021ec <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	70fb      	strb	r3, [r7, #3]
 80021f8:	4613      	mov	r3, r2
 80021fa:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 80021fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d106      	bne.n	8002212 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002204:	2201      	movs	r2, #1
 8002206:	f44f 7180 	mov.w	r1, #256	; 0x100
 800220a:	4813      	ldr	r0, [pc, #76]	; (8002258 <_ZN3LED2LREaa+0x6c>)
 800220c:	f006 f804 	bl	8008218 <HAL_GPIO_WritePin>
 8002210:	e009      	b.n	8002226 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 8002212:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d105      	bne.n	8002226 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800221a:	2200      	movs	r2, #0
 800221c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002220:	480d      	ldr	r0, [pc, #52]	; (8002258 <_ZN3LED2LREaa+0x6c>)
 8002222:	f005 fff9 	bl	8008218 <HAL_GPIO_WritePin>

	if(r_status == 1)
 8002226:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d106      	bne.n	800223c <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800222e:	2201      	movs	r2, #1
 8002230:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002234:	4808      	ldr	r0, [pc, #32]	; (8002258 <_ZN3LED2LREaa+0x6c>)
 8002236:	f005 ffef 	bl	8008218 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 800223a:	e009      	b.n	8002250 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 800223c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d105      	bne.n	8002250 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002244:	2200      	movs	r2, #0
 8002246:	f44f 7100 	mov.w	r1, #512	; 0x200
 800224a:	4803      	ldr	r0, [pc, #12]	; (8002258 <_ZN3LED2LREaa+0x6c>)
 800224c:	f005 ffe4 	bl	8008218 <HAL_GPIO_WritePin>
}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40020000 	.word	0x40020000

0800225c <_ZN10LineSensorC1Ev>:
#include <LineSensor.hpp>
#include <algorithm>
#include "G_variables.h"
#include "Macro.h"

LineSensor::LineSensor()
 800225c:	b580      	push	{r7, lr}
 800225e:	b092      	sub	sp, #72	; 0x48
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff fe92 	bl	8001f94 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	637b      	str	r3, [r7, #52]	; 0x34
 8002274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002276:	647b      	str	r3, [r7, #68]	; 0x44
 8002278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800227a:	331c      	adds	r3, #28
 800227c:	633b      	str	r3, [r7, #48]	; 0x30
 800227e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002282:	429a      	cmp	r2, r3
 8002284:	d008      	beq.n	8002298 <_ZN10LineSensorC1Ev+0x3c>
 8002286:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002288:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800228a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800228c:	2200      	movs	r2, #0
 800228e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002290:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002292:	3302      	adds	r3, #2
 8002294:	647b      	str	r3, [r7, #68]	; 0x44
 8002296:	e7f2      	b.n	800227e <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800229e:	62bb      	str	r3, [r7, #40]	; 0x28
 80022a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a2:	643b      	str	r3, [r7, #64]	; 0x40
 80022a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a6:	3338      	adds	r3, #56	; 0x38
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
 80022aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80022ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d009      	beq.n	80022c6 <_ZN10LineSensorC1Ev+0x6a>
 80022b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022b4:	623b      	str	r3, [r7, #32]
		s = 0;
 80022b6:	6a3b      	ldr	r3, [r7, #32]
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 80022be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022c0:	3304      	adds	r3, #4
 80022c2:	643b      	str	r3, [r7, #64]	; 0x40
 80022c4:	e7f1      	b.n	80022aa <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80022cc:	61fb      	str	r3, [r7, #28]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3338      	adds	r3, #56	; 0x38
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d009      	beq.n	80022f4 <_ZN10LineSensorC1Ev+0x98>
 80022e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022e2:	617b      	str	r3, [r7, #20]
		m = 0;
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	f04f 0200 	mov.w	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 80022ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022ee:	3304      	adds	r3, #4
 80022f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022f2:	e7f1      	b.n	80022d8 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	3338      	adds	r3, #56	; 0x38
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	429a      	cmp	r2, r3
 800230c:	d009      	beq.n	8002322 <_ZN10LineSensorC1Ev+0xc6>
 800230e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002310:	60bb      	str	r3, [r7, #8]
		s = 1;
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002318:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 800231a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800231c:	3304      	adds	r3, #4
 800231e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002320:	e7f1      	b.n	8002306 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4618      	mov	r0, r3
 8002326:	3748      	adds	r7, #72	; 0x48
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	220e      	movs	r2, #14
 8002338:	4619      	mov	r1, r3
 800233a:	4803      	ldr	r0, [pc, #12]	; (8002348 <_ZN10LineSensor8ADCStartEv+0x1c>)
 800233c:	f004 fd3c 	bl	8006db8 <HAL_ADC_Start_DMA>
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	2002d598 	.word	0x2002d598

0800234c <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b0d      	cmp	r3, #13
 800235c:	dc2f      	bgt.n	80023be <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	3392      	adds	r3, #146	; 0x92
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	4413      	add	r3, r2
 8002368:	3304      	adds	r3, #4
 800236a:	ed93 7a00 	vldr	s14, [r3]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002376:	ee07 3a90 	vmov	s15, r3
 800237a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	33a0      	adds	r3, #160	; 0xa0
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	3304      	adds	r3, #4
 800238a:	edd3 7a00 	vldr	s15, [r3]
 800238e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002392:	4b14      	ldr	r3, [pc, #80]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	4619      	mov	r1, r3
 8002398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	460b      	mov	r3, r1
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	1a5b      	subs	r3, r3, r1
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	68f9      	ldr	r1, [r7, #12]
 80023a8:	440b      	add	r3, r1
 80023aa:	3306      	adds	r3, #6
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	3304      	adds	r3, #4
 80023b2:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	3301      	adds	r3, #1
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	e7cc      	b.n	8002358 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 80023be:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	3301      	adds	r3, #1
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	4b07      	ldr	r3, [pc, #28]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023c8:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b09      	cmp	r3, #9
 80023d0:	d902      	bls.n	80023d8 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 80023d2:	4b04      	ldr	r3, [pc, #16]	; (80023e4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	701a      	strb	r2, [r3, #0]


}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	20000202 	.word	0x20000202

080023e8 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 80023e8:	b490      	push	{r4, r7}
 80023ea:	b08e      	sub	sp, #56	; 0x38
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023f0:	2300      	movs	r3, #0
 80023f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023fa:	2b0d      	cmp	r3, #13
 80023fc:	f200 8087 	bhi.w	800250e <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002400:	2300      	movs	r3, #0
 8002402:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002406:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800240a:	2b09      	cmp	r3, #9
 800240c:	d81c      	bhi.n	8002448 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 800240e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002412:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8002416:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	1a9b      	subs	r3, r3, r2
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	4423      	add	r3, r4
 8002426:	3306      	adds	r3, #6
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4403      	add	r3, r0
 800242c:	3304      	adds	r3, #4
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	008b      	lsls	r3, r1, #2
 8002432:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002436:	440b      	add	r3, r1
 8002438:	3b30      	subs	r3, #48	; 0x30
 800243a:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 800243c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002440:	3301      	adds	r3, #1
 8002442:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002446:	e7de      	b.n	8002406 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 8002448:	2300      	movs	r3, #0
 800244a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800244e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002452:	2b09      	cmp	r3, #9
 8002454:	d84d      	bhi.n	80024f2 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8002456:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800245a:	3301      	adds	r3, #1
 800245c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002460:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002464:	2b09      	cmp	r3, #9
 8002466:	d83e      	bhi.n	80024e6 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8002468:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002472:	4413      	add	r3, r2
 8002474:	3b30      	subs	r3, #48	; 0x30
 8002476:	ed93 7a00 	vldr	s14, [r3]
 800247a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002484:	4413      	add	r3, r2
 8002486:	3b30      	subs	r3, #48	; 0x30
 8002488:	edd3 7a00 	vldr	s15, [r3]
 800248c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002494:	d521      	bpl.n	80024da <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8002496:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024a0:	4413      	add	r3, r2
 80024a2:	3b30      	subs	r3, #48	; 0x30
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 80024a8:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80024ac:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024b0:	0092      	lsls	r2, r2, #2
 80024b2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024b6:	440a      	add	r2, r1
 80024b8:	3a30      	subs	r2, #48	; 0x30
 80024ba:	6812      	ldr	r2, [r2, #0]
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024c2:	440b      	add	r3, r1
 80024c4:	3b30      	subs	r3, #48	; 0x30
 80024c6:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 80024c8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024d2:	4413      	add	r3, r2
 80024d4:	3b30      	subs	r3, #48	; 0x30
 80024d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024d8:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 80024da:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024de:	3301      	adds	r3, #1
 80024e0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80024e4:	e7bc      	b.n	8002460 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 80024e6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024ea:	3301      	adds	r3, #1
 80024ec:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80024f0:	e7ad      	b.n	800244e <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 80024f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80024f6:	69fa      	ldr	r2, [r7, #28]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	33b0      	adds	r3, #176	; 0xb0
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	440b      	add	r3, r1
 8002500:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002502:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002506:	3301      	adds	r3, #1
 8002508:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800250c:	e773      	b.n	80023f6 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}
}
 800250e:	bf00      	nop
 8002510:	3738      	adds	r7, #56	; 0x38
 8002512:	46bd      	mov	sp, r7
 8002514:	bc90      	pop	{r4, r7}
 8002516:	4770      	bx	lr

08002518 <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002518:	b480      	push	{r7}
 800251a:	b089      	sub	sp, #36	; 0x24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
	uint8_t cnt = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	77fb      	strb	r3, [r7, #31]

	for(const auto & s : sensor){
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800252a:	613b      	str	r3, [r7, #16]
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	3338      	adds	r3, #56	; 0x38
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	429a      	cmp	r2, r3
 800253c:	d012      	beq.n	8002564 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	60bb      	str	r3, [r7, #8]
		if(s >= 600) cnt++;
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	edd3 7a00 	vldr	s15, [r3]
 8002548:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002584 <_ZN10LineSensor13emergencyStopEv+0x6c>
 800254c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002554:	db02      	blt.n	800255c <_ZN10LineSensor13emergencyStopEv+0x44>
 8002556:	7ffb      	ldrb	r3, [r7, #31]
 8002558:	3301      	adds	r3, #1
 800255a:	77fb      	strb	r3, [r7, #31]
	for(const auto & s : sensor){
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	3304      	adds	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
 8002562:	e7e8      	b.n	8002536 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	bool flag;
	if(cnt >= AD_DATA_SIZE) flag = true;
 8002564:	7ffb      	ldrb	r3, [r7, #31]
 8002566:	2b0d      	cmp	r3, #13
 8002568:	d902      	bls.n	8002570 <_ZN10LineSensor13emergencyStopEv+0x58>
 800256a:	2301      	movs	r3, #1
 800256c:	75fb      	strb	r3, [r7, #23]
 800256e:	e001      	b.n	8002574 <_ZN10LineSensor13emergencyStopEv+0x5c>
	else flag = false;
 8002570:	2300      	movs	r3, #0
 8002572:	75fb      	strb	r3, [r7, #23]

	return flag;
 8002574:	7dfb      	ldrb	r3, [r7, #23]

}
 8002576:	4618      	mov	r0, r3
 8002578:	3724      	adds	r7, #36	; 0x24
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	44160000 	.word	0x44160000

08002588 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>:
float monitor_delta_theta;
float monitor_steering_angle;
float monitor_target_omega;
float monitor_r;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl) : kp_(0), kd_(0), ki_(0), excution_flag_(false), normal_ratio_(0){
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
 8002594:	603b      	str	r3, [r7, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	611a      	str	r2, [r3, #16]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f04f 0200 	mov.w	r2, #0
 80025a4:	615a      	str	r2, [r3, #20]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f04f 0200 	mov.w	r2, #0
 80025ac:	619a      	str	r2, [r3, #24]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f04f 0200 	mov.w	r2, #0
 80025bc:	62da      	str	r2, [r3, #44]	; 0x2c
	motor_ = motor;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	609a      	str	r2, [r3, #8]
}
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4618      	mov	r0, r3
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 80025de:	b480      	push	{r7}
 80025e0:	b085      	sub	sp, #20
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 80025f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002602:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 800260e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 800261a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002626:	ee37 7a27 	vadd.f32	s14, s14, s15
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 8002632:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 8002646:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002652:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 800265e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 800266a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002676:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002682:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002686:	ee77 7a67 	vsub.f32	s15, s14, s15
 800268a:	edc7 7a03 	vstr	s15, [r7, #12]

	return diff;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	ee07 3a90 	vmov	s15, r3

}
 8002694:	eeb0 0a67 	vmov.f32	s0, s15
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	0000      	movs	r0, r0
 80026a4:	0000      	movs	r0, r0
	...

080026a8 <_ZN9LineTrace23pidAngularVelocityTraceEv>:
	pre_diff = diff;

}

void LineTrace::pidAngularVelocityTrace()
{
 80026a8:	b5b0      	push	{r4, r5, r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff ff94 	bl	80025de <_ZN9LineTrace9calcErrorEv>
 80026b6:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;
	float target_omega = 0;
 80026ba:	f04f 0300 	mov.w	r3, #0
 80026be:	613b      	str	r3, [r7, #16]

	p = kp_velo_ * diff;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80026c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80026ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ce:	edc7 7a03 	vstr	s15, [r7, #12]
	d = kd_velo_ * (diff - pre_diff) / DELTA_T;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	ed93 7a08 	vldr	s14, [r3, #32]
 80026d8:	4b31      	ldr	r3, [pc, #196]	; (80027a0 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf8>)
 80026da:	edd3 7a00 	vldr	s15, [r3]
 80026de:	edd7 6a05 	vldr	s13, [r7, #20]
 80026e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80026e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ea:	ee17 0a90 	vmov	r0, s15
 80026ee:	f7fd ff43 	bl	8000578 <__aeabi_f2d>
 80026f2:	a329      	add	r3, pc, #164	; (adr r3, 8002798 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf0>)
 80026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f8:	f7fe f8c0 	bl	800087c <__aeabi_ddiv>
 80026fc:	4603      	mov	r3, r0
 80026fe:	460c      	mov	r4, r1
 8002700:	4618      	mov	r0, r3
 8002702:	4621      	mov	r1, r4
 8002704:	f7fe fa88 	bl	8000c18 <__aeabi_d2f>
 8002708:	4603      	mov	r3, r0
 800270a:	60bb      	str	r3, [r7, #8]
	i += ki_velo_ * diff * DELTA_T;
 800270c:	4b25      	ldr	r3, [pc, #148]	; (80027a4 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xfc>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	f7fd ff31 	bl	8000578 <__aeabi_f2d>
 8002716:	4604      	mov	r4, r0
 8002718:	460d      	mov	r5, r1
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002720:	edd7 7a05 	vldr	s15, [r7, #20]
 8002724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002728:	ee17 0a90 	vmov	r0, s15
 800272c:	f7fd ff24 	bl	8000578 <__aeabi_f2d>
 8002730:	a319      	add	r3, pc, #100	; (adr r3, 8002798 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf0>)
 8002732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002736:	f7fd ff77 	bl	8000628 <__aeabi_dmul>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4620      	mov	r0, r4
 8002740:	4629      	mov	r1, r5
 8002742:	f7fd fdbb 	bl	80002bc <__adddf3>
 8002746:	4603      	mov	r3, r0
 8002748:	460c      	mov	r4, r1
 800274a:	4618      	mov	r0, r3
 800274c:	4621      	mov	r1, r4
 800274e:	f7fe fa63 	bl	8000c18 <__aeabi_d2f>
 8002752:	4602      	mov	r2, r0
 8002754:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xfc>)
 8002756:	601a      	str	r2, [r3, #0]

	target_omega = p + d + i;
 8002758:	ed97 7a03 	vldr	s14, [r7, #12]
 800275c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002760:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002764:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xfc>)
 8002766:	edd3 7a00 	vldr	s15, [r3]
 800276a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800276e:	edc7 7a04 	vstr	s15, [r7, #16]

	velocity_ctrl_->setVelocity(target_velocity_, target_omega);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800277c:	edd7 0a04 	vldr	s1, [r7, #16]
 8002780:	eeb0 0a67 	vmov.f32	s0, s15
 8002784:	4610      	mov	r0, r2
 8002786:	f001 f927 	bl	80039d8 <_ZN12VelocityCtrl11setVelocityEff>

	pre_diff = diff;
 800278a:	4a05      	ldr	r2, [pc, #20]	; (80027a0 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf8>)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	6013      	str	r3, [r2, #0]

}
 8002790:	bf00      	nop
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bdb0      	pop	{r4, r5, r7, pc}
 8002798:	d2f1a9fc 	.word	0xd2f1a9fc
 800279c:	3f50624d 	.word	0x3f50624d
 80027a0:	20000204 	.word	0x20000204
 80027a4:	20000208 	.word	0x20000208

080027a8 <_ZN9LineTrace4initEv>:
	monitor_r = r;
}

// -------public---------- //
void LineTrace::init()
{
 80027a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027aa:	b089      	sub	sp, #36	; 0x24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
	double temp_kp_v, temp_ki_v, temp_kd_v;
	sd_read_array_double("Params", "kp_v.txt", 1, &temp_kp_v);
 80027b0:	f107 0318 	add.w	r3, r7, #24
 80027b4:	2201      	movs	r2, #1
 80027b6:	491a      	ldr	r1, [pc, #104]	; (8002820 <_ZN9LineTrace4initEv+0x78>)
 80027b8:	481a      	ldr	r0, [pc, #104]	; (8002824 <_ZN9LineTrace4initEv+0x7c>)
 80027ba:	f7fe ff81 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Params", "ki_v.txt", 1, &temp_ki_v);
 80027be:	f107 0310 	add.w	r3, r7, #16
 80027c2:	2201      	movs	r2, #1
 80027c4:	4918      	ldr	r1, [pc, #96]	; (8002828 <_ZN9LineTrace4initEv+0x80>)
 80027c6:	4817      	ldr	r0, [pc, #92]	; (8002824 <_ZN9LineTrace4initEv+0x7c>)
 80027c8:	f7fe ff7a 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Params", "kd_v.txt", 1, &temp_kd_v);
 80027cc:	f107 0308 	add.w	r3, r7, #8
 80027d0:	2201      	movs	r2, #1
 80027d2:	4916      	ldr	r1, [pc, #88]	; (800282c <_ZN9LineTrace4initEv+0x84>)
 80027d4:	4813      	ldr	r0, [pc, #76]	; (8002824 <_ZN9LineTrace4initEv+0x7c>)
 80027d6:	f7fe ff73 	bl	80016c0 <sd_read_array_double>
	setVeloGain(temp_kp_v, temp_ki_v, temp_kd_v);
 80027da:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80027de:	4618      	mov	r0, r3
 80027e0:	4621      	mov	r1, r4
 80027e2:	f7fe fa19 	bl	8000c18 <__aeabi_d2f>
 80027e6:	4605      	mov	r5, r0
 80027e8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80027ec:	4618      	mov	r0, r3
 80027ee:	4621      	mov	r1, r4
 80027f0:	f7fe fa12 	bl	8000c18 <__aeabi_d2f>
 80027f4:	4606      	mov	r6, r0
 80027f6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80027fa:	4618      	mov	r0, r3
 80027fc:	4621      	mov	r1, r4
 80027fe:	f7fe fa0b 	bl	8000c18 <__aeabi_d2f>
 8002802:	4603      	mov	r3, r0
 8002804:	ee01 3a10 	vmov	s2, r3
 8002808:	ee00 6a90 	vmov	s1, r6
 800280c:	ee00 5a10 	vmov	s0, r5
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f826 	bl	8002862 <_ZN9LineTrace11setVeloGainEfff>

}
 8002816:	bf00      	nop
 8002818:	3724      	adds	r7, #36	; 0x24
 800281a:	46bd      	mov	sp, r7
 800281c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800281e:	bf00      	nop
 8002820:	0801760c 	.word	0x0801760c
 8002824:	08017618 	.word	0x08017618
 8002828:	08017620 	.word	0x08017620
 800282c:	0801762c 	.word	0x0801762c

08002830 <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	ed87 0a02 	vstr	s0, [r7, #8]
 800283c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002840:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	611a      	str	r2, [r3, #16]
	ki_ = ki;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	619a      	str	r2, [r3, #24]
	kd_ = kd;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	615a      	str	r2, [r3, #20]
}
 8002856:	bf00      	nop
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <_ZN9LineTrace11setVeloGainEfff>:


void LineTrace::setVeloGain(float kp, float ki, float kd)
{
 8002862:	b480      	push	{r7}
 8002864:	b085      	sub	sp, #20
 8002866:	af00      	add	r7, sp, #0
 8002868:	60f8      	str	r0, [r7, #12]
 800286a:	ed87 0a02 	vstr	s0, [r7, #8]
 800286e:	edc7 0a01 	vstr	s1, [r7, #4]
 8002872:	ed87 1a00 	vstr	s2, [r7]
	kp_velo_ = kp;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	61da      	str	r2, [r3, #28]
	ki_velo_ = ki;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	625a      	str	r2, [r3, #36]	; 0x24
	kd_velo_ = kd;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	621a      	str	r2, [r3, #32]
}
 8002888:	bf00      	nop
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <_ZN9LineTrace6getKpVEv>:
{
	return kd_;
}

float LineTrace::getKpV()
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
	return kp_velo_;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	69db      	ldr	r3, [r3, #28]
 80028a0:	ee07 3a90 	vmov	s15, r3
}
 80028a4:	eeb0 0a67 	vmov.f32	s0, s15
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <_ZN9LineTrace6getKiVEv>:
float LineTrace::getKiV()
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
	return ki_velo_;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028be:	ee07 3a90 	vmov	s15, r3
}
 80028c2:	eeb0 0a67 	vmov.f32	s0, s15
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <_ZN9LineTrace6getKdVEv>:
float LineTrace::getKdV()
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	return kd_velo_;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	ee07 3a90 	vmov	s15, r3
}
 80028e0:	eeb0 0a67 	vmov.f32	s0, s15
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <_ZN9LineTrace14setNormalRatioEf>:

void LineTrace::setNormalRatio(float ratio)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	0000      	movs	r0, r0
 800292c:	0000      	movs	r0, r0
	...

08002930 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800293e:	2b00      	cmp	r3, #0
 8002940:	d024      	beq.n	800298c <_ZN9LineTrace4flipEv+0x5c>
		//pidTrace();
		pidAngularVelocityTrace();
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff feb0 	bl	80026a8 <_ZN9LineTrace23pidAngularVelocityTraceEv>
		//steeringAngleTrace();

		if(line_sensor_->emergencyStop() == true){
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff fde3 	bl	8002518 <_ZN10LineSensor13emergencyStopEv>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d011      	beq.n	800297c <_ZN9LineTrace4flipEv+0x4c>
			motor_->setRatio(0, 0);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8002998 <_ZN9LineTrace4flipEv+0x68>
 8002960:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8002998 <_ZN9LineTrace4flipEv+0x68>
 8002964:	4618      	mov	r0, r3
 8002966:	f000 f9af 	bl	8002cc8 <_ZN5Motor8setRatioEdd>
			led_.LR(1, -1);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	330c      	adds	r3, #12
 800296e:	f04f 32ff 	mov.w	r2, #4294967295
 8002972:	2101      	movs	r1, #1
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff fc39 	bl	80021ec <_ZN3LED2LREaa>
			led_.LR(0, -1);

		}
	}

}
 800297a:	e007      	b.n	800298c <_ZN9LineTrace4flipEv+0x5c>
			led_.LR(0, -1);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	330c      	adds	r3, #12
 8002980:	f04f 32ff 	mov.w	r2, #4294967295
 8002984:	2100      	movs	r1, #0
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff fc30 	bl	80021ec <_ZN3LED2LREaa>
}
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	f3af 8000 	nop.w
	...

080029a0 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	0000      	movs	r0, r0
	...

080029c0 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80029f0 <_ZN9LineTrace4stopEv+0x30>
 80029d8:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80029f0 <_ZN9LineTrace4stopEv+0x30>
 80029dc:	4618      	mov	r0, r3
 80029de:	f000 f973 	bl	8002cc8 <_ZN5Motor8setRatioEdd>
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	f3af 8000 	nop.w
	...

080029f8 <_ZN6LoggerC1Ev>:
#include "Logger.hpp"
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_dis_(0){}
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002a06:	33b0      	adds	r3, #176	; 0xb0
 8002a08:	2200      	movs	r2, #0
 8002a0a:	701a      	strb	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002a12:	33b2      	adds	r3, #178	; 0xb2
 8002a14:	2200      	movs	r2, #0
 8002a16:	801a      	strh	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002a1e:	33b4      	adds	r3, #180	; 0xb4
 8002a20:	2200      	movs	r2, #0
 8002a22:	801a      	strh	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
	...

08002a34 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b088      	sub	sp, #32
 8002a38:	af02      	add	r7, sp, #8
 8002a3a:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	75fb      	strb	r3, [r7, #23]

	if(sd_mount() == 1){
 8002a40:	f7fe ff28 	bl	8001894 <sd_mount>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	bf0c      	ite	eq
 8002a4a:	2301      	moveq	r3, #1
 8002a4c:	2300      	movne	r3, #0
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d005      	beq.n	8002a60 <_ZN6Logger10sdCardInitEv+0x2c>
	  printf("mount success\r\n");
 8002a54:	4816      	ldr	r0, [pc, #88]	; (8002ab0 <_ZN6Logger10sdCardInitEv+0x7c>)
 8002a56:	f010 fd9d 	bl	8013594 <puts>
	  ret = true;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	75fb      	strb	r3, [r7, #23]
 8002a5e:	e004      	b.n	8002a6a <_ZN6Logger10sdCardInitEv+0x36>
	}
	else{
	  printf("mount error\r\n");
 8002a60:	4814      	ldr	r0, [pc, #80]	; (8002ab4 <_ZN6Logger10sdCardInitEv+0x80>)
 8002a62:	f010 fd97 	bl	8013594 <puts>
	  ret = false;
 8002a66:	2300      	movs	r3, #0
 8002a68:	75fb      	strb	r3, [r7, #23]
	}

	int	data[1];
	int temp[1];

	data[0] = 100;
 8002a6a:	2364      	movs	r3, #100	; 0x64
 8002a6c:	613b      	str	r3, [r7, #16]
	sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
 8002a6e:	f107 0210 	add.w	r2, r7, #16
 8002a72:	2301      	movs	r3, #1
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	4613      	mov	r3, r2
 8002a78:	2201      	movs	r2, #1
 8002a7a:	490f      	ldr	r1, [pc, #60]	; (8002ab8 <_ZN6Logger10sdCardInitEv+0x84>)
 8002a7c:	480f      	ldr	r0, [pc, #60]	; (8002abc <_ZN6Logger10sdCardInitEv+0x88>)
 8002a7e:	f7fe fe65 	bl	800174c <sd_write_array_int>
	sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
 8002a82:	f107 030c 	add.w	r3, r7, #12
 8002a86:	2201      	movs	r2, #1
 8002a88:	490b      	ldr	r1, [pc, #44]	; (8002ab8 <_ZN6Logger10sdCardInitEv+0x84>)
 8002a8a:	480c      	ldr	r0, [pc, #48]	; (8002abc <_ZN6Logger10sdCardInitEv+0x88>)
 8002a8c:	f7fe febc 	bl	8001808 <sd_read_array_int>
	sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write
 8002a90:	f107 020c 	add.w	r2, r7, #12
 8002a94:	2301      	movs	r3, #1
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	4908      	ldr	r1, [pc, #32]	; (8002ac0 <_ZN6Logger10sdCardInitEv+0x8c>)
 8002a9e:	4807      	ldr	r0, [pc, #28]	; (8002abc <_ZN6Logger10sdCardInitEv+0x88>)
 8002aa0:	f7fe fe54 	bl	800174c <sd_write_array_int>

	return ret;
 8002aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3718      	adds	r7, #24
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	08017638 	.word	0x08017638
 8002ab4:	08017648 	.word	0x08017648
 8002ab8:	08017658 	.word	0x08017658
 8002abc:	08017664 	.word	0x08017664
 8002ac0:	0801766c 	.word	0x0801766c

08002ac4 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002ad6:	33b0      	adds	r3, #176	; 0xb0
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d024      	beq.n	8002b28 <_ZN6Logger8storeLogEf+0x64>
		store_data_float_[log_index_tim_] = data;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002ae4:	33b2      	adds	r3, #178	; 0xb2
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4413      	add	r3, r2
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002af8:	33b2      	adds	r3, #178	; 0xb2
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	3301      	adds	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002b06:	33b2      	adds	r3, #178	; 0xb2
 8002b08:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002b10:	33b2      	adds	r3, #178	; 0xb2
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	f241 3287 	movw	r2, #4999	; 0x1387
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d905      	bls.n	8002b28 <_ZN6Logger8storeLogEf+0x64>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002b22:	33b2      	adds	r3, #178	; 0xb2
 8002b24:	2200      	movs	r2, #0
 8002b26:	801a      	strh	r2, [r3, #0]
	}
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <_ZN6Logger8saveLogsEPKcS1_>:
		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
	}
}

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af02      	add	r7, sp, #8
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8002b40:	68fa      	ldr	r2, [r7, #12]
 8002b42:	2300      	movs	r3, #0
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	4613      	mov	r3, r2
 8002b48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	68b8      	ldr	r0, [r7, #8]
 8002b50:	f7fe fcee 	bl	8001530 <sd_write_array_float>
}
 8002b54:	bf00      	nop
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af02      	add	r7, sp, #8
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
 8002b68:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8002b70:	3330      	adds	r3, #48	; 0x30
 8002b72:	2200      	movs	r2, #0
 8002b74:	9200      	str	r2, [sp, #0]
 8002b76:	f241 7270 	movw	r2, #6000	; 0x1770
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	68b8      	ldr	r0, [r7, #8]
 8002b7e:	f7fe fcd7 	bl	8001530 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f503 4352 	add.w	r3, r3, #53760	; 0xd200
 8002b88:	33f0      	adds	r3, #240	; 0xf0
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	9200      	str	r2, [sp, #0]
 8002b8e:	f241 7270 	movw	r2, #6000	; 0x1770
 8002b92:	6839      	ldr	r1, [r7, #0]
 8002b94:	68b8      	ldr	r0, [r7, #8]
 8002b96:	f7fe fccb 	bl	8001530 <sd_write_array_float>
}
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <_ZN6Logger5startEv>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::start()
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002bb0:	33b0      	adds	r3, #176	; 0xb0
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002bd0:	33b0      	adds	r3, #176	; 0xb0
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	701a      	strb	r2, [r3, #0]
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	801a      	strh	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	805a      	strh	r2, [r3, #2]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <_ZN5Motor4initEv>:

void Motor::init()
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002c0c:	2108      	movs	r1, #8
 8002c0e:	4805      	ldr	r0, [pc, #20]	; (8002c24 <_ZN5Motor4initEv+0x20>)
 8002c10:	f009 fa34 	bl	800c07c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002c14:	210c      	movs	r1, #12
 8002c16:	4803      	ldr	r0, [pc, #12]	; (8002c24 <_ZN5Motor4initEv+0x20>)
 8002c18:	f009 fa30 	bl	800c07c <HAL_TIM_PWM_Start>

}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	2002d558 	.word	0x2002d558

08002c28 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	da0d      	bge.n	8002c56 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c40:	481f      	ldr	r0, [pc, #124]	; (8002cc0 <_ZN5Motor9motorCtrlEv+0x98>)
 8002c42:	f005 fae9 	bl	8008218 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	425b      	negs	r3, r3
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	81fb      	strh	r3, [r7, #14]
 8002c54:	e00a      	b.n	8002c6c <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8002c56:	2201      	movs	r2, #1
 8002c58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c5c:	4818      	ldr	r0, [pc, #96]	; (8002cc0 <_ZN5Motor9motorCtrlEv+0x98>)
 8002c5e:	f005 fadb 	bl	8008218 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	da0d      	bge.n	8002c92 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8002c76:	2201      	movs	r2, #1
 8002c78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c7c:	4810      	ldr	r0, [pc, #64]	; (8002cc0 <_ZN5Motor9motorCtrlEv+0x98>)
 8002c7e:	f005 facb 	bl	8008218 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	425b      	negs	r3, r3
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	81bb      	strh	r3, [r7, #12]
 8002c90:	e00a      	b.n	8002ca8 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8002c92:	2200      	movs	r2, #0
 8002c94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c98:	4809      	ldr	r0, [pc, #36]	; (8002cc0 <_ZN5Motor9motorCtrlEv+0x98>)
 8002c9a:	f005 fabd 	bl	8008218 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8002ca8:	89fa      	ldrh	r2, [r7, #14]
 8002caa:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <_ZN5Motor9motorCtrlEv+0x9c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8002cb0:	89ba      	ldrh	r2, [r7, #12]
 8002cb2:	4b04      	ldr	r3, [pc, #16]	; (8002cc4 <_ZN5Motor9motorCtrlEv+0x9c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002cb8:	bf00      	nop
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40020c00 	.word	0x40020c00
 8002cc4:	2002d558 	.word	0x2002d558

08002cc8 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8002cc8:	b590      	push	{r4, r7, lr}
 8002cca:	b087      	sub	sp, #28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6178      	str	r0, [r7, #20]
 8002cd0:	ed87 0b02 	vstr	d0, [r7, #8]
 8002cd4:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8002cd8:	f04f 0200 	mov.w	r2, #0
 8002cdc:	4b30      	ldr	r3, [pc, #192]	; (8002da0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002cde:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ce2:	f7fd ff31 	bl	8000b48 <__aeabi_dcmpgt>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <_ZN5Motor8setRatioEdd+0x30>
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	4c2b      	ldr	r4, [pc, #172]	; (8002da0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002cf2:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8002cf6:	e00e      	b.n	8002d16 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	4b29      	ldr	r3, [pc, #164]	; (8002da4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002cfe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d02:	f7fd ff03 	bl	8000b0c <__aeabi_dcmplt>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d004      	beq.n	8002d16 <_ZN5Motor8setRatioEdd+0x4e>
 8002d0c:	f04f 0300 	mov.w	r3, #0
 8002d10:	4c24      	ldr	r4, [pc, #144]	; (8002da4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002d12:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8002d16:	f04f 0200 	mov.w	r2, #0
 8002d1a:	4b21      	ldr	r3, [pc, #132]	; (8002da0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002d1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d20:	f7fd ff12 	bl	8000b48 <__aeabi_dcmpgt>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <_ZN5Motor8setRatioEdd+0x6e>
 8002d2a:	f04f 0300 	mov.w	r3, #0
 8002d2e:	4c1c      	ldr	r4, [pc, #112]	; (8002da0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002d30:	e9c7 3400 	strd	r3, r4, [r7]
 8002d34:	e00e      	b.n	8002d54 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8002d36:	f04f 0200 	mov.w	r2, #0
 8002d3a:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002d3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d40:	f7fd fee4 	bl	8000b0c <__aeabi_dcmplt>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d004      	beq.n	8002d54 <_ZN5Motor8setRatioEdd+0x8c>
 8002d4a:	f04f 0300 	mov.w	r3, #0
 8002d4e:	4c15      	ldr	r4, [pc, #84]	; (8002da4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002d50:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	4b13      	ldr	r3, [pc, #76]	; (8002da8 <_ZN5Motor8setRatioEdd+0xe0>)
 8002d5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d5e:	f7fd fc63 	bl	8000628 <__aeabi_dmul>
 8002d62:	4603      	mov	r3, r0
 8002d64:	460c      	mov	r4, r1
 8002d66:	4618      	mov	r0, r3
 8002d68:	4621      	mov	r1, r4
 8002d6a:	f7fd ff0d 	bl	8000b88 <__aeabi_d2iz>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	b21a      	sxth	r2, r3
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8002d76:	f04f 0200 	mov.w	r2, #0
 8002d7a:	4b0b      	ldr	r3, [pc, #44]	; (8002da8 <_ZN5Motor8setRatioEdd+0xe0>)
 8002d7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d80:	f7fd fc52 	bl	8000628 <__aeabi_dmul>
 8002d84:	4603      	mov	r3, r0
 8002d86:	460c      	mov	r4, r1
 8002d88:	4618      	mov	r0, r3
 8002d8a:	4621      	mov	r1, r4
 8002d8c:	f7fd fefc 	bl	8000b88 <__aeabi_d2iz>
 8002d90:	4603      	mov	r3, r0
 8002d92:	b21a      	sxth	r2, r3
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	805a      	strh	r2, [r3, #2]

}
 8002d98:	bf00      	nop
 8002d9a:	371c      	adds	r7, #28
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd90      	pop	{r4, r7, pc}
 8002da0:	3ff00000 	.word	0x3ff00000
 8002da4:	bff00000 	.word	0xbff00000
 8002da8:	409c2000 	.word	0x409c2000

08002dac <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_(0), y_(0), theta_(0)
 8002dac:	b490      	push	{r4, r7}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
 8002db8:	603b      	str	r3, [r7, #0]
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	f04f 0300 	mov.w	r3, #0
 8002dc0:	f04f 0400 	mov.w	r4, #0
 8002dc4:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	f04f 0400 	mov.w	r4, #0
 8002dd2:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	f04f 0300 	mov.w	r3, #0
 8002ddc:	f04f 0400 	mov.w	r4, #0
 8002de0:	e9c2 3408 	strd	r3, r4, [r2, #32]
{
	encoder_ = encoder;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	609a      	str	r2, [r3, #8]
}
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc90      	pop	{r4, r7}
 8002e00:	4770      	bx	lr
 8002e02:	0000      	movs	r0, r0
 8002e04:	0000      	movs	r0, r0
	...

08002e08 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8002e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e0c:	b086      	sub	sp, #24
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe ff7e 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 8002e1c:	ee10 3a10 	vmov	r3, s0
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7fd fba9 	bl	8000578 <__aeabi_f2d>
 8002e26:	4603      	mov	r3, r0
 8002e28:	460c      	mov	r4, r1
 8002e2a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fe fa9f 	bl	8001376 <_ZN7Encoder11getDistanceEv>
 8002e38:	ec54 3b10 	vmov	r3, r4, d0
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	4621      	mov	r1, r4
 8002e40:	f7fd feea 	bl	8000c18 <__aeabi_d2f>
 8002e44:	4603      	mov	r3, r0
 8002e46:	60fb      	str	r3, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8002e48:	a356      	add	r3, pc, #344	; (adr r3, 8002fa4 <_ZN8Odometry12calcPotitionEv+0x19c>)
 8002e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e52:	f7fd fbe9 	bl	8000628 <__aeabi_dmul>
 8002e56:	4603      	mov	r3, r0
 8002e58:	460c      	mov	r4, r1
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	x_ = x_ + distance * cos(theta_ + delta_theta_ / 2);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f7fd fb86 	bl	8000578 <__aeabi_f2d>
 8002e6c:	4682      	mov	sl, r0
 8002e6e:	468b      	mov	fp, r1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e84:	f7fd fcfa 	bl	800087c <__aeabi_ddiv>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	4640      	mov	r0, r8
 8002e8e:	4649      	mov	r1, r9
 8002e90:	f7fd fa14 	bl	80002bc <__adddf3>
 8002e94:	4602      	mov	r2, r0
 8002e96:	460b      	mov	r3, r1
 8002e98:	ec43 2b17 	vmov	d7, r2, r3
 8002e9c:	eeb0 0a47 	vmov.f32	s0, s14
 8002ea0:	eef0 0a67 	vmov.f32	s1, s15
 8002ea4:	f00e fc30 	bl	8011708 <cos>
 8002ea8:	ec53 2b10 	vmov	r2, r3, d0
 8002eac:	4650      	mov	r0, sl
 8002eae:	4659      	mov	r1, fp
 8002eb0:	f7fd fbba 	bl	8000628 <__aeabi_dmul>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	4620      	mov	r0, r4
 8002eba:	4629      	mov	r1, r5
 8002ebc:	f7fd f9fe 	bl	80002bc <__adddf3>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	460c      	mov	r4, r1
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = y_ + distance * sin(theta_ + delta_theta_ / 2);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f7fd fb51 	bl	8000578 <__aeabi_f2d>
 8002ed6:	4682      	mov	sl, r0
 8002ed8:	468b      	mov	fp, r1
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002eee:	f7fd fcc5 	bl	800087c <__aeabi_ddiv>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4640      	mov	r0, r8
 8002ef8:	4649      	mov	r1, r9
 8002efa:	f7fd f9df 	bl	80002bc <__adddf3>
 8002efe:	4602      	mov	r2, r0
 8002f00:	460b      	mov	r3, r1
 8002f02:	ec43 2b17 	vmov	d7, r2, r3
 8002f06:	eeb0 0a47 	vmov.f32	s0, s14
 8002f0a:	eef0 0a67 	vmov.f32	s1, s15
 8002f0e:	f00e fc3f 	bl	8011790 <sin>
 8002f12:	ec53 2b10 	vmov	r2, r3, d0
 8002f16:	4650      	mov	r0, sl
 8002f18:	4659      	mov	r1, fp
 8002f1a:	f7fd fb85 	bl	8000628 <__aeabi_dmul>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4620      	mov	r0, r4
 8002f24:	4629      	mov	r1, r5
 8002f26:	f7fd f9c9 	bl	80002bc <__adddf3>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	460c      	mov	r4, r1
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = theta_ + delta_theta_;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8002f40:	461a      	mov	r2, r3
 8002f42:	4623      	mov	r3, r4
 8002f44:	f7fd f9ba 	bl	80002bc <__adddf3>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	460c      	mov	r4, r1
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	e9c2 3408 	strd	r3, r4, [r2, #32]

	monitor_x = x_;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	4621      	mov	r1, r4
 8002f5c:	f7fd fe5c 	bl	8000c18 <__aeabi_d2f>
 8002f60:	4602      	mov	r2, r0
 8002f62:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <_ZN8Odometry12calcPotitionEv+0x190>)
 8002f64:	601a      	str	r2, [r3, #0]
	monitor_y = y_;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	4621      	mov	r1, r4
 8002f70:	f7fd fe52 	bl	8000c18 <__aeabi_d2f>
 8002f74:	4602      	mov	r2, r0
 8002f76:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <_ZN8Odometry12calcPotitionEv+0x194>)
 8002f78:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8002f80:	4618      	mov	r0, r3
 8002f82:	4621      	mov	r1, r4
 8002f84:	f7fd fe48 	bl	8000c18 <__aeabi_d2f>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	4b05      	ldr	r3, [pc, #20]	; (8002fa0 <_ZN8Odometry12calcPotitionEv+0x198>)
 8002f8c:	601a      	str	r2, [r3, #0]
}
 8002f8e:	bf00      	nop
 8002f90:	3718      	adds	r7, #24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f98:	2000020c 	.word	0x2000020c
 8002f9c:	20000210 	.word	0x20000210
 8002fa0:	20000214 	.word	0x20000214
 8002fa4:	d2f1a9fc 	.word	0xd2f1a9fc
 8002fa8:	3f50624d 	.word	0x3f50624d

08002fac <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
	calcPotition();
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7ff ff27 	bl	8002e08 <_ZN8Odometry12calcPotitionEv>
}
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8002fc2:	b490      	push	{r4, r7}
 8002fc4:	b082      	sub	sp, #8
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
	x_ = 0;
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	f04f 0300 	mov.w	r3, #0
 8002fd0:	f04f 0400 	mov.w	r4, #0
 8002fd4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = 0;
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	f04f 0300 	mov.w	r3, #0
 8002fde:	f04f 0400 	mov.w	r4, #0
 8002fe2:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = 0;
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	f04f 0400 	mov.w	r4, #0
 8002ff0:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bc90      	pop	{r4, r7}
 8002ffc:	4770      	bx	lr
	...

08003000 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8003000:	b490      	push	{r4, r7}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	f04f 0300 	mov.w	r3, #0
 8003014:	f04f 0400 	mov.w	r4, #0
 8003018:	e9c2 3402 	strd	r3, r4, [r2, #8]
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	f04f 0300 	mov.w	r3, #0
 8003022:	f04f 0400 	mov.w	r4, #0
 8003026:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	f04f 0400 	mov.w	r4, #0
 8003034:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800303e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8003042:	2200      	movs	r2, #0
 8003044:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8003046:	4a29      	ldr	r2, [pc, #164]	; (80030ec <_ZN13PathFollowingC1Ev+0xec>)
 8003048:	f04f 0300 	mov.w	r3, #0
 800304c:	f04f 0400 	mov.w	r4, #0
 8003050:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8003054:	4a25      	ldr	r2, [pc, #148]	; (80030ec <_ZN13PathFollowingC1Ev+0xec>)
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	f04f 0400 	mov.w	r4, #0
 800305e:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8003062:	4a22      	ldr	r2, [pc, #136]	; (80030ec <_ZN13PathFollowingC1Ev+0xec>)
 8003064:	f04f 0300 	mov.w	r3, #0
 8003068:	f04f 0400 	mov.w	r4, #0
 800306c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8003070:	4a1f      	ldr	r2, [pc, #124]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 8003072:	f04f 0300 	mov.w	r3, #0
 8003076:	f04f 0400 	mov.w	r4, #0
 800307a:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 800307e:	4a1c      	ldr	r2, [pc, #112]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 8003080:	f04f 0300 	mov.w	r3, #0
 8003084:	f04f 0400 	mov.w	r4, #0
 8003088:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 800308c:	4a18      	ldr	r2, [pc, #96]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 800308e:	f04f 0300 	mov.w	r3, #0
 8003092:	f04f 0400 	mov.w	r4, #0
 8003096:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 800309a:	4a15      	ldr	r2, [pc, #84]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 800309c:	f04f 0300 	mov.w	r3, #0
 80030a0:	f04f 0400 	mov.w	r4, #0
 80030a4:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 80030a8:	4a11      	ldr	r2, [pc, #68]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 80030aa:	f04f 0300 	mov.w	r3, #0
 80030ae:	f04f 0400 	mov.w	r4, #0
 80030b2:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 80030b6:	4a0e      	ldr	r2, [pc, #56]	; (80030f0 <_ZN13PathFollowingC1Ev+0xf0>)
 80030b8:	f04f 0300 	mov.w	r3, #0
 80030bc:	f04f 0400 	mov.w	r4, #0
 80030c0:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 80030c4:	4a0b      	ldr	r2, [pc, #44]	; (80030f4 <_ZN13PathFollowingC1Ev+0xf4>)
 80030c6:	f04f 0300 	mov.w	r3, #0
 80030ca:	f04f 0400 	mov.w	r4, #0
 80030ce:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 80030d2:	4a08      	ldr	r2, [pc, #32]	; (80030f4 <_ZN13PathFollowingC1Ev+0xf4>)
 80030d4:	f04f 0300 	mov.w	r3, #0
 80030d8:	f04f 0400 	mov.w	r4, #0
 80030dc:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4618      	mov	r0, r3
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc90      	pop	{r4, r7}
 80030ea:	4770      	bx	lr
 80030ec:	2002da58 	.word	0x2002da58
 80030f0:	2002d9e8 	.word	0x2002d9e8
 80030f4:	2002da48 	.word	0x2002da48

080030f8 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b088      	sub	sp, #32
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8003100:	f001 fccc 	bl	8004a9c <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("Params", "kx.txt", 1, &temp_kx);
 8003104:	f107 0318 	add.w	r3, r7, #24
 8003108:	2201      	movs	r2, #1
 800310a:	4915      	ldr	r1, [pc, #84]	; (8003160 <_ZN13PathFollowing4initEv+0x68>)
 800310c:	4815      	ldr	r0, [pc, #84]	; (8003164 <_ZN13PathFollowing4initEv+0x6c>)
 800310e:	f7fe fad7 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Params", "ky.txt", 1, &temp_ky);
 8003112:	f107 0310 	add.w	r3, r7, #16
 8003116:	2201      	movs	r2, #1
 8003118:	4913      	ldr	r1, [pc, #76]	; (8003168 <_ZN13PathFollowing4initEv+0x70>)
 800311a:	4812      	ldr	r0, [pc, #72]	; (8003164 <_ZN13PathFollowing4initEv+0x6c>)
 800311c:	f7fe fad0 	bl	80016c0 <sd_read_array_double>
	sd_read_array_double("Params", "kt.txt", 1, &temp_kt);
 8003120:	f107 0308 	add.w	r3, r7, #8
 8003124:	2201      	movs	r2, #1
 8003126:	4911      	ldr	r1, [pc, #68]	; (800316c <_ZN13PathFollowing4initEv+0x74>)
 8003128:	480e      	ldr	r0, [pc, #56]	; (8003164 <_ZN13PathFollowing4initEv+0x6c>)
 800312a:	f7fe fac9 	bl	80016c0 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 800312e:	ed97 7b06 	vldr	d7, [r7, #24]
 8003132:	ed97 6b04 	vldr	d6, [r7, #16]
 8003136:	ed97 5b02 	vldr	d5, [r7, #8]
 800313a:	eeb0 2a45 	vmov.f32	s4, s10
 800313e:	eef0 2a65 	vmov.f32	s5, s11
 8003142:	eeb0 1a46 	vmov.f32	s2, s12
 8003146:	eef0 1a66 	vmov.f32	s3, s13
 800314a:	eeb0 0a47 	vmov.f32	s0, s14
 800314e:	eef0 0a67 	vmov.f32	s1, s15
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 f80c 	bl	8003170 <_ZN13PathFollowing7setGainEddd>
}
 8003158:	bf00      	nop
 800315a:	3720      	adds	r7, #32
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	08017678 	.word	0x08017678
 8003164:	08017680 	.word	0x08017680
 8003168:	08017688 	.word	0x08017688
 800316c:	08017690 	.word	0x08017690

08003170 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8003170:	b490      	push	{r4, r7}
 8003172:	b088      	sub	sp, #32
 8003174:	af00      	add	r7, sp, #0
 8003176:	61f8      	str	r0, [r7, #28]
 8003178:	ed87 0b04 	vstr	d0, [r7, #16]
 800317c:	ed87 1b02 	vstr	d1, [r7, #8]
 8003180:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8003184:	4a09      	ldr	r2, [pc, #36]	; (80031ac <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003186:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800318a:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 800318e:	4a07      	ldr	r2, [pc, #28]	; (80031ac <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003190:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003194:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8003198:	4a04      	ldr	r2, [pc, #16]	; (80031ac <_ZN13PathFollowing7setGainEddd+0x3c>)
 800319a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800319e:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80031a2:	bf00      	nop
 80031a4:	3720      	adds	r7, #32
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc90      	pop	{r4, r7}
 80031aa:	4770      	bx	lr
 80031ac:	2002da58 	.word	0x2002da58

080031b0 <_ZN13PathFollowing8getKxValEv>:

double PathFollowing::getKxVal()
{
 80031b0:	b490      	push	{r4, r7}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
	return rtParam.kx;
 80031b8:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <_ZN13PathFollowing8getKxValEv+0x24>)
 80031ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 80031be:	ec44 3b17 	vmov	d7, r3, r4
}
 80031c2:	eeb0 0a47 	vmov.f32	s0, s14
 80031c6:	eef0 0a67 	vmov.f32	s1, s15
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc90      	pop	{r4, r7}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	2002da58 	.word	0x2002da58

080031d8 <_ZN13PathFollowing8getKyValEv>:

double PathFollowing::getKyVal()
{
 80031d8:	b490      	push	{r4, r7}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
	return rtParam.ky;
 80031e0:	4b06      	ldr	r3, [pc, #24]	; (80031fc <_ZN13PathFollowing8getKyValEv+0x24>)
 80031e2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80031e6:	ec44 3b17 	vmov	d7, r3, r4
}
 80031ea:	eeb0 0a47 	vmov.f32	s0, s14
 80031ee:	eef0 0a67 	vmov.f32	s1, s15
 80031f2:	3708      	adds	r7, #8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bc90      	pop	{r4, r7}
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	2002da58 	.word	0x2002da58

08003200 <_ZN13PathFollowing8getKtValEv>:

double PathFollowing::getKtVal()
{
 8003200:	b490      	push	{r4, r7}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
	return rtParam.kt;
 8003208:	4b06      	ldr	r3, [pc, #24]	; (8003224 <_ZN13PathFollowing8getKtValEv+0x24>)
 800320a:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800320e:	ec44 3b17 	vmov	d7, r3, r4
}
 8003212:	eeb0 0a47 	vmov.f32	s0, s14
 8003216:	eef0 0a67 	vmov.f32	s1, s15
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bc90      	pop	{r4, r7}
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	2002da58 	.word	0x2002da58

08003228 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8003230:	2088      	movs	r0, #136	; 0x88
 8003232:	f7fe fea0 	bl	8001f76 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 8003236:	2080      	movs	r0, #128	; 0x80
 8003238:	f7fe fe9d 	bl	8001f76 <INA260_init>
}
 800323c:	bf00      	nop
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	0000      	movs	r0, r0
	...

08003248 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8003248:	b590      	push	{r4, r7, lr}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8003250:	2188      	movs	r1, #136	; 0x88
 8003252:	2002      	movs	r0, #2
 8003254:	f7fe fe2c 	bl	8001eb0 <INA260_read>
 8003258:	4603      	mov	r3, r0
 800325a:	4618      	mov	r0, r3
 800325c:	f7fd f97a 	bl	8000554 <__aeabi_i2d>
 8003260:	a30c      	add	r3, pc, #48	; (adr r3, 8003294 <_ZN11PowerSensor12updateValuesEv+0x4c>)
 8003262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003266:	f7fd f9df 	bl	8000628 <__aeabi_dmul>
 800326a:	4603      	mov	r3, r0
 800326c:	460c      	mov	r4, r1
 800326e:	4618      	mov	r0, r3
 8003270:	4621      	mov	r1, r4
 8003272:	f7fd fcd1 	bl	8000c18 <__aeabi_d2f>
 8003276:	4602      	mov	r2, r0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	4a03      	ldr	r2, [pc, #12]	; (8003290 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8003282:	6013      	str	r3, [r2, #0]
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bd90      	pop	{r4, r7, pc}
 800328c:	f3af 8000 	nop.w
 8003290:	20000218 	.word	0x20000218
 8003294:	47ae147b 	.word	0x47ae147b
 8003298:	3f547ae1 	.word	0x3f547ae1

0800329c <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	ee07 3a90 	vmov	s15, r3

}
 80032ac:	eeb0 0a67 	vmov.f32	s0, s15
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	0000      	movs	r0, r0
 80032bc:	0000      	movs	r0, r0
	...

080032c0 <_ZN11PowerSensor12butteryCheckEv>:

bool PowerSensor::butteryCheck()
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	bool ret = false;
 80032c8:	2300      	movs	r3, #0
 80032ca:	73fb      	strb	r3, [r7, #15]

	if(buttery_voltage_ < LOW_VOLTAGE_THRESHOLD) cnt++;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7fd f951 	bl	8000578 <__aeabi_f2d>
 80032d6:	a311      	add	r3, pc, #68	; (adr r3, 800331c <_ZN11PowerSensor12butteryCheckEv+0x5c>)
 80032d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032dc:	f7fd fc16 	bl	8000b0c <__aeabi_dcmplt>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d006      	beq.n	80032f4 <_ZN11PowerSensor12butteryCheckEv+0x34>
 80032e6:	4b0c      	ldr	r3, [pc, #48]	; (8003318 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 80032e8:	881b      	ldrh	r3, [r3, #0]
 80032ea:	3301      	adds	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 80032f0:	801a      	strh	r2, [r3, #0]
 80032f2:	e002      	b.n	80032fa <_ZN11PowerSensor12butteryCheckEv+0x3a>
	else cnt = 0;
 80032f4:	4b08      	ldr	r3, [pc, #32]	; (8003318 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	801a      	strh	r2, [r3, #0]

	if(cnt >= 1) {
 80032fa:	4b07      	ldr	r3, [pc, #28]	; (8003318 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d004      	beq.n	800330c <_ZN11PowerSensor12butteryCheckEv+0x4c>
		ret = true;
 8003302:	2301      	movs	r3, #1
 8003304:	73fb      	strb	r3, [r7, #15]
		cnt = 1;
 8003306:	4b04      	ldr	r3, [pc, #16]	; (8003318 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003308:	2201      	movs	r2, #1
 800330a:	801a      	strh	r2, [r3, #0]
	}

	return ret;
 800330c:	7bfb      	ldrb	r3, [r7, #15]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	2000021c 	.word	0x2000021c
 800331c:	9999999a 	.word	0x9999999a
 8003320:	401d9999 	.word	0x401d9999

08003324 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 800332c:	2300      	movs	r3, #0
 800332e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8003330:	2102      	movs	r1, #2
 8003332:	4822      	ldr	r0, [pc, #136]	; (80033bc <_ZN12RotarySwitch8getValueEv+0x98>)
 8003334:	f004 ff58 	bl	80081e8 <HAL_GPIO_ReadPin>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	bf0c      	ite	eq
 800333e:	2301      	moveq	r3, #1
 8003340:	2300      	movne	r3, #0
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <_ZN12RotarySwitch8getValueEv+0x2c>
 8003348:	89fb      	ldrh	r3, [r7, #14]
 800334a:	f043 0301 	orr.w	r3, r3, #1
 800334e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8003350:	2108      	movs	r1, #8
 8003352:	481a      	ldr	r0, [pc, #104]	; (80033bc <_ZN12RotarySwitch8getValueEv+0x98>)
 8003354:	f004 ff48 	bl	80081e8 <HAL_GPIO_ReadPin>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	bf0c      	ite	eq
 800335e:	2301      	moveq	r3, #1
 8003360:	2300      	movne	r3, #0
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d003      	beq.n	8003370 <_ZN12RotarySwitch8getValueEv+0x4c>
 8003368:	89fb      	ldrh	r3, [r7, #14]
 800336a:	f043 0302 	orr.w	r3, r3, #2
 800336e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8003370:	2110      	movs	r1, #16
 8003372:	4812      	ldr	r0, [pc, #72]	; (80033bc <_ZN12RotarySwitch8getValueEv+0x98>)
 8003374:	f004 ff38 	bl	80081e8 <HAL_GPIO_ReadPin>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	bf0c      	ite	eq
 800337e:	2301      	moveq	r3, #1
 8003380:	2300      	movne	r3, #0
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	d003      	beq.n	8003390 <_ZN12RotarySwitch8getValueEv+0x6c>
 8003388:	89fb      	ldrh	r3, [r7, #14]
 800338a:	f043 0304 	orr.w	r3, r3, #4
 800338e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8003390:	2180      	movs	r1, #128	; 0x80
 8003392:	480a      	ldr	r0, [pc, #40]	; (80033bc <_ZN12RotarySwitch8getValueEv+0x98>)
 8003394:	f004 ff28 	bl	80081e8 <HAL_GPIO_ReadPin>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	bf0c      	ite	eq
 800339e:	2301      	moveq	r3, #1
 80033a0:	2300      	movne	r3, #0
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <_ZN12RotarySwitch8getValueEv+0x8c>
 80033a8:	89fb      	ldrh	r3, [r7, #14]
 80033aa:	f043 0308 	orr.w	r3, r3, #8
 80033ae:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80033b0:	89fb      	ldrh	r3, [r7, #14]

}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	40020c00 	.word	0x40020c00

080033c0 <_ZN10SideSensorC1Ev>:
 *      Author: under
 */

#include "SideSensor.hpp"

SideSensor::SideSensor()
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
{

}
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
	...

080033d8 <_ZN10SideSensor12updateStatusEt>:


void SideSensor::updateStatus(uint16_t gpio_pin)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 80033e4:	887b      	ldrh	r3, [r7, #2]
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d111      	bne.n	800340e <_ZN10SideSensor12updateStatusEt+0x36>
 80033ea:	4b28      	ldr	r3, [pc, #160]	; (800348c <_ZN10SideSensor12updateStatusEt+0xb4>)
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	f083 0301 	eor.w	r3, r3, #1
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00a      	beq.n	800340e <_ZN10SideSensor12updateStatusEt+0x36>
		status_ |= 0x01;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	f043 0301 	orr.w	r3, r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	801a      	strh	r2, [r3, #0]
		white_flag1 = true;
 8003406:	4b21      	ldr	r3, [pc, #132]	; (800348c <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003408:	2201      	movs	r2, #1
 800340a:	701a      	strb	r2, [r3, #0]
 800340c:	e010      	b.n	8003430 <_ZN10SideSensor12updateStatusEt+0x58>
	}
	else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 800340e:	887b      	ldrh	r3, [r7, #2]
 8003410:	2b04      	cmp	r3, #4
 8003412:	d10d      	bne.n	8003430 <_ZN10SideSensor12updateStatusEt+0x58>
 8003414:	4b1d      	ldr	r3, [pc, #116]	; (800348c <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d009      	beq.n	8003430 <_ZN10SideSensor12updateStatusEt+0x58>
		status_ ^= 0x01;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	881b      	ldrh	r3, [r3, #0]
 8003420:	f083 0301 	eor.w	r3, r3, #1
 8003424:	b29a      	uxth	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	801a      	strh	r2, [r3, #0]
		white_flag1 = false;
 800342a:	4b18      	ldr	r3, [pc, #96]	; (800348c <_ZN10SideSensor12updateStatusEt+0xb4>)
 800342c:	2200      	movs	r2, #0
 800342e:	701a      	strb	r2, [r3, #0]

	}

	if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 8003430:	887b      	ldrh	r3, [r7, #2]
 8003432:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003436:	d111      	bne.n	800345c <_ZN10SideSensor12updateStatusEt+0x84>
 8003438:	4b15      	ldr	r3, [pc, #84]	; (8003490 <_ZN10SideSensor12updateStatusEt+0xb8>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	f083 0301 	eor.w	r3, r3, #1
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <_ZN10SideSensor12updateStatusEt+0x84>
		status_ |= 0x02;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	881b      	ldrh	r3, [r3, #0]
 800344a:	f043 0302 	orr.w	r3, r3, #2
 800344e:	b29a      	uxth	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	801a      	strh	r2, [r3, #0]
		white_flag2 = true;
 8003454:	4b0e      	ldr	r3, [pc, #56]	; (8003490 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8003456:	2201      	movs	r2, #1
 8003458:	701a      	strb	r2, [r3, #0]
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
		status_ ^= 0x02;
		white_flag2 = false;
	}

}
 800345a:	e011      	b.n	8003480 <_ZN10SideSensor12updateStatusEt+0xa8>
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 800345c:	887b      	ldrh	r3, [r7, #2]
 800345e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003462:	d10d      	bne.n	8003480 <_ZN10SideSensor12updateStatusEt+0xa8>
 8003464:	4b0a      	ldr	r3, [pc, #40]	; (8003490 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d009      	beq.n	8003480 <_ZN10SideSensor12updateStatusEt+0xa8>
		status_ ^= 0x02;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	f083 0302 	eor.w	r3, r3, #2
 8003474:	b29a      	uxth	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	801a      	strh	r2, [r3, #0]
		white_flag2 = false;
 800347a:	4b05      	ldr	r3, [pc, #20]	; (8003490 <_ZN10SideSensor12updateStatusEt+0xb8>)
 800347c:	2200      	movs	r2, #0
 800347e:	701a      	strb	r2, [r3, #0]
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	2000021e 	.word	0x2000021e
 8003490:	2000021f 	.word	0x2000021f

08003494 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4a13      	ldr	r2, [pc, #76]	; (80034f0 <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x5c>)
 80034a4:	3308      	adds	r3, #8
 80034a6:	4611      	mov	r1, r2
 80034a8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80034ac:	4618      	mov	r0, r3
 80034ae:	f00f f9ab 	bl	8012808 <memcpy>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 f8d1 	bl	8003668 <_ZN9__gnu_cxx17__normal_iteratorIPaSt6vectorIaSaIaEEEC1Ev>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f04f 0200 	mov.w	r2, #0
 80034cc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 220c 	strb.w	r2, [r3, #524]	; 0x20c
{
	logger_ = logger;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4618      	mov	r0, r3
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	080176b4 	.word	0x080176b4

080034f4 <_ZN20SystemIdentification11outputStoreEf>:
{

}

void SystemIdentification::outputStore(float output)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f893 320c 	ldrb.w	r3, [r3, #524]	; 0x20c
 8003506:	2b00      	cmp	r3, #0
 8003508:	d006      	beq.n	8003518 <_ZN20SystemIdentification11outputStoreEf+0x24>
		logger_->storeLog(output);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	ed97 0a00 	vldr	s0, [r7]
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fad6 	bl	8002ac4 <_ZN6Logger8storeLogEf>
	}

}
 8003518:	bf00      	nop
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <_ZN20SystemIdentification10outputSaveEv>:

void SystemIdentification::outputSave()
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a04      	ldr	r2, [pc, #16]	; (8003540 <_ZN20SystemIdentification10outputSaveEv+0x20>)
 800352e:	4905      	ldr	r1, [pc, #20]	; (8003544 <_ZN20SystemIdentification10outputSaveEv+0x24>)
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff faff 	bl	8002b34 <_ZN6Logger8saveLogsEPKcS1_>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	080178a8 	.word	0x080178a8
 8003544:	080178b4 	.word	0x080178b4

08003548 <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 8003548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 320c 	ldrb.w	r3, [r3, #524]	; 0x20c
 8003556:	2b00      	cmp	r3, #0
 8003558:	d048      	beq.n	80035ec <_ZN20SystemIdentification10updateMsigEv+0xa4>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	ed93 7a82 	vldr	s14, [r3, #520]	; 0x208
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8003566:	461a      	mov	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4413      	add	r3, r2
 800356c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8003570:	ee07 3a90 	vmov	s15, r3
 8003574:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	edc3 7a81 	vstr	s15, [r3, #516]	; 0x204
		msigArrayIdx_++;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8003588:	3301      	adds	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003598:	4a16      	ldr	r2, [pc, #88]	; (80035f4 <_ZN20SystemIdentification10updateMsigEv+0xac>)
 800359a:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80035a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80035a6:	d304      	bcc.n	80035b2 <_ZN20SystemIdentification10updateMsigEv+0x6a>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80035ae:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685c      	ldr	r4, [r3, #4]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80035bc:	4618      	mov	r0, r3
 80035be:	f7fc ffdb 	bl	8000578 <__aeabi_f2d>
 80035c2:	4605      	mov	r5, r0
 80035c4:	460e      	mov	r6, r1
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	edd3 7a81 	vldr	s15, [r3, #516]	; 0x204
 80035cc:	eef1 7a67 	vneg.f32	s15, s15
 80035d0:	ee17 3a90 	vmov	r3, s15
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7fc ffcf 	bl	8000578 <__aeabi_f2d>
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	ec43 2b11 	vmov	d1, r2, r3
 80035e2:	ec46 5b10 	vmov	d0, r5, r6
 80035e6:	4620      	mov	r0, r4
 80035e8:	f7ff fb6e 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

	}

}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035f4:	20000220 	.word	0x20000220

080035f8 <_ZN20SystemIdentification5startEv>:
{
	inputRatio_ = ratio;
}

void SystemIdentification::start()
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f7ff facc 	bl	8002ba2 <_ZN6Logger5startEv>
	processing_flag_ = true;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 220c 	strb.w	r2, [r3, #524]	; 0x20c
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	0000      	movs	r0, r0
 800361c:	0000      	movs	r0, r0
	...

08003620 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff fac8 	bl	8002bc2 <_ZN6Logger4stopEv>
	processing_flag_ = false;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 220c 	strb.w	r2, [r3, #524]	; 0x20c
	msigArrayIdx_ = 0;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8003660 <_ZN20SystemIdentification4stopEv+0x40>
 800364a:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8003660 <_ZN20SystemIdentification4stopEv+0x40>
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff fb3a 	bl	8002cc8 <_ZN5Motor8setRatioEdd>
}
 8003654:	bf00      	nop
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	f3af 8000 	nop.w
	...

08003668 <_ZN9__gnu_cxx17__normal_iteratorIPaSt6vectorIaSaIaEEEC1Ev>:
      typedef typename __traits_type::value_type  	value_type;
      typedef typename __traits_type::difference_type 	difference_type;
      typedef typename __traits_type::reference 	reference;
      typedef typename __traits_type::pointer   	pointer;

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
      : _M_current(_Iterator()) { }
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4618      	mov	r0, r3
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8003684:	b490      	push	{r4, r7}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
 8003690:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f04f 0200 	mov.w	r2, #0
 8003698:	601a      	str	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	605a      	str	r2, [r3, #4]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	609a      	str	r2, [r3, #8]
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	f04f 0300 	mov.w	r3, #0
 80036b0:	f04f 0400 	mov.w	r4, #0
 80036b4:	e9c2 3404 	strd	r3, r4, [r2, #16]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f04f 0200 	mov.w	r2, #0
 80036be:	619a      	str	r2, [r3, #24]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f04f 0200 	mov.w	r2, #0
 80036c6:	61da      	str	r2, [r3, #28]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f04f 0200 	mov.w	r2, #0
 80036ce:	621a      	str	r2, [r3, #32]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f04f 0200 	mov.w	r2, #0
 80036d6:	625a      	str	r2, [r3, #36]	; 0x24
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f04f 0200 	mov.w	r2, #0
 80036de:	629a      	str	r2, [r3, #40]	; 0x28
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	62da      	str	r2, [r3, #44]	; 0x2c
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
{
	motor_ = motor;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	635a      	str	r2, [r3, #52]	; 0x34
	encoder_ = encoder;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	639a      	str	r2, [r3, #56]	; 0x38
	imu_ = imu;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bc90      	pop	{r4, r7}
 800370c:	4770      	bx	lr
	...

08003710 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

double VelocityCtrl::calcVelocity()
{
 8003710:	b590      	push	{r4, r7, lr}
 8003712:	b089      	sub	sp, #36	; 0x24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
	double enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371c:	f107 0208 	add.w	r2, r7, #8
 8003720:	f107 0110 	add.w	r1, r7, #16
 8003724:	4618      	mov	r0, r3
 8003726:	f7fd fe0f 	bl	8001348 <_ZN7Encoder6getCntERdS0_>
	double enc_cnt = (enc_l + enc_r) / 2;
 800372a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800372e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003732:	461a      	mov	r2, r3
 8003734:	4623      	mov	r3, r4
 8003736:	f7fc fdc1 	bl	80002bc <__adddf3>
 800373a:	4603      	mov	r3, r0
 800373c:	460c      	mov	r4, r1
 800373e:	4618      	mov	r0, r3
 8003740:	4621      	mov	r1, r4
 8003742:	f04f 0200 	mov.w	r2, #0
 8003746:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800374a:	f7fd f897 	bl	800087c <__aeabi_ddiv>
 800374e:	4603      	mov	r3, r0
 8003750:	460c      	mov	r4, r1
 8003752:	e9c7 3406 	strd	r3, r4, [r7, #24]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8003756:	a310      	add	r3, pc, #64	; (adr r3, 8003798 <_ZN12VelocityCtrl12calcVelocityEv+0x88>)
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003760:	f7fc ff62 	bl	8000628 <__aeabi_dmul>
 8003764:	4603      	mov	r3, r0
 8003766:	460c      	mov	r4, r1
 8003768:	4618      	mov	r0, r3
 800376a:	4621      	mov	r1, r4
 800376c:	f7fd fa54 	bl	8000c18 <__aeabi_d2f>
 8003770:	4602      	mov	r2, r0
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	4618      	mov	r0, r3
 800377c:	f7fc fefc 	bl	8000578 <__aeabi_f2d>
 8003780:	4603      	mov	r3, r0
 8003782:	460c      	mov	r4, r1
 8003784:	ec44 3b17 	vmov	d7, r3, r4
}
 8003788:	eeb0 0a47 	vmov.f32	s0, s14
 800378c:	eef0 0a67 	vmov.f32	s1, s15
 8003790:	3724      	adds	r7, #36	; 0x24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd90      	pop	{r4, r7, pc}
 8003796:	bf00      	nop
 8003798:	1ab1d998 	.word	0x1ab1d998
 800379c:	3f7830b5 	.word	0x3f7830b5

080037a0 <_ZN12VelocityCtrl3pidEv>:
	return current_omega_;
}
*/

void VelocityCtrl::pid()
{
 80037a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037a2:	ed2d 8b02 	vpush	{d8}
 80037a6:	b08d      	sub	sp, #52	; 0x34
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
	float static v_pre_diff, o_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	ed93 7a00 	vldr	s14, [r3]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80037b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037bc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float o_diff = target_omega_- imu_->getOmega();
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	ed93 8a01 	vldr	s16, [r3, #4]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fe faa4 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 80037d0:	eef0 7a40 	vmov.f32	s15, s0
 80037d4:	ee78 7a67 	vsub.f32	s15, s16, s15
 80037d8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	float v_p, v_d, o_p, o_d;
	static float v_i, o_i;

	v_p = v_kp_ * v_diff;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	edd3 7a06 	vldr	s15, [r3, #24]
 80037e2:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80037e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	v_i += v_ki_ * v_diff * DELTA_T;
 80037ee:	4b76      	ldr	r3, [pc, #472]	; (80039c8 <_ZN12VelocityCtrl3pidEv+0x228>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7fc fec0 	bl	8000578 <__aeabi_f2d>
 80037f8:	4604      	mov	r4, r0
 80037fa:	460d      	mov	r5, r1
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	ed93 7a08 	vldr	s14, [r3, #32]
 8003802:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800380a:	ee17 0a90 	vmov	r0, s15
 800380e:	f7fc feb3 	bl	8000578 <__aeabi_f2d>
 8003812:	a36b      	add	r3, pc, #428	; (adr r3, 80039c0 <_ZN12VelocityCtrl3pidEv+0x220>)
 8003814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003818:	f7fc ff06 	bl	8000628 <__aeabi_dmul>
 800381c:	4602      	mov	r2, r0
 800381e:	460b      	mov	r3, r1
 8003820:	4620      	mov	r0, r4
 8003822:	4629      	mov	r1, r5
 8003824:	f7fc fd4a 	bl	80002bc <__adddf3>
 8003828:	4603      	mov	r3, r0
 800382a:	460c      	mov	r4, r1
 800382c:	4618      	mov	r0, r3
 800382e:	4621      	mov	r1, r4
 8003830:	f7fd f9f2 	bl	8000c18 <__aeabi_d2f>
 8003834:	4602      	mov	r2, r0
 8003836:	4b64      	ldr	r3, [pc, #400]	; (80039c8 <_ZN12VelocityCtrl3pidEv+0x228>)
 8003838:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) * DELTA_T;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	ed93 7a07 	vldr	s14, [r3, #28]
 8003840:	4b62      	ldr	r3, [pc, #392]	; (80039cc <_ZN12VelocityCtrl3pidEv+0x22c>)
 8003842:	edd3 7a00 	vldr	s15, [r3]
 8003846:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800384a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800384e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003852:	ee17 0a90 	vmov	r0, s15
 8003856:	f7fc fe8f 	bl	8000578 <__aeabi_f2d>
 800385a:	a359      	add	r3, pc, #356	; (adr r3, 80039c0 <_ZN12VelocityCtrl3pidEv+0x220>)
 800385c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003860:	f7fc fee2 	bl	8000628 <__aeabi_dmul>
 8003864:	4603      	mov	r3, r0
 8003866:	460c      	mov	r4, r1
 8003868:	4618      	mov	r0, r3
 800386a:	4621      	mov	r1, r4
 800386c:	f7fd f9d4 	bl	8000c18 <__aeabi_d2f>
 8003870:	4603      	mov	r3, r0
 8003872:	623b      	str	r3, [r7, #32]

	o_p = o_kp_ * o_diff;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800387a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800387e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003882:	edc7 7a07 	vstr	s15, [r7, #28]
	o_i += o_ki_ * o_diff * DELTA_T;
 8003886:	4b52      	ldr	r3, [pc, #328]	; (80039d0 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f7fc fe74 	bl	8000578 <__aeabi_f2d>
 8003890:	4604      	mov	r4, r0
 8003892:	460d      	mov	r5, r1
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800389a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800389e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038a2:	ee17 0a90 	vmov	r0, s15
 80038a6:	f7fc fe67 	bl	8000578 <__aeabi_f2d>
 80038aa:	a345      	add	r3, pc, #276	; (adr r3, 80039c0 <_ZN12VelocityCtrl3pidEv+0x220>)
 80038ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b0:	f7fc feba 	bl	8000628 <__aeabi_dmul>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	4620      	mov	r0, r4
 80038ba:	4629      	mov	r1, r5
 80038bc:	f7fc fcfe 	bl	80002bc <__adddf3>
 80038c0:	4603      	mov	r3, r0
 80038c2:	460c      	mov	r4, r1
 80038c4:	4618      	mov	r0, r3
 80038c6:	4621      	mov	r1, r4
 80038c8:	f7fd f9a6 	bl	8000c18 <__aeabi_d2f>
 80038cc:	4602      	mov	r2, r0
 80038ce:	4b40      	ldr	r3, [pc, #256]	; (80039d0 <_ZN12VelocityCtrl3pidEv+0x230>)
 80038d0:	601a      	str	r2, [r3, #0]
	o_d = o_kd_ * (o_diff - o_pre_diff) * DELTA_T;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80038d8:	4b3e      	ldr	r3, [pc, #248]	; (80039d4 <_ZN12VelocityCtrl3pidEv+0x234>)
 80038da:	edd3 7a00 	vldr	s15, [r3]
 80038de:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80038e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80038e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ea:	ee17 0a90 	vmov	r0, s15
 80038ee:	f7fc fe43 	bl	8000578 <__aeabi_f2d>
 80038f2:	a333      	add	r3, pc, #204	; (adr r3, 80039c0 <_ZN12VelocityCtrl3pidEv+0x220>)
 80038f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f8:	f7fc fe96 	bl	8000628 <__aeabi_dmul>
 80038fc:	4603      	mov	r3, r0
 80038fe:	460c      	mov	r4, r1
 8003900:	4618      	mov	r0, r3
 8003902:	4621      	mov	r1, r4
 8003904:	f7fd f988 	bl	8000c18 <__aeabi_d2f>
 8003908:	4603      	mov	r3, r0
 800390a:	61bb      	str	r3, [r7, #24]

	float v_left_ratio, v_right_ratio, o_left_ratio, o_right_ratio;

	v_left_ratio = v_right_ratio =  v_p + v_d + v_i;
 800390c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003910:	edd7 7a08 	vldr	s15, [r7, #32]
 8003914:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003918:	4b2b      	ldr	r3, [pc, #172]	; (80039c8 <_ZN12VelocityCtrl3pidEv+0x228>)
 800391a:	edd3 7a00 	vldr	s15, [r3]
 800391e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003922:	edc7 7a05 	vstr	s15, [r7, #20]
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	613b      	str	r3, [r7, #16]

	o_left_ratio = o_p + o_d + o_i;
 800392a:	ed97 7a07 	vldr	s14, [r7, #28]
 800392e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003932:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003936:	4b26      	ldr	r3, [pc, #152]	; (80039d0 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003938:	edd3 7a00 	vldr	s15, [r3]
 800393c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003940:	edc7 7a03 	vstr	s15, [r7, #12]
	o_right_ratio = -(o_p + o_d + o_i);
 8003944:	ed97 7a07 	vldr	s14, [r7, #28]
 8003948:	edd7 7a06 	vldr	s15, [r7, #24]
 800394c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003950:	4b1f      	ldr	r3, [pc, #124]	; (80039d0 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003952:	edd3 7a00 	vldr	s15, [r3]
 8003956:	ee77 7a27 	vadd.f32	s15, s14, s15
 800395a:	eef1 7a67 	vneg.f32	s15, s15
 800395e:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(v_left_ratio + o_left_ratio, v_right_ratio + o_right_ratio);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8003966:	ed97 7a04 	vldr	s14, [r7, #16]
 800396a:	edd7 7a03 	vldr	s15, [r7, #12]
 800396e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003972:	ee17 0a90 	vmov	r0, s15
 8003976:	f7fc fdff 	bl	8000578 <__aeabi_f2d>
 800397a:	4605      	mov	r5, r0
 800397c:	460e      	mov	r6, r1
 800397e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003982:	edd7 7a02 	vldr	s15, [r7, #8]
 8003986:	ee77 7a27 	vadd.f32	s15, s14, s15
 800398a:	ee17 0a90 	vmov	r0, s15
 800398e:	f7fc fdf3 	bl	8000578 <__aeabi_f2d>
 8003992:	4602      	mov	r2, r0
 8003994:	460b      	mov	r3, r1
 8003996:	ec43 2b11 	vmov	d1, r2, r3
 800399a:	ec46 5b10 	vmov	d0, r5, r6
 800399e:	4620      	mov	r0, r4
 80039a0:	f7ff f992 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 80039a4:	4a09      	ldr	r2, [pc, #36]	; (80039cc <_ZN12VelocityCtrl3pidEv+0x22c>)
 80039a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039a8:	6013      	str	r3, [r2, #0]
	o_pre_diff = o_diff;
 80039aa:	4a0a      	ldr	r2, [pc, #40]	; (80039d4 <_ZN12VelocityCtrl3pidEv+0x234>)
 80039ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ae:	6013      	str	r3, [r2, #0]
}
 80039b0:	bf00      	nop
 80039b2:	3734      	adds	r7, #52	; 0x34
 80039b4:	46bd      	mov	sp, r7
 80039b6:	ecbd 8b02 	vpop	{d8}
 80039ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039bc:	f3af 8000 	nop.w
 80039c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80039c4:	3f50624d 	.word	0x3f50624d
 80039c8:	2000022c 	.word	0x2000022c
 80039cc:	20000224 	.word	0x20000224
 80039d0:	20000230 	.word	0x20000230
 80039d4:	20000228 	.word	0x20000228

080039d8 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80039e4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	605a      	str	r2, [r3, #4]
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a0c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003a10:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	68ba      	ldr	r2, [r7, #8]
 8003a18:	619a      	str	r2, [r3, #24]
	v_ki_ = ki;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	621a      	str	r2, [r3, #32]
	v_kd_ = kd;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	683a      	ldr	r2, [r7, #0]
 8003a24:	61da      	str	r2, [r3, #28]
}
 8003a26:	bf00      	nop
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr

08003a32 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8003a32:	b480      	push	{r7}
 8003a34:	b085      	sub	sp, #20
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	60f8      	str	r0, [r7, #12]
 8003a3a:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a3e:	edc7 0a01 	vstr	s1, [r7, #4]
 8003a42:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	625a      	str	r2, [r3, #36]	; 0x24
	o_ki_ = ki;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	62da      	str	r2, [r3, #44]	; 0x2c
	o_kd_ = kd;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a58:	bf00      	nop
 8003a5a:	3714      	adds	r7, #20
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f7ff fe4f 	bl	8003710 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d002      	beq.n	8003a82 <_ZN12VelocityCtrl4flipEv+0x1e>
		pid();
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f7ff fe8f 	bl	80037a0 <_ZN12VelocityCtrl3pidEv>
	}


}
 8003a82:	bf00      	nop
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b083      	sub	sp, #12
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	//calcOmega();
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
	...

08003aa8 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	motor_->setRatio(0, 0);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003abc:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8003ad8 <_ZN12VelocityCtrl4stopEv+0x30>
 8003ac0:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8003ad8 <_ZN12VelocityCtrl4stopEv+0x30>
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff f8ff 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

}
 8003aca:	bf00      	nop
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	f3af 8000 	nop.w
	...

08003ae0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003ae8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003aec:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d013      	beq.n	8003b20 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003af8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003afc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003b00:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00b      	beq.n	8003b20 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003b08:	e000      	b.n	8003b0c <ITM_SendChar+0x2c>
    {
      __NOP();
 8003b0a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003b0c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f9      	beq.n	8003b0a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003b16:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	b2d2      	uxtb	r2, r2
 8003b1e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003b20:	687b      	ldr	r3, [r7, #4]
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr

08003b2e <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b086      	sub	sp, #24
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	60f8      	str	r0, [r7, #12]
 8003b36:	60b9      	str	r1, [r7, #8]
 8003b38:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	617b      	str	r3, [r7, #20]
 8003b3e:	e009      	b.n	8003b54 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	60ba      	str	r2, [r7, #8]
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff ffc9 	bl	8003ae0 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	3301      	adds	r3, #1
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	697a      	ldr	r2, [r7, #20]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	dbf1      	blt.n	8003b40 <_write+0x12>
  }
  return len;
 8003b5c:	687b      	ldr	r3, [r7, #4]
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3718      	adds	r7, #24
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003b66:	b580      	push	{r7, lr}
 8003b68:	b082      	sub	sp, #8
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8003b70:	88fb      	ldrh	r3, [r7, #6]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f001 ff3c 	bl	80059f0 <cppExit>
}
 8003b78:	bf00      	nop
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a1e      	ldr	r2, [pc, #120]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d10e      	bne.n	8003bb0 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip1ms();
 8003b92:	f001 fe95 	bl	80058c0 <cppFlip1ms>

		tim6_timer++;
 8003b96:	4b1d      	ldr	r3, [pc, #116]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	4a1b      	ldr	r2, [pc, #108]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003b9e:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8003ba0:	4b1a      	ldr	r3, [pc, #104]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a1a      	ldr	r2, [pc, #104]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d902      	bls.n	8003bb0 <HAL_TIM_PeriodElapsedCallback+0x30>
 8003baa:	4b18      	ldr	r3, [pc, #96]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM7){
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a17      	ldr	r2, [pc, #92]	; (8003c14 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d10e      	bne.n	8003bd8 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip100ns();
 8003bba:	f001 fedd 	bl	8005978 <cppFlip100ns>

		tim7_timer++;
 8003bbe:	4b16      	ldr	r3, [pc, #88]	; (8003c18 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	4a14      	ldr	r2, [pc, #80]	; (8003c18 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003bc6:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8003bc8:	4b13      	ldr	r3, [pc, #76]	; (8003c18 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a10      	ldr	r2, [pc, #64]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d902      	bls.n	8003bd8 <HAL_TIM_PeriodElapsedCallback+0x58>
 8003bd2:	4b11      	ldr	r3, [pc, #68]	; (8003c18 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM13){
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a0f      	ldr	r2, [pc, #60]	; (8003c1c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d10e      	bne.n	8003c00 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8003be2:	f001 fee7 	bl	80059b4 <cppFlip10ms>

		tim13_timer++;
 8003be6:	4b0e      	ldr	r3, [pc, #56]	; (8003c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	3301      	adds	r3, #1
 8003bec:	4a0c      	ldr	r2, [pc, #48]	; (8003c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003bee:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8003bf0:	4b0b      	ldr	r3, [pc, #44]	; (8003c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a06      	ldr	r2, [pc, #24]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d902      	bls.n	8003c00 <HAL_TIM_PeriodElapsedCallback+0x80>
 8003bfa:	4b09      	ldr	r3, [pc, #36]	; (8003c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
	}

}
 8003c00:	bf00      	nop
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40001000 	.word	0x40001000
 8003c0c:	2002d6c8 	.word	0x2002d6c8
 8003c10:	0001869f 	.word	0x0001869f
 8003c14:	40001400 	.word	0x40001400
 8003c18:	2002d70c 	.word	0x2002d70c
 8003c1c:	40001c00 	.word	0x40001c00
 8003c20:	2002d710 	.word	0x2002d710

08003c24 <init>:

void init()
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c2e:	4808      	ldr	r0, [pc, #32]	; (8003c50 <init+0x2c>)
 8003c30:	f004 faf2 	bl	8008218 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8003c34:	4807      	ldr	r0, [pc, #28]	; (8003c54 <init+0x30>)
 8003c36:	f008 f9d2 	bl	800bfde <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8003c3a:	4807      	ldr	r0, [pc, #28]	; (8003c58 <init+0x34>)
 8003c3c:	f008 f9cf 	bl	800bfde <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8003c40:	4806      	ldr	r0, [pc, #24]	; (8003c5c <init+0x38>)
 8003c42:	f008 f9cc 	bl	800bfde <HAL_TIM_Base_Start_IT>

	cppInit();
 8003c46:	f001 fd93 	bl	8005770 <cppInit>

	//path_following_initialize();

}
 8003c4a:	bf00      	nop
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40021000 	.word	0x40021000
 8003c54:	2002d7f4 	.word	0x2002d7f4
 8003c58:	2002d998 	.word	0x2002d998
 8003c5c:	2002d714 	.word	0x2002d714

08003c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c64:	f002 ffd0 	bl	8006c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c68:	f000 f82a 	bl	8003cc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c6c:	f000 fdbc 	bl	80047e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003c70:	f000 fd8a 	bl	8004788 <MX_DMA_Init>
  MX_I2C2_Init();
 8003c74:	f000 f9e8 	bl	8004048 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8003c78:	f000 fa14 	bl	80040a4 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8003c7c:	f000 fa32 	bl	80040e4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8003c80:	f000 fa66 	bl	8004150 <MX_TIM1_Init>
  MX_TIM4_Init();
 8003c84:	f000 fb70 	bl	8004368 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003c88:	f000 fc3c 	bl	8004504 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8003c8c:	f000 fd52 	bl	8004734 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8003c90:	f00a f978 	bl	800df84 <MX_FATFS_Init>
  MX_TIM6_Init();
 8003c94:	f000 fbcc 	bl	8004430 <MX_TIM6_Init>
  MX_I2C1_Init();
 8003c98:	f000 f9a8 	bl	8003fec <MX_I2C1_Init>
  MX_TIM3_Init();
 8003c9c:	f000 fb00 	bl	80042a0 <MX_TIM3_Init>
  MX_TIM10_Init();
 8003ca0:	f000 fc88 	bl	80045b4 <MX_TIM10_Init>
  MX_TIM11_Init();
 8003ca4:	f000 fcd4 	bl	8004650 <MX_TIM11_Init>
  MX_ADC2_Init();
 8003ca8:	f000 f898 	bl	8003ddc <MX_ADC2_Init>
  MX_TIM7_Init();
 8003cac:	f000 fbf6 	bl	800449c <MX_TIM7_Init>
  MX_TIM13_Init();
 8003cb0:	f000 fd1c 	bl	80046ec <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8003cb4:	f7ff ffb6 	bl	8003c24 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8003cb8:	f001 feaa 	bl	8005a10 <cppLoop>
 8003cbc:	e7fc      	b.n	8003cb8 <main+0x58>
	...

08003cc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b0a4      	sub	sp, #144	; 0x90
 8003cc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cc6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003cca:	2234      	movs	r2, #52	; 0x34
 8003ccc:	2100      	movs	r1, #0
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f00e fda5 	bl	801281e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cd4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003cd8:	2200      	movs	r2, #0
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	605a      	str	r2, [r3, #4]
 8003cde:	609a      	str	r2, [r3, #8]
 8003ce0:	60da      	str	r2, [r3, #12]
 8003ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ce4:	f107 030c 	add.w	r3, r7, #12
 8003ce8:	223c      	movs	r2, #60	; 0x3c
 8003cea:	2100      	movs	r1, #0
 8003cec:	4618      	mov	r0, r3
 8003cee:	f00e fd96 	bl	801281e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	60bb      	str	r3, [r7, #8]
 8003cf6:	4b37      	ldr	r3, [pc, #220]	; (8003dd4 <SystemClock_Config+0x114>)
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfa:	4a36      	ldr	r2, [pc, #216]	; (8003dd4 <SystemClock_Config+0x114>)
 8003cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d00:	6413      	str	r3, [r2, #64]	; 0x40
 8003d02:	4b34      	ldr	r3, [pc, #208]	; (8003dd4 <SystemClock_Config+0x114>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d0a:	60bb      	str	r3, [r7, #8]
 8003d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d0e:	2300      	movs	r3, #0
 8003d10:	607b      	str	r3, [r7, #4]
 8003d12:	4b31      	ldr	r3, [pc, #196]	; (8003dd8 <SystemClock_Config+0x118>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a30      	ldr	r2, [pc, #192]	; (8003dd8 <SystemClock_Config+0x118>)
 8003d18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d1c:	6013      	str	r3, [r2, #0]
 8003d1e:	4b2e      	ldr	r3, [pc, #184]	; (8003dd8 <SystemClock_Config+0x118>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003d26:	607b      	str	r3, [r7, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003d2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d32:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d34:	2302      	movs	r3, #2
 8003d36:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003d38:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003d3c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003d3e:	2308      	movs	r3, #8
 8003d40:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003d42:	23b4      	movs	r3, #180	; 0xb4
 8003d44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d48:	2302      	movs	r3, #2
 8003d4a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8003d4e:	2308      	movs	r3, #8
 8003d50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003d54:	2302      	movs	r3, #2
 8003d56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d5a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f005 fe94 	bl	8009a8c <HAL_RCC_OscConfig>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8003d6a:	f000 fe93 	bl	8004a94 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003d6e:	f005 fa0f 	bl	8009190 <HAL_PWREx_EnableOverDrive>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8003d78:	f000 fe8c 	bl	8004a94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d7c:	230f      	movs	r3, #15
 8003d7e:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d80:	2302      	movs	r3, #2
 8003d82:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d84:	2300      	movs	r3, #0
 8003d86:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003d88:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003d8c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003d8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d92:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003d94:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d98:	2105      	movs	r1, #5
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f005 fa48 	bl	8009230 <HAL_RCC_ClockConfig>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <SystemClock_Config+0xea>
  {
    Error_Handler();
 8003da6:	f000 fe75 	bl	8004a94 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8003daa:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003dae:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8003db0:	2300      	movs	r3, #0
 8003db2:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8003db4:	2300      	movs	r3, #0
 8003db6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003db8:	f107 030c 	add.w	r3, r7, #12
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f005 fc27 	bl	8009610 <HAL_RCCEx_PeriphCLKConfig>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d001      	beq.n	8003dcc <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8003dc8:	f000 fe64 	bl	8004a94 <Error_Handler>
  }
}
 8003dcc:	bf00      	nop
 8003dce:	3790      	adds	r7, #144	; 0x90
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	40023800 	.word	0x40023800
 8003dd8:	40007000 	.word	0x40007000

08003ddc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003de2:	463b      	mov	r3, r7
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	605a      	str	r2, [r3, #4]
 8003dea:	609a      	str	r2, [r3, #8]
 8003dec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8003dee:	4b7c      	ldr	r3, [pc, #496]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003df0:	4a7c      	ldr	r2, [pc, #496]	; (8003fe4 <MX_ADC2_Init+0x208>)
 8003df2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003df4:	4b7a      	ldr	r3, [pc, #488]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003df6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003dfa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003dfc:	4b78      	ldr	r3, [pc, #480]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8003e02:	4b77      	ldr	r3, [pc, #476]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003e08:	4b75      	ldr	r3, [pc, #468]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003e0e:	4b74      	ldr	r3, [pc, #464]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e16:	4b72      	ldr	r3, [pc, #456]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e1c:	4b70      	ldr	r3, [pc, #448]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e1e:	4a72      	ldr	r2, [pc, #456]	; (8003fe8 <MX_ADC2_Init+0x20c>)
 8003e20:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e22:	4b6f      	ldr	r3, [pc, #444]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8003e28:	4b6d      	ldr	r3, [pc, #436]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e2a:	220e      	movs	r2, #14
 8003e2c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003e2e:	4b6c      	ldr	r3, [pc, #432]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e36:	4b6a      	ldr	r3, [pc, #424]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003e3c:	4868      	ldr	r0, [pc, #416]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e3e:	f002 ff77 	bl	8006d30 <HAL_ADC_Init>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8003e48:	f000 fe24 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003e4c:	230a      	movs	r3, #10
 8003e4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003e50:	2301      	movs	r3, #1
 8003e52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8003e54:	2306      	movs	r3, #6
 8003e56:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e58:	463b      	mov	r3, r7
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4860      	ldr	r0, [pc, #384]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e5e:	f003 f8bb 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8003e68:	f000 fe14 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003e6c:	230b      	movs	r3, #11
 8003e6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003e70:	2302      	movs	r3, #2
 8003e72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e74:	463b      	mov	r3, r7
 8003e76:	4619      	mov	r1, r3
 8003e78:	4859      	ldr	r0, [pc, #356]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e7a:	f003 f8ad 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8003e84:	f000 fe06 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8003e88:	230c      	movs	r3, #12
 8003e8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e90:	463b      	mov	r3, r7
 8003e92:	4619      	mov	r1, r3
 8003e94:	4852      	ldr	r0, [pc, #328]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003e96:	f003 f89f 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8003ea0:	f000 fdf8 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8003ea4:	230d      	movs	r3, #13
 8003ea6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003eac:	463b      	mov	r3, r7
 8003eae:	4619      	mov	r1, r3
 8003eb0:	484b      	ldr	r0, [pc, #300]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003eb2:	f003 f891 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8003ebc:	f000 fdea 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8003ec4:	2305      	movs	r3, #5
 8003ec6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003ec8:	463b      	mov	r3, r7
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4844      	ldr	r0, [pc, #272]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003ece:	f003 f883 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8003ed8:	f000 fddc 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003edc:	2301      	movs	r3, #1
 8003ede:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8003ee0:	2306      	movs	r3, #6
 8003ee2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003ee4:	463b      	mov	r3, r7
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	483d      	ldr	r0, [pc, #244]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003eea:	f003 f875 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8003ef4:	f000 fdce 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003ef8:	2302      	movs	r3, #2
 8003efa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8003efc:	2307      	movs	r3, #7
 8003efe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003f00:	463b      	mov	r3, r7
 8003f02:	4619      	mov	r1, r3
 8003f04:	4836      	ldr	r0, [pc, #216]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003f06:	f003 f867 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8003f10:	f000 fdc0 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003f14:	2303      	movs	r3, #3
 8003f16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8003f18:	2308      	movs	r3, #8
 8003f1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003f1c:	463b      	mov	r3, r7
 8003f1e:	4619      	mov	r1, r3
 8003f20:	482f      	ldr	r0, [pc, #188]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003f22:	f003 f859 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d001      	beq.n	8003f30 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8003f2c:	f000 fdb2 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003f30:	2304      	movs	r3, #4
 8003f32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8003f34:	2309      	movs	r3, #9
 8003f36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003f38:	463b      	mov	r3, r7
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4828      	ldr	r0, [pc, #160]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003f3e:	f003 f84b 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8003f48:	f000 fda4 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003f4c:	2305      	movs	r3, #5
 8003f4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8003f50:	230a      	movs	r3, #10
 8003f52:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003f54:	463b      	mov	r3, r7
 8003f56:	4619      	mov	r1, r3
 8003f58:	4821      	ldr	r0, [pc, #132]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003f5a:	f003 f83d 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8003f64:	f000 fd96 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8003f68:	2306      	movs	r3, #6
 8003f6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8003f6c:	230b      	movs	r3, #11
 8003f6e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003f70:	463b      	mov	r3, r7
 8003f72:	4619      	mov	r1, r3
 8003f74:	481a      	ldr	r0, [pc, #104]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003f76:	f003 f82f 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8003f80:	f000 fd88 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8003f84:	2307      	movs	r3, #7
 8003f86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8003f88:	230c      	movs	r3, #12
 8003f8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003f8c:	463b      	mov	r3, r7
 8003f8e:	4619      	mov	r1, r3
 8003f90:	4813      	ldr	r0, [pc, #76]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003f92:	f003 f821 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8003f9c:	f000 fd7a 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003fa0:	2308      	movs	r3, #8
 8003fa2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8003fa4:	230d      	movs	r3, #13
 8003fa6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003fa8:	463b      	mov	r3, r7
 8003faa:	4619      	mov	r1, r3
 8003fac:	480c      	ldr	r0, [pc, #48]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003fae:	f003 f813 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8003fb8:	f000 fd6c 	bl	8004a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003fbc:	2309      	movs	r3, #9
 8003fbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8003fc0:	230e      	movs	r3, #14
 8003fc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003fc4:	463b      	mov	r3, r7
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4805      	ldr	r0, [pc, #20]	; (8003fe0 <MX_ADC2_Init+0x204>)
 8003fca:	f003 f805 	bl	8006fd8 <HAL_ADC_ConfigChannel>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8003fd4:	f000 fd5e 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003fd8:	bf00      	nop
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	2002d598 	.word	0x2002d598
 8003fe4:	40012100 	.word	0x40012100
 8003fe8:	0f000001 	.word	0x0f000001

08003fec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003ff0:	4b12      	ldr	r3, [pc, #72]	; (800403c <MX_I2C1_Init+0x50>)
 8003ff2:	4a13      	ldr	r2, [pc, #76]	; (8004040 <MX_I2C1_Init+0x54>)
 8003ff4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003ff6:	4b11      	ldr	r3, [pc, #68]	; (800403c <MX_I2C1_Init+0x50>)
 8003ff8:	4a12      	ldr	r2, [pc, #72]	; (8004044 <MX_I2C1_Init+0x58>)
 8003ffa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ffc:	4b0f      	ldr	r3, [pc, #60]	; (800403c <MX_I2C1_Init+0x50>)
 8003ffe:	2200      	movs	r2, #0
 8004000:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004002:	4b0e      	ldr	r3, [pc, #56]	; (800403c <MX_I2C1_Init+0x50>)
 8004004:	2200      	movs	r2, #0
 8004006:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004008:	4b0c      	ldr	r3, [pc, #48]	; (800403c <MX_I2C1_Init+0x50>)
 800400a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800400e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004010:	4b0a      	ldr	r3, [pc, #40]	; (800403c <MX_I2C1_Init+0x50>)
 8004012:	2200      	movs	r2, #0
 8004014:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004016:	4b09      	ldr	r3, [pc, #36]	; (800403c <MX_I2C1_Init+0x50>)
 8004018:	2200      	movs	r2, #0
 800401a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800401c:	4b07      	ldr	r3, [pc, #28]	; (800403c <MX_I2C1_Init+0x50>)
 800401e:	2200      	movs	r2, #0
 8004020:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004022:	4b06      	ldr	r3, [pc, #24]	; (800403c <MX_I2C1_Init+0x50>)
 8004024:	2280      	movs	r2, #128	; 0x80
 8004026:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004028:	4804      	ldr	r0, [pc, #16]	; (800403c <MX_I2C1_Init+0x50>)
 800402a:	f004 f927 	bl	800827c <HAL_I2C_Init>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004034:	f000 fd2e 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004038:	bf00      	nop
 800403a:	bd80      	pop	{r7, pc}
 800403c:	2002d5e0 	.word	0x2002d5e0
 8004040:	40005400 	.word	0x40005400
 8004044:	000186a0 	.word	0x000186a0

08004048 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800404c:	4b12      	ldr	r3, [pc, #72]	; (8004098 <MX_I2C2_Init+0x50>)
 800404e:	4a13      	ldr	r2, [pc, #76]	; (800409c <MX_I2C2_Init+0x54>)
 8004050:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8004052:	4b11      	ldr	r3, [pc, #68]	; (8004098 <MX_I2C2_Init+0x50>)
 8004054:	4a12      	ldr	r2, [pc, #72]	; (80040a0 <MX_I2C2_Init+0x58>)
 8004056:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004058:	4b0f      	ldr	r3, [pc, #60]	; (8004098 <MX_I2C2_Init+0x50>)
 800405a:	2200      	movs	r2, #0
 800405c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800405e:	4b0e      	ldr	r3, [pc, #56]	; (8004098 <MX_I2C2_Init+0x50>)
 8004060:	2200      	movs	r2, #0
 8004062:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004064:	4b0c      	ldr	r3, [pc, #48]	; (8004098 <MX_I2C2_Init+0x50>)
 8004066:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800406a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800406c:	4b0a      	ldr	r3, [pc, #40]	; (8004098 <MX_I2C2_Init+0x50>)
 800406e:	2200      	movs	r2, #0
 8004070:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004072:	4b09      	ldr	r3, [pc, #36]	; (8004098 <MX_I2C2_Init+0x50>)
 8004074:	2200      	movs	r2, #0
 8004076:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004078:	4b07      	ldr	r3, [pc, #28]	; (8004098 <MX_I2C2_Init+0x50>)
 800407a:	2200      	movs	r2, #0
 800407c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800407e:	4b06      	ldr	r3, [pc, #24]	; (8004098 <MX_I2C2_Init+0x50>)
 8004080:	2280      	movs	r2, #128	; 0x80
 8004082:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004084:	4804      	ldr	r0, [pc, #16]	; (8004098 <MX_I2C2_Init+0x50>)
 8004086:	f004 f8f9 	bl	800827c <HAL_I2C_Init>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004090:	f000 fd00 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004094:	bf00      	nop
 8004096:	bd80      	pop	{r7, pc}
 8004098:	2002d674 	.word	0x2002d674
 800409c:	40005800 	.word	0x40005800
 80040a0:	000186a0 	.word	0x000186a0

080040a4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80040a4:	b480      	push	{r7}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80040a8:	4b0c      	ldr	r3, [pc, #48]	; (80040dc <MX_SDIO_SD_Init+0x38>)
 80040aa:	4a0d      	ldr	r2, [pc, #52]	; (80040e0 <MX_SDIO_SD_Init+0x3c>)
 80040ac:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80040ae:	4b0b      	ldr	r3, [pc, #44]	; (80040dc <MX_SDIO_SD_Init+0x38>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80040b4:	4b09      	ldr	r3, [pc, #36]	; (80040dc <MX_SDIO_SD_Init+0x38>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80040ba:	4b08      	ldr	r3, [pc, #32]	; (80040dc <MX_SDIO_SD_Init+0x38>)
 80040bc:	2200      	movs	r2, #0
 80040be:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80040c0:	4b06      	ldr	r3, [pc, #24]	; (80040dc <MX_SDIO_SD_Init+0x38>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80040c6:	4b05      	ldr	r3, [pc, #20]	; (80040dc <MX_SDIO_SD_Init+0x38>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80040cc:	4b03      	ldr	r3, [pc, #12]	; (80040dc <MX_SDIO_SD_Init+0x38>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80040d2:	bf00      	nop
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	2002d874 	.word	0x2002d874
 80040e0:	40012c00 	.word	0x40012c00

080040e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80040e8:	4b17      	ldr	r3, [pc, #92]	; (8004148 <MX_SPI2_Init+0x64>)
 80040ea:	4a18      	ldr	r2, [pc, #96]	; (800414c <MX_SPI2_Init+0x68>)
 80040ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80040ee:	4b16      	ldr	r3, [pc, #88]	; (8004148 <MX_SPI2_Init+0x64>)
 80040f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80040f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80040f6:	4b14      	ldr	r3, [pc, #80]	; (8004148 <MX_SPI2_Init+0x64>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80040fc:	4b12      	ldr	r3, [pc, #72]	; (8004148 <MX_SPI2_Init+0x64>)
 80040fe:	2200      	movs	r2, #0
 8004100:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004102:	4b11      	ldr	r3, [pc, #68]	; (8004148 <MX_SPI2_Init+0x64>)
 8004104:	2202      	movs	r2, #2
 8004106:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004108:	4b0f      	ldr	r3, [pc, #60]	; (8004148 <MX_SPI2_Init+0x64>)
 800410a:	2201      	movs	r2, #1
 800410c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800410e:	4b0e      	ldr	r3, [pc, #56]	; (8004148 <MX_SPI2_Init+0x64>)
 8004110:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004114:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004116:	4b0c      	ldr	r3, [pc, #48]	; (8004148 <MX_SPI2_Init+0x64>)
 8004118:	2218      	movs	r2, #24
 800411a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800411c:	4b0a      	ldr	r3, [pc, #40]	; (8004148 <MX_SPI2_Init+0x64>)
 800411e:	2200      	movs	r2, #0
 8004120:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004122:	4b09      	ldr	r3, [pc, #36]	; (8004148 <MX_SPI2_Init+0x64>)
 8004124:	2200      	movs	r2, #0
 8004126:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004128:	4b07      	ldr	r3, [pc, #28]	; (8004148 <MX_SPI2_Init+0x64>)
 800412a:	2200      	movs	r2, #0
 800412c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800412e:	4b06      	ldr	r3, [pc, #24]	; (8004148 <MX_SPI2_Init+0x64>)
 8004130:	220a      	movs	r2, #10
 8004132:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004134:	4804      	ldr	r0, [pc, #16]	; (8004148 <MX_SPI2_Init+0x64>)
 8004136:	f007 f9d3 	bl	800b4e0 <HAL_SPI_Init>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004140:	f000 fca8 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004144:	bf00      	nop
 8004146:	bd80      	pop	{r7, pc}
 8004148:	2002d4c0 	.word	0x2002d4c0
 800414c:	40003800 	.word	0x40003800

08004150 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b09a      	sub	sp, #104	; 0x68
 8004154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004156:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800415a:	2224      	movs	r2, #36	; 0x24
 800415c:	2100      	movs	r1, #0
 800415e:	4618      	mov	r0, r3
 8004160:	f00e fb5d 	bl	801281e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004164:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004168:	2200      	movs	r2, #0
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800416e:	f107 0320 	add.w	r3, r7, #32
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]
 8004176:	605a      	str	r2, [r3, #4]
 8004178:	609a      	str	r2, [r3, #8]
 800417a:	60da      	str	r2, [r3, #12]
 800417c:	611a      	str	r2, [r3, #16]
 800417e:	615a      	str	r2, [r3, #20]
 8004180:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004182:	463b      	mov	r3, r7
 8004184:	2220      	movs	r2, #32
 8004186:	2100      	movs	r1, #0
 8004188:	4618      	mov	r0, r3
 800418a:	f00e fb48 	bl	801281e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800418e:	4b42      	ldr	r3, [pc, #264]	; (8004298 <MX_TIM1_Init+0x148>)
 8004190:	4a42      	ldr	r2, [pc, #264]	; (800429c <MX_TIM1_Init+0x14c>)
 8004192:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004194:	4b40      	ldr	r3, [pc, #256]	; (8004298 <MX_TIM1_Init+0x148>)
 8004196:	2200      	movs	r2, #0
 8004198:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800419a:	4b3f      	ldr	r3, [pc, #252]	; (8004298 <MX_TIM1_Init+0x148>)
 800419c:	2200      	movs	r2, #0
 800419e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80041a0:	4b3d      	ldr	r3, [pc, #244]	; (8004298 <MX_TIM1_Init+0x148>)
 80041a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041a8:	4b3b      	ldr	r3, [pc, #236]	; (8004298 <MX_TIM1_Init+0x148>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80041ae:	4b3a      	ldr	r3, [pc, #232]	; (8004298 <MX_TIM1_Init+0x148>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041b4:	4b38      	ldr	r3, [pc, #224]	; (8004298 <MX_TIM1_Init+0x148>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80041ba:	4837      	ldr	r0, [pc, #220]	; (8004298 <MX_TIM1_Init+0x148>)
 80041bc:	f007 ff33 	bl	800c026 <HAL_TIM_PWM_Init>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80041c6:	f000 fc65 	bl	8004a94 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80041ca:	2303      	movs	r3, #3
 80041cc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80041ce:	2300      	movs	r3, #0
 80041d0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80041d2:	2301      	movs	r3, #1
 80041d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80041d6:	2300      	movs	r3, #0
 80041d8:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80041da:	2300      	movs	r3, #0
 80041dc:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80041de:	2300      	movs	r3, #0
 80041e0:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80041e2:	2301      	movs	r3, #1
 80041e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80041e6:	2300      	movs	r3, #0
 80041e8:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 80041ea:	2300      	movs	r3, #0
 80041ec:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80041ee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80041f2:	4619      	mov	r1, r3
 80041f4:	4828      	ldr	r0, [pc, #160]	; (8004298 <MX_TIM1_Init+0x148>)
 80041f6:	f007 ff7f 	bl	800c0f8 <HAL_TIM_Encoder_Init>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004200:	f000 fc48 	bl	8004a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004204:	2300      	movs	r3, #0
 8004206:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004208:	2300      	movs	r3, #0
 800420a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800420c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004210:	4619      	mov	r1, r3
 8004212:	4821      	ldr	r0, [pc, #132]	; (8004298 <MX_TIM1_Init+0x148>)
 8004214:	f008 fca6 	bl	800cb64 <HAL_TIMEx_MasterConfigSynchronization>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 800421e:	f000 fc39 	bl	8004a94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004222:	2360      	movs	r3, #96	; 0x60
 8004224:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8004226:	2300      	movs	r3, #0
 8004228:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800422a:	2300      	movs	r3, #0
 800422c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800422e:	2300      	movs	r3, #0
 8004230:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004232:	2300      	movs	r3, #0
 8004234:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004236:	2300      	movs	r3, #0
 8004238:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800423a:	2300      	movs	r3, #0
 800423c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800423e:	f107 0320 	add.w	r3, r7, #32
 8004242:	2208      	movs	r2, #8
 8004244:	4619      	mov	r1, r3
 8004246:	4814      	ldr	r0, [pc, #80]	; (8004298 <MX_TIM1_Init+0x148>)
 8004248:	f008 f928 	bl	800c49c <HAL_TIM_PWM_ConfigChannel>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d001      	beq.n	8004256 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8004252:	f000 fc1f 	bl	8004a94 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004256:	2300      	movs	r3, #0
 8004258:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800425a:	2300      	movs	r3, #0
 800425c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800425e:	2300      	movs	r3, #0
 8004260:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004266:	2300      	movs	r3, #0
 8004268:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800426a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800426e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004270:	2300      	movs	r3, #0
 8004272:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004274:	463b      	mov	r3, r7
 8004276:	4619      	mov	r1, r3
 8004278:	4807      	ldr	r0, [pc, #28]	; (8004298 <MX_TIM1_Init+0x148>)
 800427a:	f008 fcef 	bl	800cc5c <HAL_TIMEx_ConfigBreakDeadTime>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8004284:	f000 fc06 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004288:	4803      	ldr	r0, [pc, #12]	; (8004298 <MX_TIM1_Init+0x148>)
 800428a:	f000 fff3 	bl	8005274 <HAL_TIM_MspPostInit>

}
 800428e:	bf00      	nop
 8004290:	3768      	adds	r7, #104	; 0x68
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	2002d834 	.word	0x2002d834
 800429c:	40010000 	.word	0x40010000

080042a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b08a      	sub	sp, #40	; 0x28
 80042a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042a6:	f107 0320 	add.w	r3, r7, #32
 80042aa:	2200      	movs	r2, #0
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042b0:	1d3b      	adds	r3, r7, #4
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]
 80042b6:	605a      	str	r2, [r3, #4]
 80042b8:	609a      	str	r2, [r3, #8]
 80042ba:	60da      	str	r2, [r3, #12]
 80042bc:	611a      	str	r2, [r3, #16]
 80042be:	615a      	str	r2, [r3, #20]
 80042c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80042c2:	4b27      	ldr	r3, [pc, #156]	; (8004360 <MX_TIM3_Init+0xc0>)
 80042c4:	4a27      	ldr	r2, [pc, #156]	; (8004364 <MX_TIM3_Init+0xc4>)
 80042c6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80042c8:	4b25      	ldr	r3, [pc, #148]	; (8004360 <MX_TIM3_Init+0xc0>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042ce:	4b24      	ldr	r3, [pc, #144]	; (8004360 <MX_TIM3_Init+0xc0>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80042d4:	4b22      	ldr	r3, [pc, #136]	; (8004360 <MX_TIM3_Init+0xc0>)
 80042d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80042da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042dc:	4b20      	ldr	r3, [pc, #128]	; (8004360 <MX_TIM3_Init+0xc0>)
 80042de:	2200      	movs	r2, #0
 80042e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042e2:	4b1f      	ldr	r3, [pc, #124]	; (8004360 <MX_TIM3_Init+0xc0>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80042e8:	481d      	ldr	r0, [pc, #116]	; (8004360 <MX_TIM3_Init+0xc0>)
 80042ea:	f007 fe9c 	bl	800c026 <HAL_TIM_PWM_Init>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d001      	beq.n	80042f8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80042f4:	f000 fbce 	bl	8004a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042f8:	2300      	movs	r3, #0
 80042fa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042fc:	2300      	movs	r3, #0
 80042fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004300:	f107 0320 	add.w	r3, r7, #32
 8004304:	4619      	mov	r1, r3
 8004306:	4816      	ldr	r0, [pc, #88]	; (8004360 <MX_TIM3_Init+0xc0>)
 8004308:	f008 fc2c 	bl	800cb64 <HAL_TIMEx_MasterConfigSynchronization>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8004312:	f000 fbbf 	bl	8004a94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004316:	2360      	movs	r3, #96	; 0x60
 8004318:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800431a:	2300      	movs	r3, #0
 800431c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800431e:	2300      	movs	r3, #0
 8004320:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004326:	1d3b      	adds	r3, r7, #4
 8004328:	2200      	movs	r2, #0
 800432a:	4619      	mov	r1, r3
 800432c:	480c      	ldr	r0, [pc, #48]	; (8004360 <MX_TIM3_Init+0xc0>)
 800432e:	f008 f8b5 	bl	800c49c <HAL_TIM_PWM_ConfigChannel>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004338:	f000 fbac 	bl	8004a94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800433c:	1d3b      	adds	r3, r7, #4
 800433e:	2204      	movs	r2, #4
 8004340:	4619      	mov	r1, r3
 8004342:	4807      	ldr	r0, [pc, #28]	; (8004360 <MX_TIM3_Init+0xc0>)
 8004344:	f008 f8aa 	bl	800c49c <HAL_TIM_PWM_ConfigChannel>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800434e:	f000 fba1 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004352:	4803      	ldr	r0, [pc, #12]	; (8004360 <MX_TIM3_Init+0xc0>)
 8004354:	f000 ff8e 	bl	8005274 <HAL_TIM_MspPostInit>

}
 8004358:	bf00      	nop
 800435a:	3728      	adds	r7, #40	; 0x28
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	2002d6cc 	.word	0x2002d6cc
 8004364:	40000400 	.word	0x40000400

08004368 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b08a      	sub	sp, #40	; 0x28
 800436c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800436e:	f107 0320 	add.w	r3, r7, #32
 8004372:	2200      	movs	r2, #0
 8004374:	601a      	str	r2, [r3, #0]
 8004376:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004378:	1d3b      	adds	r3, r7, #4
 800437a:	2200      	movs	r2, #0
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	605a      	str	r2, [r3, #4]
 8004380:	609a      	str	r2, [r3, #8]
 8004382:	60da      	str	r2, [r3, #12]
 8004384:	611a      	str	r2, [r3, #16]
 8004386:	615a      	str	r2, [r3, #20]
 8004388:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800438a:	4b27      	ldr	r3, [pc, #156]	; (8004428 <MX_TIM4_Init+0xc0>)
 800438c:	4a27      	ldr	r2, [pc, #156]	; (800442c <MX_TIM4_Init+0xc4>)
 800438e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004390:	4b25      	ldr	r3, [pc, #148]	; (8004428 <MX_TIM4_Init+0xc0>)
 8004392:	2200      	movs	r2, #0
 8004394:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004396:	4b24      	ldr	r3, [pc, #144]	; (8004428 <MX_TIM4_Init+0xc0>)
 8004398:	2200      	movs	r2, #0
 800439a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800439c:	4b22      	ldr	r3, [pc, #136]	; (8004428 <MX_TIM4_Init+0xc0>)
 800439e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80043a2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043a4:	4b20      	ldr	r3, [pc, #128]	; (8004428 <MX_TIM4_Init+0xc0>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043aa:	4b1f      	ldr	r3, [pc, #124]	; (8004428 <MX_TIM4_Init+0xc0>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80043b0:	481d      	ldr	r0, [pc, #116]	; (8004428 <MX_TIM4_Init+0xc0>)
 80043b2:	f007 fe38 	bl	800c026 <HAL_TIM_PWM_Init>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80043bc:	f000 fb6a 	bl	8004a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043c0:	2300      	movs	r3, #0
 80043c2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043c4:	2300      	movs	r3, #0
 80043c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80043c8:	f107 0320 	add.w	r3, r7, #32
 80043cc:	4619      	mov	r1, r3
 80043ce:	4816      	ldr	r0, [pc, #88]	; (8004428 <MX_TIM4_Init+0xc0>)
 80043d0:	f008 fbc8 	bl	800cb64 <HAL_TIMEx_MasterConfigSynchronization>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80043da:	f000 fb5b 	bl	8004a94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043de:	2360      	movs	r3, #96	; 0x60
 80043e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80043e2:	2300      	movs	r3, #0
 80043e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043e6:	2300      	movs	r3, #0
 80043e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043ea:	2300      	movs	r3, #0
 80043ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80043ee:	1d3b      	adds	r3, r7, #4
 80043f0:	2208      	movs	r2, #8
 80043f2:	4619      	mov	r1, r3
 80043f4:	480c      	ldr	r0, [pc, #48]	; (8004428 <MX_TIM4_Init+0xc0>)
 80043f6:	f008 f851 	bl	800c49c <HAL_TIM_PWM_ConfigChannel>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004400:	f000 fb48 	bl	8004a94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004404:	1d3b      	adds	r3, r7, #4
 8004406:	220c      	movs	r2, #12
 8004408:	4619      	mov	r1, r3
 800440a:	4807      	ldr	r0, [pc, #28]	; (8004428 <MX_TIM4_Init+0xc0>)
 800440c:	f008 f846 	bl	800c49c <HAL_TIM_PWM_ConfigChannel>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8004416:	f000 fb3d 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800441a:	4803      	ldr	r0, [pc, #12]	; (8004428 <MX_TIM4_Init+0xc0>)
 800441c:	f000 ff2a 	bl	8005274 <HAL_TIM_MspPostInit>

}
 8004420:	bf00      	nop
 8004422:	3728      	adds	r7, #40	; 0x28
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	2002d558 	.word	0x2002d558
 800442c:	40000800 	.word	0x40000800

08004430 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004436:	463b      	mov	r3, r7
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800443e:	4b15      	ldr	r3, [pc, #84]	; (8004494 <MX_TIM6_Init+0x64>)
 8004440:	4a15      	ldr	r2, [pc, #84]	; (8004498 <MX_TIM6_Init+0x68>)
 8004442:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8004444:	4b13      	ldr	r3, [pc, #76]	; (8004494 <MX_TIM6_Init+0x64>)
 8004446:	2259      	movs	r2, #89	; 0x59
 8004448:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800444a:	4b12      	ldr	r3, [pc, #72]	; (8004494 <MX_TIM6_Init+0x64>)
 800444c:	2200      	movs	r2, #0
 800444e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004450:	4b10      	ldr	r3, [pc, #64]	; (8004494 <MX_TIM6_Init+0x64>)
 8004452:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004456:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004458:	4b0e      	ldr	r3, [pc, #56]	; (8004494 <MX_TIM6_Init+0x64>)
 800445a:	2280      	movs	r2, #128	; 0x80
 800445c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800445e:	480d      	ldr	r0, [pc, #52]	; (8004494 <MX_TIM6_Init+0x64>)
 8004460:	f007 fd92 	bl	800bf88 <HAL_TIM_Base_Init>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800446a:	f000 fb13 	bl	8004a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800446e:	2300      	movs	r3, #0
 8004470:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004472:	2300      	movs	r3, #0
 8004474:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004476:	463b      	mov	r3, r7
 8004478:	4619      	mov	r1, r3
 800447a:	4806      	ldr	r0, [pc, #24]	; (8004494 <MX_TIM6_Init+0x64>)
 800447c:	f008 fb72 	bl	800cb64 <HAL_TIMEx_MasterConfigSynchronization>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004486:	f000 fb05 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800448a:	bf00      	nop
 800448c:	3708      	adds	r7, #8
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	2002d7f4 	.word	0x2002d7f4
 8004498:	40001000 	.word	0x40001000

0800449c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044a2:	463b      	mov	r3, r7
 80044a4:	2200      	movs	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80044aa:	4b14      	ldr	r3, [pc, #80]	; (80044fc <MX_TIM7_Init+0x60>)
 80044ac:	4a14      	ldr	r2, [pc, #80]	; (8004500 <MX_TIM7_Init+0x64>)
 80044ae:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 80044b0:	4b12      	ldr	r3, [pc, #72]	; (80044fc <MX_TIM7_Init+0x60>)
 80044b2:	22b3      	movs	r2, #179	; 0xb3
 80044b4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044b6:	4b11      	ldr	r3, [pc, #68]	; (80044fc <MX_TIM7_Init+0x60>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 80044bc:	4b0f      	ldr	r3, [pc, #60]	; (80044fc <MX_TIM7_Init+0x60>)
 80044be:	2231      	movs	r2, #49	; 0x31
 80044c0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80044c2:	4b0e      	ldr	r3, [pc, #56]	; (80044fc <MX_TIM7_Init+0x60>)
 80044c4:	2280      	movs	r2, #128	; 0x80
 80044c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80044c8:	480c      	ldr	r0, [pc, #48]	; (80044fc <MX_TIM7_Init+0x60>)
 80044ca:	f007 fd5d 	bl	800bf88 <HAL_TIM_Base_Init>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80044d4:	f000 fade 	bl	8004a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044d8:	2300      	movs	r3, #0
 80044da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044dc:	2300      	movs	r3, #0
 80044de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80044e0:	463b      	mov	r3, r7
 80044e2:	4619      	mov	r1, r3
 80044e4:	4805      	ldr	r0, [pc, #20]	; (80044fc <MX_TIM7_Init+0x60>)
 80044e6:	f008 fb3d 	bl	800cb64 <HAL_TIMEx_MasterConfigSynchronization>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80044f0:	f000 fad0 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80044f4:	bf00      	nop
 80044f6:	3708      	adds	r7, #8
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	2002d998 	.word	0x2002d998
 8004500:	40001400 	.word	0x40001400

08004504 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b08c      	sub	sp, #48	; 0x30
 8004508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800450a:	f107 030c 	add.w	r3, r7, #12
 800450e:	2224      	movs	r2, #36	; 0x24
 8004510:	2100      	movs	r1, #0
 8004512:	4618      	mov	r0, r3
 8004514:	f00e f983 	bl	801281e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004518:	1d3b      	adds	r3, r7, #4
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]
 800451e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004520:	4b22      	ldr	r3, [pc, #136]	; (80045ac <MX_TIM8_Init+0xa8>)
 8004522:	4a23      	ldr	r2, [pc, #140]	; (80045b0 <MX_TIM8_Init+0xac>)
 8004524:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8004526:	4b21      	ldr	r3, [pc, #132]	; (80045ac <MX_TIM8_Init+0xa8>)
 8004528:	2200      	movs	r2, #0
 800452a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800452c:	4b1f      	ldr	r3, [pc, #124]	; (80045ac <MX_TIM8_Init+0xa8>)
 800452e:	2210      	movs	r2, #16
 8004530:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8004532:	4b1e      	ldr	r3, [pc, #120]	; (80045ac <MX_TIM8_Init+0xa8>)
 8004534:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004538:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800453a:	4b1c      	ldr	r3, [pc, #112]	; (80045ac <MX_TIM8_Init+0xa8>)
 800453c:	2200      	movs	r2, #0
 800453e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004540:	4b1a      	ldr	r3, [pc, #104]	; (80045ac <MX_TIM8_Init+0xa8>)
 8004542:	2200      	movs	r2, #0
 8004544:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004546:	4b19      	ldr	r3, [pc, #100]	; (80045ac <MX_TIM8_Init+0xa8>)
 8004548:	2200      	movs	r2, #0
 800454a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800454c:	2303      	movs	r3, #3
 800454e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004550:	2300      	movs	r3, #0
 8004552:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004554:	2301      	movs	r3, #1
 8004556:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004558:	2300      	movs	r3, #0
 800455a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800455c:	2300      	movs	r3, #0
 800455e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004560:	2300      	movs	r3, #0
 8004562:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004564:	2301      	movs	r3, #1
 8004566:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004568:	2300      	movs	r3, #0
 800456a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800456c:	2300      	movs	r3, #0
 800456e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8004570:	f107 030c 	add.w	r3, r7, #12
 8004574:	4619      	mov	r1, r3
 8004576:	480d      	ldr	r0, [pc, #52]	; (80045ac <MX_TIM8_Init+0xa8>)
 8004578:	f007 fdbe 	bl	800c0f8 <HAL_TIM_Encoder_Init>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8004582:	f000 fa87 	bl	8004a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004586:	2300      	movs	r3, #0
 8004588:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800458a:	2300      	movs	r3, #0
 800458c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800458e:	1d3b      	adds	r3, r7, #4
 8004590:	4619      	mov	r1, r3
 8004592:	4806      	ldr	r0, [pc, #24]	; (80045ac <MX_TIM8_Init+0xa8>)
 8004594:	f008 fae6 	bl	800cb64 <HAL_TIMEx_MasterConfigSynchronization>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800459e:	f000 fa79 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80045a2:	bf00      	nop
 80045a4:	3730      	adds	r7, #48	; 0x30
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	2002d518 	.word	0x2002d518
 80045b0:	40010400 	.word	0x40010400

080045b4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80045ba:	1d3b      	adds	r3, r7, #4
 80045bc:	2200      	movs	r2, #0
 80045be:	601a      	str	r2, [r3, #0]
 80045c0:	605a      	str	r2, [r3, #4]
 80045c2:	609a      	str	r2, [r3, #8]
 80045c4:	60da      	str	r2, [r3, #12]
 80045c6:	611a      	str	r2, [r3, #16]
 80045c8:	615a      	str	r2, [r3, #20]
 80045ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80045cc:	4b1e      	ldr	r3, [pc, #120]	; (8004648 <MX_TIM10_Init+0x94>)
 80045ce:	4a1f      	ldr	r2, [pc, #124]	; (800464c <MX_TIM10_Init+0x98>)
 80045d0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80045d2:	4b1d      	ldr	r3, [pc, #116]	; (8004648 <MX_TIM10_Init+0x94>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045d8:	4b1b      	ldr	r3, [pc, #108]	; (8004648 <MX_TIM10_Init+0x94>)
 80045da:	2200      	movs	r2, #0
 80045dc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 80045de:	4b1a      	ldr	r3, [pc, #104]	; (8004648 <MX_TIM10_Init+0x94>)
 80045e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045e4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045e6:	4b18      	ldr	r3, [pc, #96]	; (8004648 <MX_TIM10_Init+0x94>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045ec:	4b16      	ldr	r3, [pc, #88]	; (8004648 <MX_TIM10_Init+0x94>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80045f2:	4815      	ldr	r0, [pc, #84]	; (8004648 <MX_TIM10_Init+0x94>)
 80045f4:	f007 fcc8 	bl	800bf88 <HAL_TIM_Base_Init>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80045fe:	f000 fa49 	bl	8004a94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8004602:	4811      	ldr	r0, [pc, #68]	; (8004648 <MX_TIM10_Init+0x94>)
 8004604:	f007 fd0f 	bl	800c026 <HAL_TIM_PWM_Init>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800460e:	f000 fa41 	bl	8004a94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004612:	2360      	movs	r3, #96	; 0x60
 8004614:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004616:	2300      	movs	r3, #0
 8004618:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800461e:	2300      	movs	r3, #0
 8004620:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004622:	1d3b      	adds	r3, r7, #4
 8004624:	2200      	movs	r2, #0
 8004626:	4619      	mov	r1, r3
 8004628:	4807      	ldr	r0, [pc, #28]	; (8004648 <MX_TIM10_Init+0x94>)
 800462a:	f007 ff37 	bl	800c49c <HAL_TIM_PWM_ConfigChannel>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d001      	beq.n	8004638 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8004634:	f000 fa2e 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8004638:	4803      	ldr	r0, [pc, #12]	; (8004648 <MX_TIM10_Init+0x94>)
 800463a:	f000 fe1b 	bl	8005274 <HAL_TIM_MspPostInit>

}
 800463e:	bf00      	nop
 8004640:	3720      	adds	r7, #32
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	2002d634 	.word	0x2002d634
 800464c:	40014400 	.word	0x40014400

08004650 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004656:	1d3b      	adds	r3, r7, #4
 8004658:	2200      	movs	r2, #0
 800465a:	601a      	str	r2, [r3, #0]
 800465c:	605a      	str	r2, [r3, #4]
 800465e:	609a      	str	r2, [r3, #8]
 8004660:	60da      	str	r2, [r3, #12]
 8004662:	611a      	str	r2, [r3, #16]
 8004664:	615a      	str	r2, [r3, #20]
 8004666:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8004668:	4b1e      	ldr	r3, [pc, #120]	; (80046e4 <MX_TIM11_Init+0x94>)
 800466a:	4a1f      	ldr	r2, [pc, #124]	; (80046e8 <MX_TIM11_Init+0x98>)
 800466c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 800466e:	4b1d      	ldr	r3, [pc, #116]	; (80046e4 <MX_TIM11_Init+0x94>)
 8004670:	2200      	movs	r2, #0
 8004672:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004674:	4b1b      	ldr	r3, [pc, #108]	; (80046e4 <MX_TIM11_Init+0x94>)
 8004676:	2200      	movs	r2, #0
 8004678:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800467a:	4b1a      	ldr	r3, [pc, #104]	; (80046e4 <MX_TIM11_Init+0x94>)
 800467c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004680:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004682:	4b18      	ldr	r3, [pc, #96]	; (80046e4 <MX_TIM11_Init+0x94>)
 8004684:	2200      	movs	r2, #0
 8004686:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004688:	4b16      	ldr	r3, [pc, #88]	; (80046e4 <MX_TIM11_Init+0x94>)
 800468a:	2200      	movs	r2, #0
 800468c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800468e:	4815      	ldr	r0, [pc, #84]	; (80046e4 <MX_TIM11_Init+0x94>)
 8004690:	f007 fc7a 	bl	800bf88 <HAL_TIM_Base_Init>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800469a:	f000 f9fb 	bl	8004a94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800469e:	4811      	ldr	r0, [pc, #68]	; (80046e4 <MX_TIM11_Init+0x94>)
 80046a0:	f007 fcc1 	bl	800c026 <HAL_TIM_PWM_Init>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d001      	beq.n	80046ae <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80046aa:	f000 f9f3 	bl	8004a94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046ae:	2360      	movs	r3, #96	; 0x60
 80046b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80046b2:	2300      	movs	r3, #0
 80046b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046b6:	2300      	movs	r3, #0
 80046b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046ba:	2300      	movs	r3, #0
 80046bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046be:	1d3b      	adds	r3, r7, #4
 80046c0:	2200      	movs	r2, #0
 80046c2:	4619      	mov	r1, r3
 80046c4:	4807      	ldr	r0, [pc, #28]	; (80046e4 <MX_TIM11_Init+0x94>)
 80046c6:	f007 fee9 	bl	800c49c <HAL_TIM_PWM_ConfigChannel>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d001      	beq.n	80046d4 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 80046d0:	f000 f9e0 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80046d4:	4803      	ldr	r0, [pc, #12]	; (80046e4 <MX_TIM11_Init+0x94>)
 80046d6:	f000 fdcd 	bl	8005274 <HAL_TIM_MspPostInit>

}
 80046da:	bf00      	nop
 80046dc:	3720      	adds	r7, #32
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	2002d754 	.word	0x2002d754
 80046e8:	40014800 	.word	0x40014800

080046ec <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80046f0:	4b0e      	ldr	r3, [pc, #56]	; (800472c <MX_TIM13_Init+0x40>)
 80046f2:	4a0f      	ldr	r2, [pc, #60]	; (8004730 <MX_TIM13_Init+0x44>)
 80046f4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 80046f6:	4b0d      	ldr	r3, [pc, #52]	; (800472c <MX_TIM13_Init+0x40>)
 80046f8:	2259      	movs	r2, #89	; 0x59
 80046fa:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046fc:	4b0b      	ldr	r3, [pc, #44]	; (800472c <MX_TIM13_Init+0x40>)
 80046fe:	2200      	movs	r2, #0
 8004700:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8004702:	4b0a      	ldr	r3, [pc, #40]	; (800472c <MX_TIM13_Init+0x40>)
 8004704:	f242 720f 	movw	r2, #9999	; 0x270f
 8004708:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800470a:	4b08      	ldr	r3, [pc, #32]	; (800472c <MX_TIM13_Init+0x40>)
 800470c:	2200      	movs	r2, #0
 800470e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004710:	4b06      	ldr	r3, [pc, #24]	; (800472c <MX_TIM13_Init+0x40>)
 8004712:	2280      	movs	r2, #128	; 0x80
 8004714:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8004716:	4805      	ldr	r0, [pc, #20]	; (800472c <MX_TIM13_Init+0x40>)
 8004718:	f007 fc36 	bl	800bf88 <HAL_TIM_Base_Init>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d001      	beq.n	8004726 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8004722:	f000 f9b7 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8004726:	bf00      	nop
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	2002d714 	.word	0x2002d714
 8004730:	40001c00 	.word	0x40001c00

08004734 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004738:	4b11      	ldr	r3, [pc, #68]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 800473a:	4a12      	ldr	r2, [pc, #72]	; (8004784 <MX_USART2_UART_Init+0x50>)
 800473c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800473e:	4b10      	ldr	r3, [pc, #64]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 8004740:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004744:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004746:	4b0e      	ldr	r3, [pc, #56]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 8004748:	2200      	movs	r2, #0
 800474a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800474c:	4b0c      	ldr	r3, [pc, #48]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 800474e:	2200      	movs	r2, #0
 8004750:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004752:	4b0b      	ldr	r3, [pc, #44]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 8004754:	2200      	movs	r2, #0
 8004756:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004758:	4b09      	ldr	r3, [pc, #36]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 800475a:	220c      	movs	r2, #12
 800475c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800475e:	4b08      	ldr	r3, [pc, #32]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 8004760:	2200      	movs	r2, #0
 8004762:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004764:	4b06      	ldr	r3, [pc, #24]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 8004766:	2200      	movs	r2, #0
 8004768:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800476a:	4805      	ldr	r0, [pc, #20]	; (8004780 <MX_USART2_UART_Init+0x4c>)
 800476c:	f008 fadc 	bl	800cd28 <HAL_UART_Init>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004776:	f000 f98d 	bl	8004a94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800477a:	bf00      	nop
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	2002d8f8 	.word	0x2002d8f8
 8004784:	40004400 	.word	0x40004400

08004788 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800478e:	2300      	movs	r3, #0
 8004790:	607b      	str	r3, [r7, #4]
 8004792:	4b14      	ldr	r3, [pc, #80]	; (80047e4 <MX_DMA_Init+0x5c>)
 8004794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004796:	4a13      	ldr	r2, [pc, #76]	; (80047e4 <MX_DMA_Init+0x5c>)
 8004798:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800479c:	6313      	str	r3, [r2, #48]	; 0x30
 800479e:	4b11      	ldr	r3, [pc, #68]	; (80047e4 <MX_DMA_Init+0x5c>)
 80047a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a6:	607b      	str	r3, [r7, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80047aa:	2200      	movs	r2, #0
 80047ac:	2100      	movs	r1, #0
 80047ae:	203a      	movs	r0, #58	; 0x3a
 80047b0:	f002 ff9d 	bl	80076ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80047b4:	203a      	movs	r0, #58	; 0x3a
 80047b6:	f002 ffb6 	bl	8007726 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80047ba:	2200      	movs	r2, #0
 80047bc:	2100      	movs	r1, #0
 80047be:	203b      	movs	r0, #59	; 0x3b
 80047c0:	f002 ff95 	bl	80076ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80047c4:	203b      	movs	r0, #59	; 0x3b
 80047c6:	f002 ffae 	bl	8007726 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80047ca:	2200      	movs	r2, #0
 80047cc:	2100      	movs	r1, #0
 80047ce:	2045      	movs	r0, #69	; 0x45
 80047d0:	f002 ff8d 	bl	80076ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80047d4:	2045      	movs	r0, #69	; 0x45
 80047d6:	f002 ffa6 	bl	8007726 <HAL_NVIC_EnableIRQ>

}
 80047da:	bf00      	nop
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40023800 	.word	0x40023800

080047e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b08c      	sub	sp, #48	; 0x30
 80047ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047ee:	f107 031c 	add.w	r3, r7, #28
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	605a      	str	r2, [r3, #4]
 80047f8:	609a      	str	r2, [r3, #8]
 80047fa:	60da      	str	r2, [r3, #12]
 80047fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80047fe:	2300      	movs	r3, #0
 8004800:	61bb      	str	r3, [r7, #24]
 8004802:	4b9c      	ldr	r3, [pc, #624]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004806:	4a9b      	ldr	r2, [pc, #620]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004808:	f043 0310 	orr.w	r3, r3, #16
 800480c:	6313      	str	r3, [r2, #48]	; 0x30
 800480e:	4b99      	ldr	r3, [pc, #612]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004812:	f003 0310 	and.w	r3, r3, #16
 8004816:	61bb      	str	r3, [r7, #24]
 8004818:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800481a:	2300      	movs	r3, #0
 800481c:	617b      	str	r3, [r7, #20]
 800481e:	4b95      	ldr	r3, [pc, #596]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004822:	4a94      	ldr	r2, [pc, #592]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004828:	6313      	str	r3, [r2, #48]	; 0x30
 800482a:	4b92      	ldr	r3, [pc, #584]	; (8004a74 <MX_GPIO_Init+0x28c>)
 800482c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004836:	2300      	movs	r3, #0
 8004838:	613b      	str	r3, [r7, #16]
 800483a:	4b8e      	ldr	r3, [pc, #568]	; (8004a74 <MX_GPIO_Init+0x28c>)
 800483c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483e:	4a8d      	ldr	r2, [pc, #564]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004840:	f043 0304 	orr.w	r3, r3, #4
 8004844:	6313      	str	r3, [r2, #48]	; 0x30
 8004846:	4b8b      	ldr	r3, [pc, #556]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	613b      	str	r3, [r7, #16]
 8004850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	4b87      	ldr	r3, [pc, #540]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485a:	4a86      	ldr	r2, [pc, #536]	; (8004a74 <MX_GPIO_Init+0x28c>)
 800485c:	f043 0301 	orr.w	r3, r3, #1
 8004860:	6313      	str	r3, [r2, #48]	; 0x30
 8004862:	4b84      	ldr	r3, [pc, #528]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800486e:	2300      	movs	r3, #0
 8004870:	60bb      	str	r3, [r7, #8]
 8004872:	4b80      	ldr	r3, [pc, #512]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	4a7f      	ldr	r2, [pc, #508]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004878:	f043 0302 	orr.w	r3, r3, #2
 800487c:	6313      	str	r3, [r2, #48]	; 0x30
 800487e:	4b7d      	ldr	r3, [pc, #500]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	60bb      	str	r3, [r7, #8]
 8004888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800488a:	2300      	movs	r3, #0
 800488c:	607b      	str	r3, [r7, #4]
 800488e:	4b79      	ldr	r3, [pc, #484]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	4a78      	ldr	r2, [pc, #480]	; (8004a74 <MX_GPIO_Init+0x28c>)
 8004894:	f043 0308 	orr.w	r3, r3, #8
 8004898:	6313      	str	r3, [r2, #48]	; 0x30
 800489a:	4b76      	ldr	r3, [pc, #472]	; (8004a74 <MX_GPIO_Init+0x28c>)
 800489c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	607b      	str	r3, [r7, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80048a6:	2200      	movs	r2, #0
 80048a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80048ac:	4872      	ldr	r0, [pc, #456]	; (8004a78 <MX_GPIO_Init+0x290>)
 80048ae:	f003 fcb3 	bl	8008218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80048b2:	2200      	movs	r2, #0
 80048b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80048b8:	4870      	ldr	r0, [pc, #448]	; (8004a7c <MX_GPIO_Init+0x294>)
 80048ba:	f003 fcad 	bl	8008218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80048be:	2200      	movs	r2, #0
 80048c0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80048c4:	486e      	ldr	r0, [pc, #440]	; (8004a80 <MX_GPIO_Init+0x298>)
 80048c6:	f003 fca7 	bl	8008218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80048ca:	2200      	movs	r2, #0
 80048cc:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80048d0:	486c      	ldr	r0, [pc, #432]	; (8004a84 <MX_GPIO_Init+0x29c>)
 80048d2:	f003 fca1 	bl	8008218 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80048d6:	2304      	movs	r3, #4
 80048d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80048da:	4b6b      	ldr	r3, [pc, #428]	; (8004a88 <MX_GPIO_Init+0x2a0>)
 80048dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048de:	2300      	movs	r3, #0
 80048e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048e2:	f107 031c 	add.w	r3, r7, #28
 80048e6:	4619      	mov	r1, r3
 80048e8:	4863      	ldr	r0, [pc, #396]	; (8004a78 <MX_GPIO_Init+0x290>)
 80048ea:	f003 fad3 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80048ee:	230f      	movs	r3, #15
 80048f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048f2:	2303      	movs	r3, #3
 80048f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f6:	2300      	movs	r3, #0
 80048f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048fa:	f107 031c 	add.w	r3, r7, #28
 80048fe:	4619      	mov	r1, r3
 8004900:	4862      	ldr	r0, [pc, #392]	; (8004a8c <MX_GPIO_Init+0x2a4>)
 8004902:	f003 fac7 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004906:	23e1      	movs	r3, #225	; 0xe1
 8004908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800490a:	2303      	movs	r3, #3
 800490c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490e:	2300      	movs	r3, #0
 8004910:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004912:	f107 031c 	add.w	r3, r7, #28
 8004916:	4619      	mov	r1, r3
 8004918:	485a      	ldr	r0, [pc, #360]	; (8004a84 <MX_GPIO_Init+0x29c>)
 800491a:	f003 fabb 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800491e:	2303      	movs	r3, #3
 8004920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004922:	2303      	movs	r3, #3
 8004924:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004926:	2300      	movs	r3, #0
 8004928:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800492a:	f107 031c 	add.w	r3, r7, #28
 800492e:	4619      	mov	r1, r3
 8004930:	4852      	ldr	r0, [pc, #328]	; (8004a7c <MX_GPIO_Init+0x294>)
 8004932:	f003 faaf 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004936:	2304      	movs	r3, #4
 8004938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800493a:	2300      	movs	r3, #0
 800493c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800493e:	2301      	movs	r3, #1
 8004940:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004942:	f107 031c 	add.w	r3, r7, #28
 8004946:	4619      	mov	r1, r3
 8004948:	484c      	ldr	r0, [pc, #304]	; (8004a7c <MX_GPIO_Init+0x294>)
 800494a:	f003 faa3 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 800494e:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8004952:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004954:	2300      	movs	r3, #0
 8004956:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004958:	2301      	movs	r3, #1
 800495a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800495c:	f107 031c 	add.w	r3, r7, #28
 8004960:	4619      	mov	r1, r3
 8004962:	4845      	ldr	r0, [pc, #276]	; (8004a78 <MX_GPIO_Init+0x290>)
 8004964:	f003 fa96 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004968:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800496c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800496e:	2301      	movs	r3, #1
 8004970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004972:	2300      	movs	r3, #0
 8004974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004976:	2300      	movs	r3, #0
 8004978:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800497a:	f107 031c 	add.w	r3, r7, #28
 800497e:	4619      	mov	r1, r3
 8004980:	483d      	ldr	r0, [pc, #244]	; (8004a78 <MX_GPIO_Init+0x290>)
 8004982:	f003 fa87 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800498a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800498c:	2301      	movs	r3, #1
 800498e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004990:	2300      	movs	r3, #0
 8004992:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004994:	2300      	movs	r3, #0
 8004996:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004998:	f107 031c 	add.w	r3, r7, #28
 800499c:	4619      	mov	r1, r3
 800499e:	4837      	ldr	r0, [pc, #220]	; (8004a7c <MX_GPIO_Init+0x294>)
 80049a0:	f003 fa78 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80049a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80049aa:	4b39      	ldr	r3, [pc, #228]	; (8004a90 <MX_GPIO_Init+0x2a8>)
 80049ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049b2:	f107 031c 	add.w	r3, r7, #28
 80049b6:	4619      	mov	r1, r3
 80049b8:	4831      	ldr	r0, [pc, #196]	; (8004a80 <MX_GPIO_Init+0x298>)
 80049ba:	f003 fa6b 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80049be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049c4:	2301      	movs	r3, #1
 80049c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c8:	2300      	movs	r3, #0
 80049ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049cc:	2300      	movs	r3, #0
 80049ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049d0:	f107 031c 	add.w	r3, r7, #28
 80049d4:	4619      	mov	r1, r3
 80049d6:	482a      	ldr	r0, [pc, #168]	; (8004a80 <MX_GPIO_Init+0x298>)
 80049d8:	f003 fa5c 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80049dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049e2:	2301      	movs	r3, #1
 80049e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049e6:	2301      	movs	r3, #1
 80049e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049ea:	2300      	movs	r3, #0
 80049ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049ee:	f107 031c 	add.w	r3, r7, #28
 80049f2:	4619      	mov	r1, r3
 80049f4:	4822      	ldr	r0, [pc, #136]	; (8004a80 <MX_GPIO_Init+0x298>)
 80049f6:	f003 fa4d 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80049fa:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80049fe:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a00:	2301      	movs	r3, #1
 8004a02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a04:	2300      	movs	r3, #0
 8004a06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a0c:	f107 031c 	add.w	r3, r7, #28
 8004a10:	4619      	mov	r1, r3
 8004a12:	481c      	ldr	r0, [pc, #112]	; (8004a84 <MX_GPIO_Init+0x29c>)
 8004a14:	f003 fa3e 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004a18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a22:	2300      	movs	r3, #0
 8004a24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a26:	f107 031c 	add.w	r3, r7, #28
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	4815      	ldr	r0, [pc, #84]	; (8004a84 <MX_GPIO_Init+0x29c>)
 8004a2e:	f003 fa31 	bl	8007e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8004a32:	239b      	movs	r3, #155	; 0x9b
 8004a34:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a36:	2300      	movs	r3, #0
 8004a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004a3e:	f107 031c 	add.w	r3, r7, #28
 8004a42:	4619      	mov	r1, r3
 8004a44:	480e      	ldr	r0, [pc, #56]	; (8004a80 <MX_GPIO_Init+0x298>)
 8004a46:	f003 fa25 	bl	8007e94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	2008      	movs	r0, #8
 8004a50:	f002 fe4d 	bl	80076ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004a54:	2008      	movs	r0, #8
 8004a56:	f002 fe66 	bl	8007726 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	2017      	movs	r0, #23
 8004a60:	f002 fe45 	bl	80076ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004a64:	2017      	movs	r0, #23
 8004a66:	f002 fe5e 	bl	8007726 <HAL_NVIC_EnableIRQ>

}
 8004a6a:	bf00      	nop
 8004a6c:	3730      	adds	r7, #48	; 0x30
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	40023800 	.word	0x40023800
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	40020400 	.word	0x40020400
 8004a80:	40020c00 	.word	0x40020c00
 8004a84:	40020000 	.word	0x40020000
 8004a88:	10310000 	.word	0x10310000
 8004a8c:	40020800 	.word	0x40020800
 8004a90:	10110000 	.word	0x10110000

08004a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004a94:	b480      	push	{r7}
 8004a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004a98:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004a9a:	e7fe      	b.n	8004a9a <Error_Handler+0x6>

08004a9c <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8004aa0:	bf00      	nop
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
	...

08004aac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	607b      	str	r3, [r7, #4]
 8004ab6:	4b10      	ldr	r3, [pc, #64]	; (8004af8 <HAL_MspInit+0x4c>)
 8004ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aba:	4a0f      	ldr	r2, [pc, #60]	; (8004af8 <HAL_MspInit+0x4c>)
 8004abc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ac2:	4b0d      	ldr	r3, [pc, #52]	; (8004af8 <HAL_MspInit+0x4c>)
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004aca:	607b      	str	r3, [r7, #4]
 8004acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ace:	2300      	movs	r3, #0
 8004ad0:	603b      	str	r3, [r7, #0]
 8004ad2:	4b09      	ldr	r3, [pc, #36]	; (8004af8 <HAL_MspInit+0x4c>)
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad6:	4a08      	ldr	r2, [pc, #32]	; (8004af8 <HAL_MspInit+0x4c>)
 8004ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004adc:	6413      	str	r3, [r2, #64]	; 0x40
 8004ade:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <HAL_MspInit+0x4c>)
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ae6:	603b      	str	r3, [r7, #0]
 8004ae8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004aea:	bf00      	nop
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	40023800 	.word	0x40023800

08004afc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b08c      	sub	sp, #48	; 0x30
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b04:	f107 031c 	add.w	r3, r7, #28
 8004b08:	2200      	movs	r2, #0
 8004b0a:	601a      	str	r2, [r3, #0]
 8004b0c:	605a      	str	r2, [r3, #4]
 8004b0e:	609a      	str	r2, [r3, #8]
 8004b10:	60da      	str	r2, [r3, #12]
 8004b12:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a4a      	ldr	r2, [pc, #296]	; (8004c44 <HAL_ADC_MspInit+0x148>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	f040 808e 	bne.w	8004c3c <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004b20:	2300      	movs	r3, #0
 8004b22:	61bb      	str	r3, [r7, #24]
 8004b24:	4b48      	ldr	r3, [pc, #288]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b28:	4a47      	ldr	r2, [pc, #284]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b2e:	6453      	str	r3, [r2, #68]	; 0x44
 8004b30:	4b45      	ldr	r3, [pc, #276]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b38:	61bb      	str	r3, [r7, #24]
 8004b3a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	617b      	str	r3, [r7, #20]
 8004b40:	4b41      	ldr	r3, [pc, #260]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b44:	4a40      	ldr	r2, [pc, #256]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b46:	f043 0304 	orr.w	r3, r3, #4
 8004b4a:	6313      	str	r3, [r2, #48]	; 0x30
 8004b4c:	4b3e      	ldr	r3, [pc, #248]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	617b      	str	r3, [r7, #20]
 8004b56:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b58:	2300      	movs	r3, #0
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	4b3a      	ldr	r3, [pc, #232]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b60:	4a39      	ldr	r2, [pc, #228]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b62:	f043 0301 	orr.w	r3, r3, #1
 8004b66:	6313      	str	r3, [r2, #48]	; 0x30
 8004b68:	4b37      	ldr	r3, [pc, #220]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	613b      	str	r3, [r7, #16]
 8004b72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b74:	2300      	movs	r3, #0
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	4b33      	ldr	r3, [pc, #204]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7c:	4a32      	ldr	r2, [pc, #200]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b7e:	f043 0302 	orr.w	r3, r3, #2
 8004b82:	6313      	str	r3, [r2, #48]	; 0x30
 8004b84:	4b30      	ldr	r3, [pc, #192]	; (8004c48 <HAL_ADC_MspInit+0x14c>)
 8004b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	60fb      	str	r3, [r7, #12]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004b90:	230f      	movs	r3, #15
 8004b92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b94:	2303      	movs	r3, #3
 8004b96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b9c:	f107 031c 	add.w	r3, r7, #28
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	482a      	ldr	r0, [pc, #168]	; (8004c4c <HAL_ADC_MspInit+0x150>)
 8004ba4:	f003 f976 	bl	8007e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004ba8:	23ff      	movs	r3, #255	; 0xff
 8004baa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004bac:	2303      	movs	r3, #3
 8004bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bb4:	f107 031c 	add.w	r3, r7, #28
 8004bb8:	4619      	mov	r1, r3
 8004bba:	4825      	ldr	r0, [pc, #148]	; (8004c50 <HAL_ADC_MspInit+0x154>)
 8004bbc:	f003 f96a 	bl	8007e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bcc:	f107 031c 	add.w	r3, r7, #28
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4820      	ldr	r0, [pc, #128]	; (8004c54 <HAL_ADC_MspInit+0x158>)
 8004bd4:	f003 f95e 	bl	8007e94 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8004bd8:	4b1f      	ldr	r3, [pc, #124]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004bda:	4a20      	ldr	r2, [pc, #128]	; (8004c5c <HAL_ADC_MspInit+0x160>)
 8004bdc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8004bde:	4b1e      	ldr	r3, [pc, #120]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004be0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004be4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004be6:	4b1c      	ldr	r3, [pc, #112]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bec:	4b1a      	ldr	r3, [pc, #104]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004bee:	2200      	movs	r2, #0
 8004bf0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004bf2:	4b19      	ldr	r3, [pc, #100]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004bf4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004bf8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004bfa:	4b17      	ldr	r3, [pc, #92]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004bfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c00:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004c02:	4b15      	ldr	r3, [pc, #84]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004c04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c08:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004c0a:	4b13      	ldr	r3, [pc, #76]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004c0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c10:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004c12:	4b11      	ldr	r3, [pc, #68]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004c14:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004c18:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c1a:	4b0f      	ldr	r3, [pc, #60]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004c20:	480d      	ldr	r0, [pc, #52]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004c22:	f002 fd9b 	bl	800775c <HAL_DMA_Init>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d001      	beq.n	8004c30 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8004c2c:	f7ff ff32 	bl	8004a94 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a09      	ldr	r2, [pc, #36]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004c34:	639a      	str	r2, [r3, #56]	; 0x38
 8004c36:	4a08      	ldr	r2, [pc, #32]	; (8004c58 <HAL_ADC_MspInit+0x15c>)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004c3c:	bf00      	nop
 8004c3e:	3730      	adds	r7, #48	; 0x30
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	40012100 	.word	0x40012100
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	40020800 	.word	0x40020800
 8004c50:	40020000 	.word	0x40020000
 8004c54:	40020400 	.word	0x40020400
 8004c58:	2002d938 	.word	0x2002d938
 8004c5c:	40026440 	.word	0x40026440

08004c60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b08c      	sub	sp, #48	; 0x30
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c68:	f107 031c 	add.w	r3, r7, #28
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]
 8004c70:	605a      	str	r2, [r3, #4]
 8004c72:	609a      	str	r2, [r3, #8]
 8004c74:	60da      	str	r2, [r3, #12]
 8004c76:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a32      	ldr	r2, [pc, #200]	; (8004d48 <HAL_I2C_MspInit+0xe8>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d12c      	bne.n	8004cdc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c82:	2300      	movs	r3, #0
 8004c84:	61bb      	str	r3, [r7, #24]
 8004c86:	4b31      	ldr	r3, [pc, #196]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c8a:	4a30      	ldr	r2, [pc, #192]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004c8c:	f043 0302 	orr.w	r3, r3, #2
 8004c90:	6313      	str	r3, [r2, #48]	; 0x30
 8004c92:	4b2e      	ldr	r3, [pc, #184]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	61bb      	str	r3, [r7, #24]
 8004c9c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004c9e:	23c0      	movs	r3, #192	; 0xc0
 8004ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ca2:	2312      	movs	r3, #18
 8004ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004caa:	2303      	movs	r3, #3
 8004cac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004cae:	2304      	movs	r3, #4
 8004cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cb2:	f107 031c 	add.w	r3, r7, #28
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	4825      	ldr	r0, [pc, #148]	; (8004d50 <HAL_I2C_MspInit+0xf0>)
 8004cba:	f003 f8eb 	bl	8007e94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	617b      	str	r3, [r7, #20]
 8004cc2:	4b22      	ldr	r3, [pc, #136]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc6:	4a21      	ldr	r2, [pc, #132]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004cc8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8004cce:	4b1f      	ldr	r3, [pc, #124]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cd6:	617b      	str	r3, [r7, #20]
 8004cd8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004cda:	e031      	b.n	8004d40 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a1c      	ldr	r2, [pc, #112]	; (8004d54 <HAL_I2C_MspInit+0xf4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d12c      	bne.n	8004d40 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	613b      	str	r3, [r7, #16]
 8004cea:	4b18      	ldr	r3, [pc, #96]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cee:	4a17      	ldr	r2, [pc, #92]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004cf0:	f043 0302 	orr.w	r3, r3, #2
 8004cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8004cf6:	4b15      	ldr	r3, [pc, #84]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	613b      	str	r3, [r7, #16]
 8004d00:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004d02:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004d08:	2312      	movs	r3, #18
 8004d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d10:	2303      	movs	r3, #3
 8004d12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004d14:	2304      	movs	r3, #4
 8004d16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d18:	f107 031c 	add.w	r3, r7, #28
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	480c      	ldr	r0, [pc, #48]	; (8004d50 <HAL_I2C_MspInit+0xf0>)
 8004d20:	f003 f8b8 	bl	8007e94 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004d24:	2300      	movs	r3, #0
 8004d26:	60fb      	str	r3, [r7, #12]
 8004d28:	4b08      	ldr	r3, [pc, #32]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2c:	4a07      	ldr	r2, [pc, #28]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004d2e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004d32:	6413      	str	r3, [r2, #64]	; 0x40
 8004d34:	4b05      	ldr	r3, [pc, #20]	; (8004d4c <HAL_I2C_MspInit+0xec>)
 8004d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d3c:	60fb      	str	r3, [r7, #12]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
}
 8004d40:	bf00      	nop
 8004d42:	3730      	adds	r7, #48	; 0x30
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	40005400 	.word	0x40005400
 8004d4c:	40023800 	.word	0x40023800
 8004d50:	40020400 	.word	0x40020400
 8004d54:	40005800 	.word	0x40005800

08004d58 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b08a      	sub	sp, #40	; 0x28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d60:	f107 0314 	add.w	r3, r7, #20
 8004d64:	2200      	movs	r2, #0
 8004d66:	601a      	str	r2, [r3, #0]
 8004d68:	605a      	str	r2, [r3, #4]
 8004d6a:	609a      	str	r2, [r3, #8]
 8004d6c:	60da      	str	r2, [r3, #12]
 8004d6e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a69      	ldr	r2, [pc, #420]	; (8004f1c <HAL_SD_MspInit+0x1c4>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	f040 80cb 	bne.w	8004f12 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	613b      	str	r3, [r7, #16]
 8004d80:	4b67      	ldr	r3, [pc, #412]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d84:	4a66      	ldr	r2, [pc, #408]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004d86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004d8a:	6453      	str	r3, [r2, #68]	; 0x44
 8004d8c:	4b64      	ldr	r3, [pc, #400]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d94:	613b      	str	r3, [r7, #16]
 8004d96:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d98:	2300      	movs	r3, #0
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	4b60      	ldr	r3, [pc, #384]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da0:	4a5f      	ldr	r2, [pc, #380]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004da2:	f043 0304 	orr.w	r3, r3, #4
 8004da6:	6313      	str	r3, [r2, #48]	; 0x30
 8004da8:	4b5d      	ldr	r3, [pc, #372]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	60fb      	str	r3, [r7, #12]
 8004db2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004db4:	2300      	movs	r3, #0
 8004db6:	60bb      	str	r3, [r7, #8]
 8004db8:	4b59      	ldr	r3, [pc, #356]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dbc:	4a58      	ldr	r2, [pc, #352]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004dbe:	f043 0308 	orr.w	r3, r3, #8
 8004dc2:	6313      	str	r3, [r2, #48]	; 0x30
 8004dc4:	4b56      	ldr	r3, [pc, #344]	; (8004f20 <HAL_SD_MspInit+0x1c8>)
 8004dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc8:	f003 0308 	and.w	r3, r3, #8
 8004dcc:	60bb      	str	r3, [r7, #8]
 8004dce:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004dd0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004dd4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dde:	2303      	movs	r3, #3
 8004de0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004de2:	230c      	movs	r3, #12
 8004de4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004de6:	f107 0314 	add.w	r3, r7, #20
 8004dea:	4619      	mov	r1, r3
 8004dec:	484d      	ldr	r0, [pc, #308]	; (8004f24 <HAL_SD_MspInit+0x1cc>)
 8004dee:	f003 f851 	bl	8007e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004df2:	2304      	movs	r3, #4
 8004df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004df6:	2302      	movs	r3, #2
 8004df8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004e02:	230c      	movs	r3, #12
 8004e04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e06:	f107 0314 	add.w	r3, r7, #20
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4846      	ldr	r0, [pc, #280]	; (8004f28 <HAL_SD_MspInit+0x1d0>)
 8004e0e:	f003 f841 	bl	8007e94 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8004e12:	4b46      	ldr	r3, [pc, #280]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e14:	4a46      	ldr	r2, [pc, #280]	; (8004f30 <HAL_SD_MspInit+0x1d8>)
 8004e16:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8004e18:	4b44      	ldr	r3, [pc, #272]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e1e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e20:	4b42      	ldr	r3, [pc, #264]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e26:	4b41      	ldr	r3, [pc, #260]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e2c:	4b3f      	ldr	r3, [pc, #252]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e2e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e32:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004e34:	4b3d      	ldr	r3, [pc, #244]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004e3a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004e3c:	4b3b      	ldr	r3, [pc, #236]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004e42:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8004e44:	4b39      	ldr	r3, [pc, #228]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e46:	2220      	movs	r2, #32
 8004e48:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004e4a:	4b38      	ldr	r3, [pc, #224]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e4c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004e50:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004e52:	4b36      	ldr	r3, [pc, #216]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e54:	2204      	movs	r2, #4
 8004e56:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004e58:	4b34      	ldr	r3, [pc, #208]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e5a:	2203      	movs	r2, #3
 8004e5c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8004e5e:	4b33      	ldr	r3, [pc, #204]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e60:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004e64:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004e66:	4b31      	ldr	r3, [pc, #196]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e68:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004e6c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8004e6e:	482f      	ldr	r0, [pc, #188]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e70:	f002 fc74 	bl	800775c <HAL_DMA_Init>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d001      	beq.n	8004e7e <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8004e7a:	f7ff fe0b 	bl	8004a94 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a2a      	ldr	r2, [pc, #168]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e82:	641a      	str	r2, [r3, #64]	; 0x40
 8004e84:	4a29      	ldr	r2, [pc, #164]	; (8004f2c <HAL_SD_MspInit+0x1d4>)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8004e8a:	4b2a      	ldr	r3, [pc, #168]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004e8c:	4a2a      	ldr	r2, [pc, #168]	; (8004f38 <HAL_SD_MspInit+0x1e0>)
 8004e8e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8004e90:	4b28      	ldr	r3, [pc, #160]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004e92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e96:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e98:	4b26      	ldr	r3, [pc, #152]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004e9a:	2240      	movs	r2, #64	; 0x40
 8004e9c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e9e:	4b25      	ldr	r3, [pc, #148]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ea4:	4b23      	ldr	r3, [pc, #140]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ea6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004eaa:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004eac:	4b21      	ldr	r3, [pc, #132]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004eae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004eb2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004eb4:	4b1f      	ldr	r3, [pc, #124]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004eb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004eba:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8004ebc:	4b1d      	ldr	r3, [pc, #116]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004ec2:	4b1c      	ldr	r3, [pc, #112]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ec4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004ec8:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004eca:	4b1a      	ldr	r3, [pc, #104]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ecc:	2204      	movs	r2, #4
 8004ece:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004ed0:	4b18      	ldr	r3, [pc, #96]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ed2:	2203      	movs	r2, #3
 8004ed4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8004ed6:	4b17      	ldr	r3, [pc, #92]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ed8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004edc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004ede:	4b15      	ldr	r3, [pc, #84]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ee0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004ee4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8004ee6:	4813      	ldr	r0, [pc, #76]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004ee8:	f002 fc38 	bl	800775c <HAL_DMA_Init>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8004ef2:	f7ff fdcf 	bl	8004a94 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a0e      	ldr	r2, [pc, #56]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004efa:	63da      	str	r2, [r3, #60]	; 0x3c
 8004efc:	4a0d      	ldr	r2, [pc, #52]	; (8004f34 <HAL_SD_MspInit+0x1dc>)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8004f02:	2200      	movs	r2, #0
 8004f04:	2100      	movs	r1, #0
 8004f06:	2031      	movs	r0, #49	; 0x31
 8004f08:	f002 fbf1 	bl	80076ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8004f0c:	2031      	movs	r0, #49	; 0x31
 8004f0e:	f002 fc0a 	bl	8007726 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8004f12:	bf00      	nop
 8004f14:	3728      	adds	r7, #40	; 0x28
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	40012c00 	.word	0x40012c00
 8004f20:	40023800 	.word	0x40023800
 8004f24:	40020800 	.word	0x40020800
 8004f28:	40020c00 	.word	0x40020c00
 8004f2c:	2002d460 	.word	0x2002d460
 8004f30:	40026458 	.word	0x40026458
 8004f34:	2002d794 	.word	0x2002d794
 8004f38:	400264a0 	.word	0x400264a0

08004f3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b08a      	sub	sp, #40	; 0x28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f44:	f107 0314 	add.w	r3, r7, #20
 8004f48:	2200      	movs	r2, #0
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	605a      	str	r2, [r3, #4]
 8004f4e:	609a      	str	r2, [r3, #8]
 8004f50:	60da      	str	r2, [r3, #12]
 8004f52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a19      	ldr	r2, [pc, #100]	; (8004fc0 <HAL_SPI_MspInit+0x84>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d12c      	bne.n	8004fb8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f5e:	2300      	movs	r3, #0
 8004f60:	613b      	str	r3, [r7, #16]
 8004f62:	4b18      	ldr	r3, [pc, #96]	; (8004fc4 <HAL_SPI_MspInit+0x88>)
 8004f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f66:	4a17      	ldr	r2, [pc, #92]	; (8004fc4 <HAL_SPI_MspInit+0x88>)
 8004f68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004f6e:	4b15      	ldr	r3, [pc, #84]	; (8004fc4 <HAL_SPI_MspInit+0x88>)
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f76:	613b      	str	r3, [r7, #16]
 8004f78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	60fb      	str	r3, [r7, #12]
 8004f7e:	4b11      	ldr	r3, [pc, #68]	; (8004fc4 <HAL_SPI_MspInit+0x88>)
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	4a10      	ldr	r2, [pc, #64]	; (8004fc4 <HAL_SPI_MspInit+0x88>)
 8004f84:	f043 0302 	orr.w	r3, r3, #2
 8004f88:	6313      	str	r3, [r2, #48]	; 0x30
 8004f8a:	4b0e      	ldr	r3, [pc, #56]	; (8004fc4 <HAL_SPI_MspInit+0x88>)
 8004f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	60fb      	str	r3, [r7, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004f96:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004fa8:	2305      	movs	r3, #5
 8004faa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fac:	f107 0314 	add.w	r3, r7, #20
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	4805      	ldr	r0, [pc, #20]	; (8004fc8 <HAL_SPI_MspInit+0x8c>)
 8004fb4:	f002 ff6e 	bl	8007e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004fb8:	bf00      	nop
 8004fba:	3728      	adds	r7, #40	; 0x28
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	40003800 	.word	0x40003800
 8004fc4:	40023800 	.word	0x40023800
 8004fc8:	40020400 	.word	0x40020400

08004fcc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b08c      	sub	sp, #48	; 0x30
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fd4:	f107 031c 	add.w	r3, r7, #28
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	605a      	str	r2, [r3, #4]
 8004fde:	609a      	str	r2, [r3, #8]
 8004fe0:	60da      	str	r2, [r3, #12]
 8004fe2:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a2d      	ldr	r2, [pc, #180]	; (80050a0 <HAL_TIM_PWM_MspInit+0xd4>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d12d      	bne.n	800504a <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004fee:	2300      	movs	r3, #0
 8004ff0:	61bb      	str	r3, [r7, #24]
 8004ff2:	4b2c      	ldr	r3, [pc, #176]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8004ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ff6:	4a2b      	ldr	r2, [pc, #172]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8004ff8:	f043 0301 	orr.w	r3, r3, #1
 8004ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8004ffe:	4b29      	ldr	r3, [pc, #164]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	61bb      	str	r3, [r7, #24]
 8005008:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800500a:	2300      	movs	r3, #0
 800500c:	617b      	str	r3, [r7, #20]
 800500e:	4b25      	ldr	r3, [pc, #148]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005012:	4a24      	ldr	r2, [pc, #144]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005014:	f043 0310 	orr.w	r3, r3, #16
 8005018:	6313      	str	r3, [r2, #48]	; 0x30
 800501a:	4b22      	ldr	r3, [pc, #136]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 800501c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501e:	f003 0310 	and.w	r3, r3, #16
 8005022:	617b      	str	r3, [r7, #20]
 8005024:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8005026:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800502a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800502c:	2302      	movs	r3, #2
 800502e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005030:	2300      	movs	r3, #0
 8005032:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005034:	2300      	movs	r3, #0
 8005036:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005038:	2301      	movs	r3, #1
 800503a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800503c:	f107 031c 	add.w	r3, r7, #28
 8005040:	4619      	mov	r1, r3
 8005042:	4819      	ldr	r0, [pc, #100]	; (80050a8 <HAL_TIM_PWM_MspInit+0xdc>)
 8005044:	f002 ff26 	bl	8007e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005048:	e026      	b.n	8005098 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a17      	ldr	r2, [pc, #92]	; (80050ac <HAL_TIM_PWM_MspInit+0xe0>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d10e      	bne.n	8005072 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005054:	2300      	movs	r3, #0
 8005056:	613b      	str	r3, [r7, #16]
 8005058:	4b12      	ldr	r3, [pc, #72]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 800505a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505c:	4a11      	ldr	r2, [pc, #68]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 800505e:	f043 0302 	orr.w	r3, r3, #2
 8005062:	6413      	str	r3, [r2, #64]	; 0x40
 8005064:	4b0f      	ldr	r3, [pc, #60]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	613b      	str	r3, [r7, #16]
 800506e:	693b      	ldr	r3, [r7, #16]
}
 8005070:	e012      	b.n	8005098 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a0e      	ldr	r2, [pc, #56]	; (80050b0 <HAL_TIM_PWM_MspInit+0xe4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d10d      	bne.n	8005098 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800507c:	2300      	movs	r3, #0
 800507e:	60fb      	str	r3, [r7, #12]
 8005080:	4b08      	ldr	r3, [pc, #32]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005084:	4a07      	ldr	r2, [pc, #28]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8005086:	f043 0304 	orr.w	r3, r3, #4
 800508a:	6413      	str	r3, [r2, #64]	; 0x40
 800508c:	4b05      	ldr	r3, [pc, #20]	; (80050a4 <HAL_TIM_PWM_MspInit+0xd8>)
 800508e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	60fb      	str	r3, [r7, #12]
 8005096:	68fb      	ldr	r3, [r7, #12]
}
 8005098:	bf00      	nop
 800509a:	3730      	adds	r7, #48	; 0x30
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	40010000 	.word	0x40010000
 80050a4:	40023800 	.word	0x40023800
 80050a8:	40021000 	.word	0x40021000
 80050ac:	40000400 	.word	0x40000400
 80050b0:	40000800 	.word	0x40000800

080050b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b088      	sub	sp, #32
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a3e      	ldr	r2, [pc, #248]	; (80051bc <HAL_TIM_Base_MspInit+0x108>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d116      	bne.n	80050f4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80050c6:	2300      	movs	r3, #0
 80050c8:	61fb      	str	r3, [r7, #28]
 80050ca:	4b3d      	ldr	r3, [pc, #244]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	4a3c      	ldr	r2, [pc, #240]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 80050d0:	f043 0310 	orr.w	r3, r3, #16
 80050d4:	6413      	str	r3, [r2, #64]	; 0x40
 80050d6:	4b3a      	ldr	r3, [pc, #232]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 80050d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050da:	f003 0310 	and.w	r3, r3, #16
 80050de:	61fb      	str	r3, [r7, #28]
 80050e0:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80050e2:	2200      	movs	r2, #0
 80050e4:	2101      	movs	r1, #1
 80050e6:	2036      	movs	r0, #54	; 0x36
 80050e8:	f002 fb01 	bl	80076ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80050ec:	2036      	movs	r0, #54	; 0x36
 80050ee:	f002 fb1a 	bl	8007726 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80050f2:	e05e      	b.n	80051b2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a32      	ldr	r2, [pc, #200]	; (80051c4 <HAL_TIM_Base_MspInit+0x110>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d116      	bne.n	800512c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80050fe:	2300      	movs	r3, #0
 8005100:	61bb      	str	r3, [r7, #24]
 8005102:	4b2f      	ldr	r3, [pc, #188]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005106:	4a2e      	ldr	r2, [pc, #184]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005108:	f043 0320 	orr.w	r3, r3, #32
 800510c:	6413      	str	r3, [r2, #64]	; 0x40
 800510e:	4b2c      	ldr	r3, [pc, #176]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005112:	f003 0320 	and.w	r3, r3, #32
 8005116:	61bb      	str	r3, [r7, #24]
 8005118:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800511a:	2200      	movs	r2, #0
 800511c:	2100      	movs	r1, #0
 800511e:	2037      	movs	r0, #55	; 0x37
 8005120:	f002 fae5 	bl	80076ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005124:	2037      	movs	r0, #55	; 0x37
 8005126:	f002 fafe 	bl	8007726 <HAL_NVIC_EnableIRQ>
}
 800512a:	e042      	b.n	80051b2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a25      	ldr	r2, [pc, #148]	; (80051c8 <HAL_TIM_Base_MspInit+0x114>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d10e      	bne.n	8005154 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	4b21      	ldr	r3, [pc, #132]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 800513c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800513e:	4a20      	ldr	r2, [pc, #128]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005140:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005144:	6453      	str	r3, [r2, #68]	; 0x44
 8005146:	4b1e      	ldr	r3, [pc, #120]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800514a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800514e:	617b      	str	r3, [r7, #20]
 8005150:	697b      	ldr	r3, [r7, #20]
}
 8005152:	e02e      	b.n	80051b2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a1c      	ldr	r2, [pc, #112]	; (80051cc <HAL_TIM_Base_MspInit+0x118>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d10e      	bne.n	800517c <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800515e:	2300      	movs	r3, #0
 8005160:	613b      	str	r3, [r7, #16]
 8005162:	4b17      	ldr	r3, [pc, #92]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005166:	4a16      	ldr	r2, [pc, #88]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800516c:	6453      	str	r3, [r2, #68]	; 0x44
 800516e:	4b14      	ldr	r3, [pc, #80]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005172:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005176:	613b      	str	r3, [r7, #16]
 8005178:	693b      	ldr	r3, [r7, #16]
}
 800517a:	e01a      	b.n	80051b2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a13      	ldr	r2, [pc, #76]	; (80051d0 <HAL_TIM_Base_MspInit+0x11c>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d115      	bne.n	80051b2 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005186:	2300      	movs	r3, #0
 8005188:	60fb      	str	r3, [r7, #12]
 800518a:	4b0d      	ldr	r3, [pc, #52]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 800518c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518e:	4a0c      	ldr	r2, [pc, #48]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005194:	6413      	str	r3, [r2, #64]	; 0x40
 8005196:	4b0a      	ldr	r3, [pc, #40]	; (80051c0 <HAL_TIM_Base_MspInit+0x10c>)
 8005198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80051a2:	2200      	movs	r2, #0
 80051a4:	2100      	movs	r1, #0
 80051a6:	202c      	movs	r0, #44	; 0x2c
 80051a8:	f002 faa1 	bl	80076ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80051ac:	202c      	movs	r0, #44	; 0x2c
 80051ae:	f002 faba 	bl	8007726 <HAL_NVIC_EnableIRQ>
}
 80051b2:	bf00      	nop
 80051b4:	3720      	adds	r7, #32
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	40001000 	.word	0x40001000
 80051c0:	40023800 	.word	0x40023800
 80051c4:	40001400 	.word	0x40001400
 80051c8:	40014400 	.word	0x40014400
 80051cc:	40014800 	.word	0x40014800
 80051d0:	40001c00 	.word	0x40001c00

080051d4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b08a      	sub	sp, #40	; 0x28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051dc:	f107 0314 	add.w	r3, r7, #20
 80051e0:	2200      	movs	r2, #0
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	605a      	str	r2, [r3, #4]
 80051e6:	609a      	str	r2, [r3, #8]
 80051e8:	60da      	str	r2, [r3, #12]
 80051ea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a1d      	ldr	r2, [pc, #116]	; (8005268 <HAL_TIM_Encoder_MspInit+0x94>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d133      	bne.n	800525e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80051f6:	2300      	movs	r3, #0
 80051f8:	613b      	str	r3, [r7, #16]
 80051fa:	4b1c      	ldr	r3, [pc, #112]	; (800526c <HAL_TIM_Encoder_MspInit+0x98>)
 80051fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fe:	4a1b      	ldr	r2, [pc, #108]	; (800526c <HAL_TIM_Encoder_MspInit+0x98>)
 8005200:	f043 0302 	orr.w	r3, r3, #2
 8005204:	6453      	str	r3, [r2, #68]	; 0x44
 8005206:	4b19      	ldr	r3, [pc, #100]	; (800526c <HAL_TIM_Encoder_MspInit+0x98>)
 8005208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	613b      	str	r3, [r7, #16]
 8005210:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005212:	2300      	movs	r3, #0
 8005214:	60fb      	str	r3, [r7, #12]
 8005216:	4b15      	ldr	r3, [pc, #84]	; (800526c <HAL_TIM_Encoder_MspInit+0x98>)
 8005218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521a:	4a14      	ldr	r2, [pc, #80]	; (800526c <HAL_TIM_Encoder_MspInit+0x98>)
 800521c:	f043 0304 	orr.w	r3, r3, #4
 8005220:	6313      	str	r3, [r2, #48]	; 0x30
 8005222:	4b12      	ldr	r3, [pc, #72]	; (800526c <HAL_TIM_Encoder_MspInit+0x98>)
 8005224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005226:	f003 0304 	and.w	r3, r3, #4
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800522e:	23c0      	movs	r3, #192	; 0xc0
 8005230:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005232:	2302      	movs	r3, #2
 8005234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005236:	2300      	movs	r3, #0
 8005238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800523a:	2300      	movs	r3, #0
 800523c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800523e:	2303      	movs	r3, #3
 8005240:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005242:	f107 0314 	add.w	r3, r7, #20
 8005246:	4619      	mov	r1, r3
 8005248:	4809      	ldr	r0, [pc, #36]	; (8005270 <HAL_TIM_Encoder_MspInit+0x9c>)
 800524a:	f002 fe23 	bl	8007e94 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800524e:	2200      	movs	r2, #0
 8005250:	2100      	movs	r1, #0
 8005252:	202c      	movs	r0, #44	; 0x2c
 8005254:	f002 fa4b 	bl	80076ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005258:	202c      	movs	r0, #44	; 0x2c
 800525a:	f002 fa64 	bl	8007726 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800525e:	bf00      	nop
 8005260:	3728      	adds	r7, #40	; 0x28
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40010400 	.word	0x40010400
 800526c:	40023800 	.word	0x40023800
 8005270:	40020800 	.word	0x40020800

08005274 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b08c      	sub	sp, #48	; 0x30
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800527c:	f107 031c 	add.w	r3, r7, #28
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	605a      	str	r2, [r3, #4]
 8005286:	609a      	str	r2, [r3, #8]
 8005288:	60da      	str	r2, [r3, #12]
 800528a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a5c      	ldr	r2, [pc, #368]	; (8005404 <HAL_TIM_MspPostInit+0x190>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d11f      	bne.n	80052d6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005296:	2300      	movs	r3, #0
 8005298:	61bb      	str	r3, [r7, #24]
 800529a:	4b5b      	ldr	r3, [pc, #364]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	4a5a      	ldr	r2, [pc, #360]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 80052a0:	f043 0310 	orr.w	r3, r3, #16
 80052a4:	6313      	str	r3, [r2, #48]	; 0x30
 80052a6:	4b58      	ldr	r3, [pc, #352]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 80052a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052aa:	f003 0310 	and.w	r3, r3, #16
 80052ae:	61bb      	str	r3, [r7, #24]
 80052b0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80052b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052b8:	2302      	movs	r3, #2
 80052ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052bc:	2300      	movs	r3, #0
 80052be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052c0:	2300      	movs	r3, #0
 80052c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80052c4:	2301      	movs	r3, #1
 80052c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80052c8:	f107 031c 	add.w	r3, r7, #28
 80052cc:	4619      	mov	r1, r3
 80052ce:	484f      	ldr	r0, [pc, #316]	; (800540c <HAL_TIM_MspPostInit+0x198>)
 80052d0:	f002 fde0 	bl	8007e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80052d4:	e091      	b.n	80053fa <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a4d      	ldr	r2, [pc, #308]	; (8005410 <HAL_TIM_MspPostInit+0x19c>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d11e      	bne.n	800531e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052e0:	2300      	movs	r3, #0
 80052e2:	617b      	str	r3, [r7, #20]
 80052e4:	4b48      	ldr	r3, [pc, #288]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 80052e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e8:	4a47      	ldr	r2, [pc, #284]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 80052ea:	f043 0302 	orr.w	r3, r3, #2
 80052ee:	6313      	str	r3, [r2, #48]	; 0x30
 80052f0:	4b45      	ldr	r3, [pc, #276]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 80052f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f4:	f003 0302 	and.w	r3, r3, #2
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80052fc:	2330      	movs	r3, #48	; 0x30
 80052fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005300:	2302      	movs	r3, #2
 8005302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005304:	2300      	movs	r3, #0
 8005306:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005308:	2300      	movs	r3, #0
 800530a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800530c:	2302      	movs	r3, #2
 800530e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005310:	f107 031c 	add.w	r3, r7, #28
 8005314:	4619      	mov	r1, r3
 8005316:	483f      	ldr	r0, [pc, #252]	; (8005414 <HAL_TIM_MspPostInit+0x1a0>)
 8005318:	f002 fdbc 	bl	8007e94 <HAL_GPIO_Init>
}
 800531c:	e06d      	b.n	80053fa <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a3d      	ldr	r2, [pc, #244]	; (8005418 <HAL_TIM_MspPostInit+0x1a4>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d11f      	bne.n	8005368 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005328:	2300      	movs	r3, #0
 800532a:	613b      	str	r3, [r7, #16]
 800532c:	4b36      	ldr	r3, [pc, #216]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 800532e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005330:	4a35      	ldr	r2, [pc, #212]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 8005332:	f043 0308 	orr.w	r3, r3, #8
 8005336:	6313      	str	r3, [r2, #48]	; 0x30
 8005338:	4b33      	ldr	r3, [pc, #204]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 800533a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533c:	f003 0308 	and.w	r3, r3, #8
 8005340:	613b      	str	r3, [r7, #16]
 8005342:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005344:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800534a:	2302      	movs	r3, #2
 800534c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800534e:	2300      	movs	r3, #0
 8005350:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005352:	2300      	movs	r3, #0
 8005354:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005356:	2302      	movs	r3, #2
 8005358:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800535a:	f107 031c 	add.w	r3, r7, #28
 800535e:	4619      	mov	r1, r3
 8005360:	482e      	ldr	r0, [pc, #184]	; (800541c <HAL_TIM_MspPostInit+0x1a8>)
 8005362:	f002 fd97 	bl	8007e94 <HAL_GPIO_Init>
}
 8005366:	e048      	b.n	80053fa <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a2c      	ldr	r2, [pc, #176]	; (8005420 <HAL_TIM_MspPostInit+0x1ac>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d11f      	bne.n	80053b2 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005372:	2300      	movs	r3, #0
 8005374:	60fb      	str	r3, [r7, #12]
 8005376:	4b24      	ldr	r3, [pc, #144]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 8005378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537a:	4a23      	ldr	r2, [pc, #140]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 800537c:	f043 0302 	orr.w	r3, r3, #2
 8005380:	6313      	str	r3, [r2, #48]	; 0x30
 8005382:	4b21      	ldr	r3, [pc, #132]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 8005384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	60fb      	str	r3, [r7, #12]
 800538c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800538e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005394:	2302      	movs	r3, #2
 8005396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005398:	2300      	movs	r3, #0
 800539a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800539c:	2300      	movs	r3, #0
 800539e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80053a0:	2303      	movs	r3, #3
 80053a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053a4:	f107 031c 	add.w	r3, r7, #28
 80053a8:	4619      	mov	r1, r3
 80053aa:	481a      	ldr	r0, [pc, #104]	; (8005414 <HAL_TIM_MspPostInit+0x1a0>)
 80053ac:	f002 fd72 	bl	8007e94 <HAL_GPIO_Init>
}
 80053b0:	e023      	b.n	80053fa <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1b      	ldr	r2, [pc, #108]	; (8005424 <HAL_TIM_MspPostInit+0x1b0>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d11e      	bne.n	80053fa <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053bc:	2300      	movs	r3, #0
 80053be:	60bb      	str	r3, [r7, #8]
 80053c0:	4b11      	ldr	r3, [pc, #68]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 80053c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c4:	4a10      	ldr	r2, [pc, #64]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 80053c6:	f043 0302 	orr.w	r3, r3, #2
 80053ca:	6313      	str	r3, [r2, #48]	; 0x30
 80053cc:	4b0e      	ldr	r3, [pc, #56]	; (8005408 <HAL_TIM_MspPostInit+0x194>)
 80053ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	60bb      	str	r3, [r7, #8]
 80053d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80053d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053de:	2302      	movs	r3, #2
 80053e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053e2:	2300      	movs	r3, #0
 80053e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053e6:	2300      	movs	r3, #0
 80053e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80053ea:	2303      	movs	r3, #3
 80053ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053ee:	f107 031c 	add.w	r3, r7, #28
 80053f2:	4619      	mov	r1, r3
 80053f4:	4807      	ldr	r0, [pc, #28]	; (8005414 <HAL_TIM_MspPostInit+0x1a0>)
 80053f6:	f002 fd4d 	bl	8007e94 <HAL_GPIO_Init>
}
 80053fa:	bf00      	nop
 80053fc:	3730      	adds	r7, #48	; 0x30
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	40010000 	.word	0x40010000
 8005408:	40023800 	.word	0x40023800
 800540c:	40021000 	.word	0x40021000
 8005410:	40000400 	.word	0x40000400
 8005414:	40020400 	.word	0x40020400
 8005418:	40000800 	.word	0x40000800
 800541c:	40020c00 	.word	0x40020c00
 8005420:	40014400 	.word	0x40014400
 8005424:	40014800 	.word	0x40014800

08005428 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b08a      	sub	sp, #40	; 0x28
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005430:	f107 0314 	add.w	r3, r7, #20
 8005434:	2200      	movs	r2, #0
 8005436:	601a      	str	r2, [r3, #0]
 8005438:	605a      	str	r2, [r3, #4]
 800543a:	609a      	str	r2, [r3, #8]
 800543c:	60da      	str	r2, [r3, #12]
 800543e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a19      	ldr	r2, [pc, #100]	; (80054ac <HAL_UART_MspInit+0x84>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d12b      	bne.n	80054a2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800544a:	2300      	movs	r3, #0
 800544c:	613b      	str	r3, [r7, #16]
 800544e:	4b18      	ldr	r3, [pc, #96]	; (80054b0 <HAL_UART_MspInit+0x88>)
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	4a17      	ldr	r2, [pc, #92]	; (80054b0 <HAL_UART_MspInit+0x88>)
 8005454:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005458:	6413      	str	r3, [r2, #64]	; 0x40
 800545a:	4b15      	ldr	r3, [pc, #84]	; (80054b0 <HAL_UART_MspInit+0x88>)
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005462:	613b      	str	r3, [r7, #16]
 8005464:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005466:	2300      	movs	r3, #0
 8005468:	60fb      	str	r3, [r7, #12]
 800546a:	4b11      	ldr	r3, [pc, #68]	; (80054b0 <HAL_UART_MspInit+0x88>)
 800546c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546e:	4a10      	ldr	r2, [pc, #64]	; (80054b0 <HAL_UART_MspInit+0x88>)
 8005470:	f043 0308 	orr.w	r3, r3, #8
 8005474:	6313      	str	r3, [r2, #48]	; 0x30
 8005476:	4b0e      	ldr	r3, [pc, #56]	; (80054b0 <HAL_UART_MspInit+0x88>)
 8005478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547a:	f003 0308 	and.w	r3, r3, #8
 800547e:	60fb      	str	r3, [r7, #12]
 8005480:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005482:	2360      	movs	r3, #96	; 0x60
 8005484:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005486:	2302      	movs	r3, #2
 8005488:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800548a:	2300      	movs	r3, #0
 800548c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800548e:	2303      	movs	r3, #3
 8005490:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005492:	2307      	movs	r3, #7
 8005494:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005496:	f107 0314 	add.w	r3, r7, #20
 800549a:	4619      	mov	r1, r3
 800549c:	4805      	ldr	r0, [pc, #20]	; (80054b4 <HAL_UART_MspInit+0x8c>)
 800549e:	f002 fcf9 	bl	8007e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80054a2:	bf00      	nop
 80054a4:	3728      	adds	r7, #40	; 0x28
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	40004400 	.word	0x40004400
 80054b0:	40023800 	.word	0x40023800
 80054b4:	40020c00 	.word	0x40020c00

080054b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80054b8:	b480      	push	{r7}
 80054ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80054bc:	e7fe      	b.n	80054bc <NMI_Handler+0x4>

080054be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054be:	b480      	push	{r7}
 80054c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054c2:	e7fe      	b.n	80054c2 <HardFault_Handler+0x4>

080054c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054c4:	b480      	push	{r7}
 80054c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80054c8:	e7fe      	b.n	80054c8 <MemManage_Handler+0x4>

080054ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80054ca:	b480      	push	{r7}
 80054cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80054ce:	e7fe      	b.n	80054ce <BusFault_Handler+0x4>

080054d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80054d4:	e7fe      	b.n	80054d4 <UsageFault_Handler+0x4>

080054d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80054d6:	b480      	push	{r7}
 80054d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80054da:	bf00      	nop
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80054e8:	bf00      	nop
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80054f2:	b480      	push	{r7}
 80054f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80054f6:	bf00      	nop
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005504:	f001 fbd2 	bl	8006cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005508:	bf00      	nop
 800550a:	bd80      	pop	{r7, pc}

0800550c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005510:	2004      	movs	r0, #4
 8005512:	f002 fe9b 	bl	800824c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8005516:	bf00      	nop
 8005518:	bd80      	pop	{r7, pc}

0800551a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800551e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005522:	f002 fe93 	bl	800824c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005526:	bf00      	nop
 8005528:	bd80      	pop	{r7, pc}
	...

0800552c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005530:	4803      	ldr	r0, [pc, #12]	; (8005540 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8005532:	f006 feaa 	bl	800c28a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8005536:	4803      	ldr	r0, [pc, #12]	; (8005544 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8005538:	f006 fea7 	bl	800c28a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800553c:	bf00      	nop
 800553e:	bd80      	pop	{r7, pc}
 8005540:	2002d518 	.word	0x2002d518
 8005544:	2002d714 	.word	0x2002d714

08005548 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800554c:	4802      	ldr	r0, [pc, #8]	; (8005558 <SDIO_IRQHandler+0x10>)
 800554e:	f004 ff43 	bl	800a3d8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8005552:	bf00      	nop
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	2002d874 	.word	0x2002d874

0800555c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005560:	4802      	ldr	r0, [pc, #8]	; (800556c <TIM6_DAC_IRQHandler+0x10>)
 8005562:	f006 fe92 	bl	800c28a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005566:	bf00      	nop
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	2002d7f4 	.word	0x2002d7f4

08005570 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005574:	4802      	ldr	r0, [pc, #8]	; (8005580 <TIM7_IRQHandler+0x10>)
 8005576:	f006 fe88 	bl	800c28a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800557a:	bf00      	nop
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	2002d998 	.word	0x2002d998

08005584 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005588:	4802      	ldr	r0, [pc, #8]	; (8005594 <DMA2_Stream2_IRQHandler+0x10>)
 800558a:	f002 fa0f 	bl	80079ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800558e:	bf00      	nop
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	2002d938 	.word	0x2002d938

08005598 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800559c:	4802      	ldr	r0, [pc, #8]	; (80055a8 <DMA2_Stream3_IRQHandler+0x10>)
 800559e:	f002 fa05 	bl	80079ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80055a2:	bf00      	nop
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	2002d460 	.word	0x2002d460

080055ac <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80055b0:	4802      	ldr	r0, [pc, #8]	; (80055bc <DMA2_Stream6_IRQHandler+0x10>)
 80055b2:	f002 f9fb 	bl	80079ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80055b6:	bf00      	nop
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	2002d794 	.word	0x2002d794

080055c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055cc:	2300      	movs	r3, #0
 80055ce:	617b      	str	r3, [r7, #20]
 80055d0:	e00a      	b.n	80055e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80055d2:	f3af 8000 	nop.w
 80055d6:	4601      	mov	r1, r0
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	1c5a      	adds	r2, r3, #1
 80055dc:	60ba      	str	r2, [r7, #8]
 80055de:	b2ca      	uxtb	r2, r1
 80055e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	3301      	adds	r3, #1
 80055e6:	617b      	str	r3, [r7, #20]
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	dbf0      	blt.n	80055d2 <_read+0x12>
	}

return len;
 80055f0:	687b      	ldr	r3, [r7, #4]
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3718      	adds	r7, #24
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}

080055fa <_close>:
	}
	return len;
}

int _close(int file)
{
 80055fa:	b480      	push	{r7}
 80055fc:	b083      	sub	sp, #12
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
	return -1;
 8005602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005606:	4618      	mov	r0, r3
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr

08005612 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
 800561a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005622:	605a      	str	r2, [r3, #4]
	return 0;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	370c      	adds	r7, #12
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr

08005632 <_isatty>:

int _isatty(int file)
{
 8005632:	b480      	push	{r7}
 8005634:	b083      	sub	sp, #12
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
	return 1;
 800563a:	2301      	movs	r3, #1
}
 800563c:	4618      	mov	r0, r3
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
	return 0;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3714      	adds	r7, #20
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr
	...

08005664 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800566c:	4a14      	ldr	r2, [pc, #80]	; (80056c0 <_sbrk+0x5c>)
 800566e:	4b15      	ldr	r3, [pc, #84]	; (80056c4 <_sbrk+0x60>)
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005678:	4b13      	ldr	r3, [pc, #76]	; (80056c8 <_sbrk+0x64>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d102      	bne.n	8005686 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005680:	4b11      	ldr	r3, [pc, #68]	; (80056c8 <_sbrk+0x64>)
 8005682:	4a12      	ldr	r2, [pc, #72]	; (80056cc <_sbrk+0x68>)
 8005684:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005686:	4b10      	ldr	r3, [pc, #64]	; (80056c8 <_sbrk+0x64>)
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4413      	add	r3, r2
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	429a      	cmp	r2, r3
 8005692:	d207      	bcs.n	80056a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005694:	f00d f88e 	bl	80127b4 <__errno>
 8005698:	4602      	mov	r2, r0
 800569a:	230c      	movs	r3, #12
 800569c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800569e:	f04f 33ff 	mov.w	r3, #4294967295
 80056a2:	e009      	b.n	80056b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80056a4:	4b08      	ldr	r3, [pc, #32]	; (80056c8 <_sbrk+0x64>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80056aa:	4b07      	ldr	r3, [pc, #28]	; (80056c8 <_sbrk+0x64>)
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4413      	add	r3, r2
 80056b2:	4a05      	ldr	r2, [pc, #20]	; (80056c8 <_sbrk+0x64>)
 80056b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80056b6:	68fb      	ldr	r3, [r7, #12]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3718      	adds	r7, #24
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	20050000 	.word	0x20050000
 80056c4:	00000800 	.word	0x00000800
 80056c8:	20000234 	.word	0x20000234
 80056cc:	2002fae8 	.word	0x2002fae8

080056d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80056d0:	b480      	push	{r7}
 80056d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80056d4:	4b08      	ldr	r3, [pc, #32]	; (80056f8 <SystemInit+0x28>)
 80056d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056da:	4a07      	ldr	r2, [pc, #28]	; (80056f8 <SystemInit+0x28>)
 80056dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80056e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80056e4:	4b04      	ldr	r3, [pc, #16]	; (80056f8 <SystemInit+0x28>)
 80056e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80056ea:	609a      	str	r2, [r3, #8]
#endif
}
 80056ec:	bf00      	nop
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	e000ed00 	.word	0xe000ed00

080056fc <batteryLowMode>:
float mon_v, mon_w;
uint16_t mon_cnt;
float mon_zg;

void batteryLowMode()
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
	lcd_clear();
 8005700:	f7fb fcce 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8005704:	2100      	movs	r1, #0
 8005706:	2000      	movs	r0, #0
 8005708:	f7fb fcda 	bl	80010c0 <lcd_locate>
	lcd_printf("Battery");
 800570c:	4814      	ldr	r0, [pc, #80]	; (8005760 <batteryLowMode+0x64>)
 800570e:	f7fb fd01 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8005712:	2101      	movs	r1, #1
 8005714:	2000      	movs	r0, #0
 8005716:	f7fb fcd3 	bl	80010c0 <lcd_locate>
	lcd_printf("Low");
 800571a:	4812      	ldr	r0, [pc, #72]	; (8005764 <batteryLowMode+0x68>)
 800571c:	f7fb fcfa 	bl	8001114 <lcd_printf>

	while(1){
		led.fullColor('R');
 8005720:	2152      	movs	r1, #82	; 0x52
 8005722:	4811      	ldr	r0, [pc, #68]	; (8005768 <batteryLowMode+0x6c>)
 8005724:	f7fc fca6 	bl	8002074 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005728:	2064      	movs	r0, #100	; 0x64
 800572a:	f001 fadf 	bl	8006cec <HAL_Delay>
		led.fullColor('Y');
 800572e:	2159      	movs	r1, #89	; 0x59
 8005730:	480d      	ldr	r0, [pc, #52]	; (8005768 <batteryLowMode+0x6c>)
 8005732:	f7fc fc9f 	bl	8002074 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005736:	2064      	movs	r0, #100	; 0x64
 8005738:	f001 fad8 	bl	8006cec <HAL_Delay>

		if(joy_stick.getValue() == JOY_C){
 800573c:	480b      	ldr	r0, [pc, #44]	; (800576c <batteryLowMode+0x70>)
 800573e:	f7fc fc35 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005742:	4603      	mov	r3, r0
 8005744:	2b02      	cmp	r3, #2
 8005746:	bf0c      	ite	eq
 8005748:	2301      	moveq	r3, #1
 800574a:	2300      	movne	r3, #0
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0e6      	beq.n	8005720 <batteryLowMode+0x24>
			HAL_Delay(500);
 8005752:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005756:	f001 fac9 	bl	8006cec <HAL_Delay>
			break;
 800575a:	bf00      	nop
		}
	}
}
 800575c:	bf00      	nop
 800575e:	bd80      	pop	{r7, pc}
 8005760:	080178c0 	.word	0x080178c0
 8005764:	080178c8 	.word	0x080178c8
 8005768:	20000540 	.word	0x20000540
 800576c:	20000534 	.word	0x20000534

08005770 <cppInit>:

void cppInit(void)
{
 8005770:	b598      	push	{r3, r4, r7, lr}
 8005772:	af00      	add	r7, sp, #0
	lcd_init();
 8005774:	f7fb fc50 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8005778:	4840      	ldr	r0, [pc, #256]	; (800587c <cppInit+0x10c>)
 800577a:	f7fd fd55 	bl	8003228 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 800577e:	2064      	movs	r0, #100	; 0x64
 8005780:	f001 fab4 	bl	8006cec <HAL_Delay>
	power_sensor.updateValues();
 8005784:	483d      	ldr	r0, [pc, #244]	; (800587c <cppInit+0x10c>)
 8005786:	f7fd fd5f 	bl	8003248 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 800578a:	f7fb fc89 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 800578e:	2100      	movs	r1, #0
 8005790:	2000      	movs	r0, #0
 8005792:	f7fb fc95 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8005796:	483a      	ldr	r0, [pc, #232]	; (8005880 <cppInit+0x110>)
 8005798:	f7fb fcbc 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 800579c:	2101      	movs	r1, #1
 800579e:	2000      	movs	r0, #0
 80057a0:	f7fb fc8e 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 80057a4:	4835      	ldr	r0, [pc, #212]	; (800587c <cppInit+0x10c>)
 80057a6:	f7fd fd79 	bl	800329c <_ZN11PowerSensor17getButteryVoltageEv>
 80057aa:	ee10 3a10 	vmov	r3, s0
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fa fee2 	bl	8000578 <__aeabi_f2d>
 80057b4:	4603      	mov	r3, r0
 80057b6:	460c      	mov	r4, r1
 80057b8:	461a      	mov	r2, r3
 80057ba:	4623      	mov	r3, r4
 80057bc:	4831      	ldr	r0, [pc, #196]	; (8005884 <cppInit+0x114>)
 80057be:	f7fb fca9 	bl	8001114 <lcd_printf>

	if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed
 80057c2:	482e      	ldr	r0, [pc, #184]	; (800587c <cppInit+0x10c>)
 80057c4:	f7fd fd7c 	bl	80032c0 <_ZN11PowerSensor12butteryCheckEv>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d001      	beq.n	80057d2 <cppInit+0x62>
 80057ce:	f7ff ff95 	bl	80056fc <batteryLowMode>

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 80057d2:	482d      	ldr	r0, [pc, #180]	; (8005888 <cppInit+0x118>)
 80057d4:	f7fd f92e 	bl	8002a34 <_ZN6Logger10sdCardInitEv>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d007      	beq.n	80057ee <cppInit+0x7e>
		led.fullColor('G');
 80057de:	2147      	movs	r1, #71	; 0x47
 80057e0:	482a      	ldr	r0, [pc, #168]	; (800588c <cppInit+0x11c>)
 80057e2:	f7fc fc47 	bl	8002074 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80057e6:	2064      	movs	r0, #100	; 0x64
 80057e8:	f001 fa80 	bl	8006cec <HAL_Delay>
 80057ec:	e006      	b.n	80057fc <cppInit+0x8c>
	}
	else{ //sd mount fali
		led.fullColor('R');
 80057ee:	2152      	movs	r1, #82	; 0x52
 80057f0:	4826      	ldr	r0, [pc, #152]	; (800588c <cppInit+0x11c>)
 80057f2:	f7fc fc3f 	bl	8002074 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80057f6:	2064      	movs	r0, #100	; 0x64
 80057f8:	f001 fa78 	bl	8006cec <HAL_Delay>
	}

	line_sensor.ADCStart();
 80057fc:	4824      	ldr	r0, [pc, #144]	; (8005890 <cppInit+0x120>)
 80057fe:	f7fc fd95 	bl	800232c <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8005802:	4824      	ldr	r0, [pc, #144]	; (8005894 <cppInit+0x124>)
 8005804:	f7fd f9fe 	bl	8002c04 <_ZN5Motor4initEv>
	encoder.init();
 8005808:	4823      	ldr	r0, [pc, #140]	; (8005898 <cppInit+0x128>)
 800580a:	f7fb fcd7 	bl	80011bc <_ZN7Encoder4initEv>
	imu.init();
 800580e:	4823      	ldr	r0, [pc, #140]	; (800589c <cppInit+0x12c>)
 8005810:	f7fc f9aa 	bl	8001b68 <_ZN3IMU4initEv>
	line_trace.init();
 8005814:	4822      	ldr	r0, [pc, #136]	; (80058a0 <cppInit+0x130>)
 8005816:	f7fc ffc7 	bl	80027a8 <_ZN9LineTrace4initEv>

	//line_sensor.calibration();
	HAL_Delay(1000);
 800581a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800581e:	f001 fa65 	bl	8006cec <HAL_Delay>

	led.fullColor('M');
 8005822:	214d      	movs	r1, #77	; 0x4d
 8005824:	4819      	ldr	r0, [pc, #100]	; (800588c <cppInit+0x11c>)
 8005826:	f7fc fc25 	bl	8002074 <_ZN3LED9fullColorEc>
	imu.calibration();
 800582a:	481c      	ldr	r0, [pc, #112]	; (800589c <cppInit+0x12c>)
 800582c:	f7fc fabe 	bl	8001dac <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	line_trace.setGain(0.0005, 0.000002, 0);
 8005830:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 80058a4 <cppInit+0x134>
 8005834:	eddf 0a1c 	vldr	s1, [pc, #112]	; 80058a8 <cppInit+0x138>
 8005838:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 80058ac <cppInit+0x13c>
 800583c:	4818      	ldr	r0, [pc, #96]	; (80058a0 <cppInit+0x130>)
 800583e:	f7fc fff7 	bl	8002830 <_ZN9LineTrace7setGainEfff>

	//velocity_ctrl.setVelocityGain(1.5, 20, 0);
	velocity_ctrl.setVelocityGain(0, 0, 0);
 8005842:	ed9f 1a18 	vldr	s2, [pc, #96]	; 80058a4 <cppInit+0x134>
 8005846:	eddf 0a17 	vldr	s1, [pc, #92]	; 80058a4 <cppInit+0x134>
 800584a:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80058a4 <cppInit+0x134>
 800584e:	4818      	ldr	r0, [pc, #96]	; (80058b0 <cppInit+0x140>)
 8005850:	f7fe f8d6 	bl	8003a00 <_ZN12VelocityCtrl15setVelocityGainEfff>
	velocity_ctrl.setOmegaGain(0.05, 7, 0);
 8005854:	ed9f 1a13 	vldr	s2, [pc, #76]	; 80058a4 <cppInit+0x134>
 8005858:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 800585c:	ed9f 0a15 	vldr	s0, [pc, #84]	; 80058b4 <cppInit+0x144>
 8005860:	4813      	ldr	r0, [pc, #76]	; (80058b0 <cppInit+0x140>)
 8005862:	f7fe f8e6 	bl	8003a32 <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.51189, 8.724, 0.00);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	encoder.clearDistance();
 8005866:	480c      	ldr	r0, [pc, #48]	; (8005898 <cppInit+0x128>)
 8005868:	f7fb fd96 	bl	8001398 <_ZN7Encoder13clearDistanceEv>
	odometry.clearPotition();
 800586c:	4812      	ldr	r0, [pc, #72]	; (80058b8 <cppInit+0x148>)
 800586e:	f7fd fba8 	bl	8002fc2 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8005872:	4812      	ldr	r0, [pc, #72]	; (80058bc <cppInit+0x14c>)
 8005874:	f7fd fc40 	bl	80030f8 <_ZN13PathFollowing4initEv>

}
 8005878:	bf00      	nop
 800587a:	bd98      	pop	{r3, r4, r7, pc}
 800587c:	20000544 	.word	0x20000544
 8005880:	080178cc 	.word	0x080178cc
 8005884:	080178d4 	.word	0x080178d4
 8005888:	200005a4 	.word	0x200005a4
 800588c:	20000540 	.word	0x20000540
 8005890:	20000238 	.word	0x20000238
 8005894:	2000053c 	.word	0x2000053c
 8005898:	20013660 	.word	0x20013660
 800589c:	20000550 	.word	0x20000550
 80058a0:	200136d0 	.word	0x200136d0
 80058a4:	00000000 	.word	0x00000000
 80058a8:	360637bd 	.word	0x360637bd
 80058ac:	3a03126f 	.word	0x3a03126f
 80058b0:	20013690 	.word	0x20013690
 80058b4:	3d4ccccd 	.word	0x3d4ccccd
 80058b8:	20013738 	.word	0x20013738
 80058bc:	20013978 	.word	0x20013978

080058c0 <cppFlip1ms>:

void cppFlip1ms(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 80058c4:	4821      	ldr	r0, [pc, #132]	; (800594c <cppFlip1ms+0x8c>)
 80058c6:	f7fc fd8f 	bl	80023e8 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 80058ca:	4821      	ldr	r0, [pc, #132]	; (8005950 <cppFlip1ms+0x90>)
 80058cc:	f7fc f9a8 	bl	8001c20 <_ZN3IMU12updateValuesEv>
	mon_zg = imu.getOmega();
 80058d0:	481f      	ldr	r0, [pc, #124]	; (8005950 <cppFlip1ms+0x90>)
 80058d2:	f7fc fa21 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 80058d6:	eef0 7a40 	vmov.f32	s15, s0
 80058da:	4b1e      	ldr	r3, [pc, #120]	; (8005954 <cppFlip1ms+0x94>)
 80058dc:	edc3 7a00 	vstr	s15, [r3]
	encoder.updateCnt();
 80058e0:	481d      	ldr	r0, [pc, #116]	; (8005958 <cppFlip1ms+0x98>)
 80058e2:	f7fb fc8d 	bl	8001200 <_ZN7Encoder9updateCntEv>

	line_trace.flip();
 80058e6:	481d      	ldr	r0, [pc, #116]	; (800595c <cppFlip1ms+0x9c>)
 80058e8:	f7fd f822 	bl	8002930 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 80058ec:	481c      	ldr	r0, [pc, #112]	; (8005960 <cppFlip1ms+0xa0>)
 80058ee:	f7fe f8b9 	bl	8003a64 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 80058f2:	481c      	ldr	r0, [pc, #112]	; (8005964 <cppFlip1ms+0xa4>)
 80058f4:	f7fd fb5a 	bl	8002fac <_ZN8Odometry4flipEv>

	motor.motorCtrl();
 80058f8:	481b      	ldr	r0, [pc, #108]	; (8005968 <cppFlip1ms+0xa8>)
 80058fa:	f7fd f995 	bl	8002c28 <_ZN5Motor9motorCtrlEv>

	logger.storeLog(imu.getOmega());
 80058fe:	4814      	ldr	r0, [pc, #80]	; (8005950 <cppFlip1ms+0x90>)
 8005900:	f7fc fa0a 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 8005904:	eef0 7a40 	vmov.f32	s15, s0
 8005908:	eeb0 0a67 	vmov.f32	s0, s15
 800590c:	4817      	ldr	r0, [pc, #92]	; (800596c <cppFlip1ms+0xac>)
 800590e:	f7fd f8d9 	bl	8002ac4 <_ZN6Logger8storeLogEf>

	static uint16_t twice_cnt;
	twice_cnt++;
 8005912:	4b17      	ldr	r3, [pc, #92]	; (8005970 <cppFlip1ms+0xb0>)
 8005914:	881b      	ldrh	r3, [r3, #0]
 8005916:	3301      	adds	r3, #1
 8005918:	b29a      	uxth	r2, r3
 800591a:	4b15      	ldr	r3, [pc, #84]	; (8005970 <cppFlip1ms+0xb0>)
 800591c:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 4){
 800591e:	4b14      	ldr	r3, [pc, #80]	; (8005970 <cppFlip1ms+0xb0>)
 8005920:	881b      	ldrh	r3, [r3, #0]
 8005922:	2b03      	cmp	r3, #3
 8005924:	d90c      	bls.n	8005940 <cppFlip1ms+0x80>
		sys_ident.outputStore(imu.getOmega());
 8005926:	480a      	ldr	r0, [pc, #40]	; (8005950 <cppFlip1ms+0x90>)
 8005928:	f7fc f9f6 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 800592c:	eef0 7a40 	vmov.f32	s15, s0
 8005930:	eeb0 0a67 	vmov.f32	s0, s15
 8005934:	480f      	ldr	r0, [pc, #60]	; (8005974 <cppFlip1ms+0xb4>)
 8005936:	f7fd fddd 	bl	80034f4 <_ZN20SystemIdentification11outputStoreEf>
		twice_cnt = 0;
 800593a:	4b0d      	ldr	r3, [pc, #52]	; (8005970 <cppFlip1ms+0xb0>)
 800593c:	2200      	movs	r2, #0
 800593e:	801a      	strh	r2, [r3, #0]
		encoder.clearTotalCnt();
		odometry.clearPotition();
	}
	*/

	encoder.clearCnt();
 8005940:	4805      	ldr	r0, [pc, #20]	; (8005958 <cppFlip1ms+0x98>)
 8005942:	f7fb fd39 	bl	80013b8 <_ZN7Encoder8clearCntEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8005946:	bf00      	nop
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	20000238 	.word	0x20000238
 8005950:	20000550 	.word	0x20000550
 8005954:	2002b0a4 	.word	0x2002b0a4
 8005958:	20013660 	.word	0x20013660
 800595c:	200136d0 	.word	0x200136d0
 8005960:	20013690 	.word	0x20013690
 8005964:	20013738 	.word	0x20013738
 8005968:	2000053c 	.word	0x2000053c
 800596c:	200005a4 	.word	0x200005a4
 8005970:	2002b0a8 	.word	0x2002b0a8
 8005974:	20013768 	.word	0x20013768

08005978 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 800597c:	480a      	ldr	r0, [pc, #40]	; (80059a8 <cppFlip100ns+0x30>)
 800597e:	f7fc fce5 	bl	800234c <_ZN10LineSensor17storeSensorValuesEv>

	static uint8_t cnt;
	cnt++;
 8005982:	4b0a      	ldr	r3, [pc, #40]	; (80059ac <cppFlip100ns+0x34>)
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	3301      	adds	r3, #1
 8005988:	b2da      	uxtb	r2, r3
 800598a:	4b08      	ldr	r3, [pc, #32]	; (80059ac <cppFlip100ns+0x34>)
 800598c:	701a      	strb	r2, [r3, #0]
	if(cnt >= 2){ //200ns
 800598e:	4b07      	ldr	r3, [pc, #28]	; (80059ac <cppFlip100ns+0x34>)
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d905      	bls.n	80059a2 <cppFlip100ns+0x2a>
		cnt = 0;
 8005996:	4b05      	ldr	r3, [pc, #20]	; (80059ac <cppFlip100ns+0x34>)
 8005998:	2200      	movs	r2, #0
 800599a:	701a      	strb	r2, [r3, #0]
		imu.storeValues();
 800599c:	4804      	ldr	r0, [pc, #16]	; (80059b0 <cppFlip100ns+0x38>)
 800599e:	f7fc f8f7 	bl	8001b90 <_ZN3IMU11storeValuesEv>
	}
}
 80059a2:	bf00      	nop
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	20000238 	.word	0x20000238
 80059ac:	2002b0aa 	.word	0x2002b0aa
 80059b0:	20000550 	.word	0x20000550

080059b4 <cppFlip10ms>:

void cppFlip10ms(void)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 80059b8:	4b0a      	ldr	r3, [pc, #40]	; (80059e4 <cppFlip10ms+0x30>)
 80059ba:	881b      	ldrh	r3, [r3, #0]
 80059bc:	3301      	adds	r3, #1
 80059be:	b29a      	uxth	r2, r3
 80059c0:	4b08      	ldr	r3, [pc, #32]	; (80059e4 <cppFlip10ms+0x30>)
 80059c2:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 4){
 80059c4:	4b07      	ldr	r3, [pc, #28]	; (80059e4 <cppFlip10ms+0x30>)
 80059c6:	881b      	ldrh	r3, [r3, #0]
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d905      	bls.n	80059d8 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 80059cc:	4806      	ldr	r0, [pc, #24]	; (80059e8 <cppFlip10ms+0x34>)
 80059ce:	f7fd fdbb 	bl	8003548 <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 80059d2:	4b04      	ldr	r3, [pc, #16]	; (80059e4 <cppFlip10ms+0x30>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 80059d8:	4b02      	ldr	r3, [pc, #8]	; (80059e4 <cppFlip10ms+0x30>)
 80059da:	881a      	ldrh	r2, [r3, #0]
 80059dc:	4b03      	ldr	r3, [pc, #12]	; (80059ec <cppFlip10ms+0x38>)
 80059de:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 80059e0:	bf00      	nop
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	2002b0ac 	.word	0x2002b0ac
 80059e8:	20013768 	.word	0x20013768
 80059ec:	2002b0a0 	.word	0x2002b0a0

080059f0 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	4603      	mov	r3, r0
 80059f8:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 80059fa:	88fb      	ldrh	r3, [r7, #6]
 80059fc:	4619      	mov	r1, r3
 80059fe:	4803      	ldr	r0, [pc, #12]	; (8005a0c <cppExit+0x1c>)
 8005a00:	f7fd fcea 	bl	80033d8 <_ZN10SideSensor12updateStatusEt>
}
 8005a04:	bf00      	nop
 8005a06:	3708      	adds	r7, #8
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	20000530 	.word	0x20000530

08005a10 <cppLoop>:

void cppLoop(void)
{
 8005a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a12:	b091      	sub	sp, #68	; 0x44
 8005a14:	af02      	add	r7, sp, #8
	switch(rotary_switch.getValue()){
 8005a16:	48b8      	ldr	r0, [pc, #736]	; (8005cf8 <cppLoop+0x2e8>)
 8005a18:	f7fd fc84 	bl	8003324 <_ZN12RotarySwitch8getValueEv>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b0f      	cmp	r3, #15
 8005a20:	f201 8038 	bhi.w	8006a94 <cppLoop+0x1084>
 8005a24:	a201      	add	r2, pc, #4	; (adr r2, 8005a2c <cppLoop+0x1c>)
 8005a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2a:	bf00      	nop
 8005a2c:	08005a6d 	.word	0x08005a6d
 8005a30:	08005f45 	.word	0x08005f45
 8005a34:	08006019 	.word	0x08006019
 8005a38:	0800608f 	.word	0x0800608f
 8005a3c:	08006149 	.word	0x08006149
 8005a40:	080061d7 	.word	0x080061d7
 8005a44:	080062a5 	.word	0x080062a5
 8005a48:	080063c9 	.word	0x080063c9
 8005a4c:	08006469 	.word	0x08006469
 8005a50:	08006909 	.word	0x08006909
 8005a54:	08006a05 	.word	0x08006a05
 8005a58:	08006a95 	.word	0x08006a95
 8005a5c:	08006a95 	.word	0x08006a95
 8005a60:	08006a95 	.word	0x08006a95
 8005a64:	08006a95 	.word	0x08006a95
 8005a68:	08006a95 	.word	0x08006a95
	static int16_t selector;

	case 0:
		lcd_clear();
 8005a6c:	f7fb fb18 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005a70:	2100      	movs	r1, #0
 8005a72:	2000      	movs	r0, #0
 8005a74:	f7fb fb24 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKpV()*1000);
 8005a78:	48a0      	ldr	r0, [pc, #640]	; (8005cfc <cppLoop+0x2ec>)
 8005a7a:	f7fc ff0b 	bl	8002894 <_ZN9LineTrace6getKpVEv>
 8005a7e:	eeb0 7a40 	vmov.f32	s14, s0
 8005a82:	eddf 7a9f 	vldr	s15, [pc, #636]	; 8005d00 <cppLoop+0x2f0>
 8005a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a8a:	ee17 0a90 	vmov	r0, s15
 8005a8e:	f7fa fd73 	bl	8000578 <__aeabi_f2d>
 8005a92:	4603      	mov	r3, r0
 8005a94:	460c      	mov	r4, r1
 8005a96:	461a      	mov	r2, r3
 8005a98:	4623      	mov	r3, r4
 8005a9a:	489a      	ldr	r0, [pc, #616]	; (8005d04 <cppLoop+0x2f4>)
 8005a9c:	f7fb fb3a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	2000      	movs	r0, #0
 8005aa4:	f7fb fb0c 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKiV()*1000, line_trace.getKdV()*1000);
 8005aa8:	4894      	ldr	r0, [pc, #592]	; (8005cfc <cppLoop+0x2ec>)
 8005aaa:	f7fc ff02 	bl	80028b2 <_ZN9LineTrace6getKiVEv>
 8005aae:	eeb0 7a40 	vmov.f32	s14, s0
 8005ab2:	eddf 7a93 	vldr	s15, [pc, #588]	; 8005d00 <cppLoop+0x2f0>
 8005ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aba:	ee17 0a90 	vmov	r0, s15
 8005abe:	f7fa fd5b 	bl	8000578 <__aeabi_f2d>
 8005ac2:	4605      	mov	r5, r0
 8005ac4:	460e      	mov	r6, r1
 8005ac6:	488d      	ldr	r0, [pc, #564]	; (8005cfc <cppLoop+0x2ec>)
 8005ac8:	f7fc ff02 	bl	80028d0 <_ZN9LineTrace6getKdVEv>
 8005acc:	eeb0 7a40 	vmov.f32	s14, s0
 8005ad0:	eddf 7a8b 	vldr	s15, [pc, #556]	; 8005d00 <cppLoop+0x2f0>
 8005ad4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ad8:	ee17 0a90 	vmov	r0, s15
 8005adc:	f7fa fd4c 	bl	8000578 <__aeabi_f2d>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	e9cd 3400 	strd	r3, r4, [sp]
 8005ae8:	462a      	mov	r2, r5
 8005aea:	4633      	mov	r3, r6
 8005aec:	4886      	ldr	r0, [pc, #536]	; (8005d08 <cppLoop+0x2f8>)
 8005aee:	f7fb fb11 	bl	8001114 <lcd_printf>

		static double adj_kp_v = line_trace.getKpV();
 8005af2:	4b86      	ldr	r3, [pc, #536]	; (8005d0c <cppLoop+0x2fc>)
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	f3bf 8f5b 	dmb	ish
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	bf0c      	ite	eq
 8005b04:	2301      	moveq	r3, #1
 8005b06:	2300      	movne	r3, #0
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d01a      	beq.n	8005b44 <cppLoop+0x134>
 8005b0e:	487f      	ldr	r0, [pc, #508]	; (8005d0c <cppLoop+0x2fc>)
 8005b10:	f00b fde9 	bl	80116e6 <__cxa_guard_acquire>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	bf14      	ite	ne
 8005b1a:	2301      	movne	r3, #1
 8005b1c:	2300      	moveq	r3, #0
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d00f      	beq.n	8005b44 <cppLoop+0x134>
 8005b24:	4875      	ldr	r0, [pc, #468]	; (8005cfc <cppLoop+0x2ec>)
 8005b26:	f7fc feb5 	bl	8002894 <_ZN9LineTrace6getKpVEv>
 8005b2a:	ee10 3a10 	vmov	r3, s0
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fa fd22 	bl	8000578 <__aeabi_f2d>
 8005b34:	4603      	mov	r3, r0
 8005b36:	460c      	mov	r4, r1
 8005b38:	4a75      	ldr	r2, [pc, #468]	; (8005d10 <cppLoop+0x300>)
 8005b3a:	e9c2 3400 	strd	r3, r4, [r2]
 8005b3e:	4873      	ldr	r0, [pc, #460]	; (8005d0c <cppLoop+0x2fc>)
 8005b40:	f00b fddd 	bl	80116fe <__cxa_guard_release>
		static double adj_ki_v = line_trace.getKiV();
 8005b44:	4b73      	ldr	r3, [pc, #460]	; (8005d14 <cppLoop+0x304>)
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	f3bf 8f5b 	dmb	ish
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	f003 0301 	and.w	r3, r3, #1
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	bf0c      	ite	eq
 8005b56:	2301      	moveq	r3, #1
 8005b58:	2300      	movne	r3, #0
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d01a      	beq.n	8005b96 <cppLoop+0x186>
 8005b60:	486c      	ldr	r0, [pc, #432]	; (8005d14 <cppLoop+0x304>)
 8005b62:	f00b fdc0 	bl	80116e6 <__cxa_guard_acquire>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	bf14      	ite	ne
 8005b6c:	2301      	movne	r3, #1
 8005b6e:	2300      	moveq	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00f      	beq.n	8005b96 <cppLoop+0x186>
 8005b76:	4861      	ldr	r0, [pc, #388]	; (8005cfc <cppLoop+0x2ec>)
 8005b78:	f7fc fe9b 	bl	80028b2 <_ZN9LineTrace6getKiVEv>
 8005b7c:	ee10 3a10 	vmov	r3, s0
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7fa fcf9 	bl	8000578 <__aeabi_f2d>
 8005b86:	4603      	mov	r3, r0
 8005b88:	460c      	mov	r4, r1
 8005b8a:	4a63      	ldr	r2, [pc, #396]	; (8005d18 <cppLoop+0x308>)
 8005b8c:	e9c2 3400 	strd	r3, r4, [r2]
 8005b90:	4860      	ldr	r0, [pc, #384]	; (8005d14 <cppLoop+0x304>)
 8005b92:	f00b fdb4 	bl	80116fe <__cxa_guard_release>
		static double adj_kd_v = line_trace.getKdV();
 8005b96:	4b61      	ldr	r3, [pc, #388]	; (8005d1c <cppLoop+0x30c>)
 8005b98:	781b      	ldrb	r3, [r3, #0]
 8005b9a:	f3bf 8f5b 	dmb	ish
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	bf0c      	ite	eq
 8005ba8:	2301      	moveq	r3, #1
 8005baa:	2300      	movne	r3, #0
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d01a      	beq.n	8005be8 <cppLoop+0x1d8>
 8005bb2:	485a      	ldr	r0, [pc, #360]	; (8005d1c <cppLoop+0x30c>)
 8005bb4:	f00b fd97 	bl	80116e6 <__cxa_guard_acquire>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	bf14      	ite	ne
 8005bbe:	2301      	movne	r3, #1
 8005bc0:	2300      	moveq	r3, #0
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00f      	beq.n	8005be8 <cppLoop+0x1d8>
 8005bc8:	484c      	ldr	r0, [pc, #304]	; (8005cfc <cppLoop+0x2ec>)
 8005bca:	f7fc fe81 	bl	80028d0 <_ZN9LineTrace6getKdVEv>
 8005bce:	ee10 3a10 	vmov	r3, s0
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f7fa fcd0 	bl	8000578 <__aeabi_f2d>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	460c      	mov	r4, r1
 8005bdc:	4a50      	ldr	r2, [pc, #320]	; (8005d20 <cppLoop+0x310>)
 8005bde:	e9c2 3400 	strd	r3, r4, [r2]
 8005be2:	484e      	ldr	r0, [pc, #312]	; (8005d1c <cppLoop+0x30c>)
 8005be4:	f00b fd8b 	bl	80116fe <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 8005be8:	484e      	ldr	r0, [pc, #312]	; (8005d24 <cppLoop+0x314>)
 8005bea:	f7fc f9df 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	bf0c      	ite	eq
 8005bf4:	2301      	moveq	r3, #1
 8005bf6:	2300      	movne	r3, #0
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d022      	beq.n	8005c44 <cppLoop+0x234>
			led.LR(-1, 1);
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f04f 31ff 	mov.w	r1, #4294967295
 8005c04:	4848      	ldr	r0, [pc, #288]	; (8005d28 <cppLoop+0x318>)
 8005c06:	f7fc faf1 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005c0a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005c0e:	f001 f86d 	bl	8006cec <HAL_Delay>

			selector++;
 8005c12:	4b46      	ldr	r3, [pc, #280]	; (8005d2c <cppLoop+0x31c>)
 8005c14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	b21a      	sxth	r2, r3
 8005c20:	4b42      	ldr	r3, [pc, #264]	; (8005d2c <cppLoop+0x31c>)
 8005c22:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8005c24:	4b41      	ldr	r3, [pc, #260]	; (8005d2c <cppLoop+0x31c>)
 8005c26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	dd02      	ble.n	8005c34 <cppLoop+0x224>
 8005c2e:	4b3f      	ldr	r3, [pc, #252]	; (8005d2c <cppLoop+0x31c>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8005c34:	2200      	movs	r2, #0
 8005c36:	f04f 31ff 	mov.w	r1, #4294967295
 8005c3a:	483b      	ldr	r0, [pc, #236]	; (8005d28 <cppLoop+0x318>)
 8005c3c:	f7fc fad6 	bl	80021ec <_ZN3LED2LREaa>
			sd_write_array_double("Params", "kd_v.txt", 1, &adj_kd_v, OVER_WRITE);
			line_trace.setVeloGain(adj_kp_v, adj_ki_v, adj_kd_v);

			led.LR(-1, 0);
		}
		break;
 8005c40:	f000 bf2a 	b.w	8006a98 <cppLoop+0x1088>
		else if(joy_stick.getValue() == JOY_R){
 8005c44:	4837      	ldr	r0, [pc, #220]	; (8005d24 <cppLoop+0x314>)
 8005c46:	f7fc f9b1 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b10      	cmp	r3, #16
 8005c4e:	bf0c      	ite	eq
 8005c50:	2301      	moveq	r3, #1
 8005c52:	2300      	movne	r3, #0
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d06a      	beq.n	8005d30 <cppLoop+0x320>
			led.LR(-1, 1);
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8005c60:	4831      	ldr	r0, [pc, #196]	; (8005d28 <cppLoop+0x318>)
 8005c62:	f7fc fac3 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005c66:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005c6a:	f001 f83f 	bl	8006cec <HAL_Delay>
			if(selector == 0){
 8005c6e:	4b2f      	ldr	r3, [pc, #188]	; (8005d2c <cppLoop+0x31c>)
 8005c70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10d      	bne.n	8005c94 <cppLoop+0x284>
				adj_kp_v = adj_kp_v + 0.00001;
 8005c78:	4b25      	ldr	r3, [pc, #148]	; (8005d10 <cppLoop+0x300>)
 8005c7a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005c7e:	a31c      	add	r3, pc, #112	; (adr r3, 8005cf0 <cppLoop+0x2e0>)
 8005c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c84:	f7fa fb1a 	bl	80002bc <__adddf3>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	460c      	mov	r4, r1
 8005c8c:	4a20      	ldr	r2, [pc, #128]	; (8005d10 <cppLoop+0x300>)
 8005c8e:	e9c2 3400 	strd	r3, r4, [r2]
 8005c92:	e01f      	b.n	8005cd4 <cppLoop+0x2c4>
			else if(selector == 1){
 8005c94:	4b25      	ldr	r3, [pc, #148]	; (8005d2c <cppLoop+0x31c>)
 8005c96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d10d      	bne.n	8005cba <cppLoop+0x2aa>
				adj_ki_v = adj_ki_v + 0.00001;
 8005c9e:	4b1e      	ldr	r3, [pc, #120]	; (8005d18 <cppLoop+0x308>)
 8005ca0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005ca4:	a312      	add	r3, pc, #72	; (adr r3, 8005cf0 <cppLoop+0x2e0>)
 8005ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005caa:	f7fa fb07 	bl	80002bc <__adddf3>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	460c      	mov	r4, r1
 8005cb2:	4a19      	ldr	r2, [pc, #100]	; (8005d18 <cppLoop+0x308>)
 8005cb4:	e9c2 3400 	strd	r3, r4, [r2]
 8005cb8:	e00c      	b.n	8005cd4 <cppLoop+0x2c4>
				adj_kd_v = adj_kd_v + 0.00001;
 8005cba:	4b19      	ldr	r3, [pc, #100]	; (8005d20 <cppLoop+0x310>)
 8005cbc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005cc0:	a30b      	add	r3, pc, #44	; (adr r3, 8005cf0 <cppLoop+0x2e0>)
 8005cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc6:	f7fa faf9 	bl	80002bc <__adddf3>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	460c      	mov	r4, r1
 8005cce:	4a14      	ldr	r2, [pc, #80]	; (8005d20 <cppLoop+0x310>)
 8005cd0:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 8005cd4:	2152      	movs	r1, #82	; 0x52
 8005cd6:	4814      	ldr	r0, [pc, #80]	; (8005d28 <cppLoop+0x318>)
 8005cd8:	f7fc f9cc 	bl	8002074 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f04f 31ff 	mov.w	r1, #4294967295
 8005ce2:	4811      	ldr	r0, [pc, #68]	; (8005d28 <cppLoop+0x318>)
 8005ce4:	f7fc fa82 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8005ce8:	f000 bed6 	b.w	8006a98 <cppLoop+0x1088>
 8005cec:	f3af 8000 	nop.w
 8005cf0:	88e368f1 	.word	0x88e368f1
 8005cf4:	3ee4f8b5 	.word	0x3ee4f8b5
 8005cf8:	20000538 	.word	0x20000538
 8005cfc:	200136d0 	.word	0x200136d0
 8005d00:	447a0000 	.word	0x447a0000
 8005d04:	080178d8 	.word	0x080178d8
 8005d08:	080178e4 	.word	0x080178e4
 8005d0c:	2002b0b8 	.word	0x2002b0b8
 8005d10:	2002b0b0 	.word	0x2002b0b0
 8005d14:	2002b0c8 	.word	0x2002b0c8
 8005d18:	2002b0c0 	.word	0x2002b0c0
 8005d1c:	2002b0d8 	.word	0x2002b0d8
 8005d20:	2002b0d0 	.word	0x2002b0d0
 8005d24:	20000534 	.word	0x20000534
 8005d28:	20000540 	.word	0x20000540
 8005d2c:	2002b0ae 	.word	0x2002b0ae
		else if(joy_stick.getValue() == JOY_L){
 8005d30:	48a9      	ldr	r0, [pc, #676]	; (8005fd8 <cppLoop+0x5c8>)
 8005d32:	f7fc f93b 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	bf0c      	ite	eq
 8005d3c:	2301      	moveq	r3, #1
 8005d3e:	2300      	movne	r3, #0
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d048      	beq.n	8005dd8 <cppLoop+0x3c8>
			led.LR(-1, 1);
 8005d46:	2201      	movs	r2, #1
 8005d48:	f04f 31ff 	mov.w	r1, #4294967295
 8005d4c:	48a3      	ldr	r0, [pc, #652]	; (8005fdc <cppLoop+0x5cc>)
 8005d4e:	f7fc fa4d 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005d52:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005d56:	f000 ffc9 	bl	8006cec <HAL_Delay>
			if(selector == 0){
 8005d5a:	4ba1      	ldr	r3, [pc, #644]	; (8005fe0 <cppLoop+0x5d0>)
 8005d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10d      	bne.n	8005d80 <cppLoop+0x370>
				adj_kp_v = adj_kp_v - 0.00001;
 8005d64:	4b9f      	ldr	r3, [pc, #636]	; (8005fe4 <cppLoop+0x5d4>)
 8005d66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005d6a:	a399      	add	r3, pc, #612	; (adr r3, 8005fd0 <cppLoop+0x5c0>)
 8005d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d70:	f7fa faa2 	bl	80002b8 <__aeabi_dsub>
 8005d74:	4603      	mov	r3, r0
 8005d76:	460c      	mov	r4, r1
 8005d78:	4a9a      	ldr	r2, [pc, #616]	; (8005fe4 <cppLoop+0x5d4>)
 8005d7a:	e9c2 3400 	strd	r3, r4, [r2]
 8005d7e:	e01f      	b.n	8005dc0 <cppLoop+0x3b0>
			else if(selector == 1){
 8005d80:	4b97      	ldr	r3, [pc, #604]	; (8005fe0 <cppLoop+0x5d0>)
 8005d82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d10d      	bne.n	8005da6 <cppLoop+0x396>
				adj_ki_v = adj_ki_v - 0.00001;
 8005d8a:	4b97      	ldr	r3, [pc, #604]	; (8005fe8 <cppLoop+0x5d8>)
 8005d8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005d90:	a38f      	add	r3, pc, #572	; (adr r3, 8005fd0 <cppLoop+0x5c0>)
 8005d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d96:	f7fa fa8f 	bl	80002b8 <__aeabi_dsub>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	4a92      	ldr	r2, [pc, #584]	; (8005fe8 <cppLoop+0x5d8>)
 8005da0:	e9c2 3400 	strd	r3, r4, [r2]
 8005da4:	e00c      	b.n	8005dc0 <cppLoop+0x3b0>
				adj_kd_v = adj_kd_v - 0.00001;
 8005da6:	4b91      	ldr	r3, [pc, #580]	; (8005fec <cppLoop+0x5dc>)
 8005da8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005dac:	a388      	add	r3, pc, #544	; (adr r3, 8005fd0 <cppLoop+0x5c0>)
 8005dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db2:	f7fa fa81 	bl	80002b8 <__aeabi_dsub>
 8005db6:	4603      	mov	r3, r0
 8005db8:	460c      	mov	r4, r1
 8005dba:	4a8c      	ldr	r2, [pc, #560]	; (8005fec <cppLoop+0x5dc>)
 8005dbc:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 8005dc0:	2152      	movs	r1, #82	; 0x52
 8005dc2:	4886      	ldr	r0, [pc, #536]	; (8005fdc <cppLoop+0x5cc>)
 8005dc4:	f7fc f956 	bl	8002074 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f04f 31ff 	mov.w	r1, #4294967295
 8005dce:	4883      	ldr	r0, [pc, #524]	; (8005fdc <cppLoop+0x5cc>)
 8005dd0:	f7fc fa0c 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8005dd4:	f000 be60 	b.w	8006a98 <cppLoop+0x1088>
		else if(joy_stick.getValue() == JOY_D){
 8005dd8:	487f      	ldr	r0, [pc, #508]	; (8005fd8 <cppLoop+0x5c8>)
 8005dda:	f7fc f8e7 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b04      	cmp	r3, #4
 8005de2:	bf0c      	ite	eq
 8005de4:	2301      	moveq	r3, #1
 8005de6:	2300      	movne	r3, #0
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d053      	beq.n	8005e96 <cppLoop+0x486>
			led.LR(-1, 1);
 8005dee:	2201      	movs	r2, #1
 8005df0:	f04f 31ff 	mov.w	r1, #4294967295
 8005df4:	4879      	ldr	r0, [pc, #484]	; (8005fdc <cppLoop+0x5cc>)
 8005df6:	f7fc f9f9 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005dfa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005dfe:	f000 ff75 	bl	8006cec <HAL_Delay>
			sd_read_array_double("Params", "kp_v.txt", 1, &temp_kp_v);
 8005e02:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005e06:	2201      	movs	r2, #1
 8005e08:	4979      	ldr	r1, [pc, #484]	; (8005ff0 <cppLoop+0x5e0>)
 8005e0a:	487a      	ldr	r0, [pc, #488]	; (8005ff4 <cppLoop+0x5e4>)
 8005e0c:	f7fb fc58 	bl	80016c0 <sd_read_array_double>
			sd_read_array_double("Params", "ki_v.txt", 1, &temp_ki_v);
 8005e10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e14:	2201      	movs	r2, #1
 8005e16:	4978      	ldr	r1, [pc, #480]	; (8005ff8 <cppLoop+0x5e8>)
 8005e18:	4876      	ldr	r0, [pc, #472]	; (8005ff4 <cppLoop+0x5e4>)
 8005e1a:	f7fb fc51 	bl	80016c0 <sd_read_array_double>
			sd_read_array_double("Params", "kd_v.txt", 1, &temp_kd_v);
 8005e1e:	f107 0320 	add.w	r3, r7, #32
 8005e22:	2201      	movs	r2, #1
 8005e24:	4975      	ldr	r1, [pc, #468]	; (8005ffc <cppLoop+0x5ec>)
 8005e26:	4873      	ldr	r0, [pc, #460]	; (8005ff4 <cppLoop+0x5e4>)
 8005e28:	f7fb fc4a 	bl	80016c0 <sd_read_array_double>
			line_trace.setVeloGain(temp_kp_v, temp_ki_v, temp_kd_v);
 8005e2c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005e30:	4618      	mov	r0, r3
 8005e32:	4621      	mov	r1, r4
 8005e34:	f7fa fef0 	bl	8000c18 <__aeabi_d2f>
 8005e38:	4605      	mov	r5, r0
 8005e3a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8005e3e:	4618      	mov	r0, r3
 8005e40:	4621      	mov	r1, r4
 8005e42:	f7fa fee9 	bl	8000c18 <__aeabi_d2f>
 8005e46:	4606      	mov	r6, r0
 8005e48:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	4621      	mov	r1, r4
 8005e50:	f7fa fee2 	bl	8000c18 <__aeabi_d2f>
 8005e54:	4603      	mov	r3, r0
 8005e56:	ee01 3a10 	vmov	s2, r3
 8005e5a:	ee00 6a90 	vmov	s1, r6
 8005e5e:	ee00 5a10 	vmov	s0, r5
 8005e62:	4867      	ldr	r0, [pc, #412]	; (8006000 <cppLoop+0x5f0>)
 8005e64:	f7fc fcfd 	bl	8002862 <_ZN9LineTrace11setVeloGainEfff>
			adj_kp_v = temp_kp_v;
 8005e68:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005e6c:	4a5d      	ldr	r2, [pc, #372]	; (8005fe4 <cppLoop+0x5d4>)
 8005e6e:	e9c2 3400 	strd	r3, r4, [r2]
			adj_ki_v = temp_kp_v;
 8005e72:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005e76:	4a5c      	ldr	r2, [pc, #368]	; (8005fe8 <cppLoop+0x5d8>)
 8005e78:	e9c2 3400 	strd	r3, r4, [r2]
			adj_kd_v = temp_kp_v;
 8005e7c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005e80:	4a5a      	ldr	r2, [pc, #360]	; (8005fec <cppLoop+0x5dc>)
 8005e82:	e9c2 3400 	strd	r3, r4, [r2]
			led.LR(-1, 0);
 8005e86:	2200      	movs	r2, #0
 8005e88:	f04f 31ff 	mov.w	r1, #4294967295
 8005e8c:	4853      	ldr	r0, [pc, #332]	; (8005fdc <cppLoop+0x5cc>)
 8005e8e:	f7fc f9ad 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8005e92:	f000 be01 	b.w	8006a98 <cppLoop+0x1088>
		else if(joy_stick.getValue() == JOY_C){
 8005e96:	4850      	ldr	r0, [pc, #320]	; (8005fd8 <cppLoop+0x5c8>)
 8005e98:	f7fc f888 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	bf0c      	ite	eq
 8005ea2:	2301      	moveq	r3, #1
 8005ea4:	2300      	movne	r3, #0
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f000 85f5 	beq.w	8006a98 <cppLoop+0x1088>
			led.LR(-1, 1);
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8005eb4:	4849      	ldr	r0, [pc, #292]	; (8005fdc <cppLoop+0x5cc>)
 8005eb6:	f7fc f999 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005eba:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005ebe:	f000 ff15 	bl	8006cec <HAL_Delay>
			sd_write_array_double("Params", "kp_v.txt", 1, &adj_kp_v, OVER_WRITE);
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	4b47      	ldr	r3, [pc, #284]	; (8005fe4 <cppLoop+0x5d4>)
 8005ec8:	2201      	movs	r2, #1
 8005eca:	4949      	ldr	r1, [pc, #292]	; (8005ff0 <cppLoop+0x5e0>)
 8005ecc:	4849      	ldr	r0, [pc, #292]	; (8005ff4 <cppLoop+0x5e4>)
 8005ece:	f7fb fb95 	bl	80015fc <sd_write_array_double>
			sd_write_array_double("Params", "ki_v.txt", 1, &adj_ki_v, OVER_WRITE);
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	4b44      	ldr	r3, [pc, #272]	; (8005fe8 <cppLoop+0x5d8>)
 8005ed8:	2201      	movs	r2, #1
 8005eda:	4947      	ldr	r1, [pc, #284]	; (8005ff8 <cppLoop+0x5e8>)
 8005edc:	4845      	ldr	r0, [pc, #276]	; (8005ff4 <cppLoop+0x5e4>)
 8005ede:	f7fb fb8d 	bl	80015fc <sd_write_array_double>
			sd_write_array_double("Params", "kd_v.txt", 1, &adj_kd_v, OVER_WRITE);
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	4b41      	ldr	r3, [pc, #260]	; (8005fec <cppLoop+0x5dc>)
 8005ee8:	2201      	movs	r2, #1
 8005eea:	4944      	ldr	r1, [pc, #272]	; (8005ffc <cppLoop+0x5ec>)
 8005eec:	4841      	ldr	r0, [pc, #260]	; (8005ff4 <cppLoop+0x5e4>)
 8005eee:	f7fb fb85 	bl	80015fc <sd_write_array_double>
			line_trace.setVeloGain(adj_kp_v, adj_ki_v, adj_kd_v);
 8005ef2:	4b3c      	ldr	r3, [pc, #240]	; (8005fe4 <cppLoop+0x5d4>)
 8005ef4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ef8:	4618      	mov	r0, r3
 8005efa:	4621      	mov	r1, r4
 8005efc:	f7fa fe8c 	bl	8000c18 <__aeabi_d2f>
 8005f00:	4605      	mov	r5, r0
 8005f02:	4b39      	ldr	r3, [pc, #228]	; (8005fe8 <cppLoop+0x5d8>)
 8005f04:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f08:	4618      	mov	r0, r3
 8005f0a:	4621      	mov	r1, r4
 8005f0c:	f7fa fe84 	bl	8000c18 <__aeabi_d2f>
 8005f10:	4606      	mov	r6, r0
 8005f12:	4b36      	ldr	r3, [pc, #216]	; (8005fec <cppLoop+0x5dc>)
 8005f14:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f18:	4618      	mov	r0, r3
 8005f1a:	4621      	mov	r1, r4
 8005f1c:	f7fa fe7c 	bl	8000c18 <__aeabi_d2f>
 8005f20:	4603      	mov	r3, r0
 8005f22:	ee01 3a10 	vmov	s2, r3
 8005f26:	ee00 6a90 	vmov	s1, r6
 8005f2a:	ee00 5a10 	vmov	s0, r5
 8005f2e:	4834      	ldr	r0, [pc, #208]	; (8006000 <cppLoop+0x5f0>)
 8005f30:	f7fc fc97 	bl	8002862 <_ZN9LineTrace11setVeloGainEfff>
			led.LR(-1, 0);
 8005f34:	2200      	movs	r2, #0
 8005f36:	f04f 31ff 	mov.w	r1, #4294967295
 8005f3a:	4828      	ldr	r0, [pc, #160]	; (8005fdc <cppLoop+0x5cc>)
 8005f3c:	f7fc f956 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8005f40:	f000 bdaa 	b.w	8006a98 <cppLoop+0x1088>

	case 1:
		lcd_clear();
 8005f44:	f7fb f8ac 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005f48:	2100      	movs	r1, #0
 8005f4a:	2000      	movs	r0, #0
 8005f4c:	f7fb f8b8 	bl	80010c0 <lcd_locate>
		lcd_printf("velocity");
 8005f50:	482c      	ldr	r0, [pc, #176]	; (8006004 <cppLoop+0x5f4>)
 8005f52:	f7fb f8df 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005f56:	2101      	movs	r1, #1
 8005f58:	2000      	movs	r0, #0
 8005f5a:	f7fb f8b1 	bl	80010c0 <lcd_locate>
		lcd_printf("trace");
 8005f5e:	482a      	ldr	r0, [pc, #168]	; (8006008 <cppLoop+0x5f8>)
 8005f60:	f7fb f8d8 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8005f64:	481c      	ldr	r0, [pc, #112]	; (8005fd8 <cppLoop+0x5c8>)
 8005f66:	f7fc f821 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b02      	cmp	r3, #2
 8005f6e:	bf0c      	ite	eq
 8005f70:	2301      	moveq	r3, #1
 8005f72:	2300      	movne	r3, #0
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 8590 	beq.w	8006a9c <cppLoop+0x108c>
			HAL_Delay(500);
 8005f7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005f80:	f000 feb4 	bl	8006cec <HAL_Delay>

			velocity_ctrl.start();
 8005f84:	4821      	ldr	r0, [pc, #132]	; (800600c <cppLoop+0x5fc>)
 8005f86:	f7fd fd80 	bl	8003a8a <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 8005f8a:	481d      	ldr	r0, [pc, #116]	; (8006000 <cppLoop+0x5f0>)
 8005f8c:	f7fc fd08 	bl	80029a0 <_ZN9LineTrace5startEv>
			line_trace.setTargetVelocity(0.8);
 8005f90:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8006010 <cppLoop+0x600>
 8005f94:	481a      	ldr	r0, [pc, #104]	; (8006000 <cppLoop+0x5f0>)
 8005f96:	f7fc fcb9 	bl	800290c <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 8005f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f9e:	2101      	movs	r1, #1
 8005fa0:	480e      	ldr	r0, [pc, #56]	; (8005fdc <cppLoop+0x5cc>)
 8005fa2:	f7fc f923 	bl	80021ec <_ZN3LED2LREaa>

			HAL_Delay(3000);
 8005fa6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8005faa:	f000 fe9f 	bl	8006cec <HAL_Delay>

			velocity_ctrl.stop();
 8005fae:	4817      	ldr	r0, [pc, #92]	; (800600c <cppLoop+0x5fc>)
 8005fb0:	f7fd fd7a 	bl	8003aa8 <_ZN12VelocityCtrl4stopEv>
			led.LR(0, -1);
 8005fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fb8:	2100      	movs	r1, #0
 8005fba:	4808      	ldr	r0, [pc, #32]	; (8005fdc <cppLoop+0x5cc>)
 8005fbc:	f7fc f916 	bl	80021ec <_ZN3LED2LREaa>

			logger.stop();
 8005fc0:	4814      	ldr	r0, [pc, #80]	; (8006014 <cppLoop+0x604>)
 8005fc2:	f7fc fdfe 	bl	8002bc2 <_ZN6Logger4stopEv>
		}

		break;
 8005fc6:	f000 bd69 	b.w	8006a9c <cppLoop+0x108c>
 8005fca:	bf00      	nop
 8005fcc:	f3af 8000 	nop.w
 8005fd0:	88e368f1 	.word	0x88e368f1
 8005fd4:	3ee4f8b5 	.word	0x3ee4f8b5
 8005fd8:	20000534 	.word	0x20000534
 8005fdc:	20000540 	.word	0x20000540
 8005fe0:	2002b0ae 	.word	0x2002b0ae
 8005fe4:	2002b0b0 	.word	0x2002b0b0
 8005fe8:	2002b0c0 	.word	0x2002b0c0
 8005fec:	2002b0d0 	.word	0x2002b0d0
 8005ff0:	080178f4 	.word	0x080178f4
 8005ff4:	08017900 	.word	0x08017900
 8005ff8:	08017908 	.word	0x08017908
 8005ffc:	08017914 	.word	0x08017914
 8006000:	200136d0 	.word	0x200136d0
 8006004:	08017920 	.word	0x08017920
 8006008:	0801792c 	.word	0x0801792c
 800600c:	20013690 	.word	0x20013690
 8006010:	3f4ccccd 	.word	0x3f4ccccd
 8006014:	200005a4 	.word	0x200005a4

	case 2:
		lcd_clear();
 8006018:	f7fb f842 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800601c:	2100      	movs	r1, #0
 800601e:	2000      	movs	r0, #0
 8006020:	f7fb f84e 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 8006024:	48ce      	ldr	r0, [pc, #824]	; (8006360 <cppLoop+0x950>)
 8006026:	f7fb f875 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800602a:	2101      	movs	r1, #1
 800602c:	2000      	movs	r0, #0
 800602e:	f7fb f847 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006032:	48cc      	ldr	r0, [pc, #816]	; (8006364 <cppLoop+0x954>)
 8006034:	f7fb f86e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006038:	48cb      	ldr	r0, [pc, #812]	; (8006368 <cppLoop+0x958>)
 800603a:	f7fb ffb7 	bl	8001fac <_ZN8JoyStick8getValueEv>
 800603e:	4603      	mov	r3, r0
 8006040:	2b02      	cmp	r3, #2
 8006042:	bf0c      	ite	eq
 8006044:	2301      	moveq	r3, #1
 8006046:	2300      	movne	r3, #0
 8006048:	b2db      	uxtb	r3, r3
 800604a:	2b00      	cmp	r3, #0
 800604c:	f000 8528 	beq.w	8006aa0 <cppLoop+0x1090>
			led.LR(-1, 1);
 8006050:	2201      	movs	r2, #1
 8006052:	f04f 31ff 	mov.w	r1, #4294967295
 8006056:	48c5      	ldr	r0, [pc, #788]	; (800636c <cppLoop+0x95c>)
 8006058:	f7fc f8c8 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(1000);
 800605c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006060:	f000 fe44 	bl	8006cec <HAL_Delay>

			sys_ident.start();
 8006064:	48c2      	ldr	r0, [pc, #776]	; (8006370 <cppLoop+0x960>)
 8006066:	f7fd fac7 	bl	80035f8 <_ZN20SystemIdentification5startEv>
			HAL_Delay(10000);
 800606a:	f242 7010 	movw	r0, #10000	; 0x2710
 800606e:	f000 fe3d 	bl	8006cec <HAL_Delay>
			sys_ident.stop();
 8006072:	48bf      	ldr	r0, [pc, #764]	; (8006370 <cppLoop+0x960>)
 8006074:	f7fd fad4 	bl	8003620 <_ZN20SystemIdentification4stopEv>
			sys_ident.outputSave();
 8006078:	48bd      	ldr	r0, [pc, #756]	; (8006370 <cppLoop+0x960>)
 800607a:	f7fd fa51 	bl	8003520 <_ZN20SystemIdentification10outputSaveEv>

			led.LR(-1, 0);
 800607e:	2200      	movs	r2, #0
 8006080:	f04f 31ff 	mov.w	r1, #4294967295
 8006084:	48b9      	ldr	r0, [pc, #740]	; (800636c <cppLoop+0x95c>)
 8006086:	f7fc f8b1 	bl	80021ec <_ZN3LED2LREaa>
		}
		break;
 800608a:	f000 bd09 	b.w	8006aa0 <cppLoop+0x1090>

	case 3:
		led.fullColor('C');
 800608e:	2143      	movs	r1, #67	; 0x43
 8006090:	48b6      	ldr	r0, [pc, #728]	; (800636c <cppLoop+0x95c>)
 8006092:	f7fb ffef 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006096:	f7fb f803 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800609a:	2100      	movs	r1, #0
 800609c:	2000      	movs	r0, #0
 800609e:	f7fb f80f 	bl	80010c0 <lcd_locate>
		lcd_printf("Line");
 80060a2:	48b4      	ldr	r0, [pc, #720]	; (8006374 <cppLoop+0x964>)
 80060a4:	f7fb f836 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80060a8:	2101      	movs	r1, #1
 80060aa:	2000      	movs	r0, #0
 80060ac:	f7fb f808 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 80060b0:	48b1      	ldr	r0, [pc, #708]	; (8006378 <cppLoop+0x968>)
 80060b2:	f7fb f82f 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80060b6:	48ac      	ldr	r0, [pc, #688]	; (8006368 <cppLoop+0x958>)
 80060b8:	f7fb ff78 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b02      	cmp	r3, #2
 80060c0:	bf0c      	ite	eq
 80060c2:	2301      	moveq	r3, #1
 80060c4:	2300      	movne	r3, #0
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f000 84eb 	beq.w	8006aa4 <cppLoop+0x1094>
			led.LR(-1, 1);
 80060ce:	2201      	movs	r2, #1
 80060d0:	f04f 31ff 	mov.w	r1, #4294967295
 80060d4:	48a5      	ldr	r0, [pc, #660]	; (800636c <cppLoop+0x95c>)
 80060d6:	f7fc f889 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(500);
 80060da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80060de:	f000 fe05 	bl	8006cec <HAL_Delay>

			logger.start();
 80060e2:	48a6      	ldr	r0, [pc, #664]	; (800637c <cppLoop+0x96c>)
 80060e4:	f7fc fd5d 	bl	8002ba2 <_ZN6Logger5startEv>
			line_trace.setNormalRatio(0.1);
 80060e8:	ed9f 0aa5 	vldr	s0, [pc, #660]	; 8006380 <cppLoop+0x970>
 80060ec:	48a5      	ldr	r0, [pc, #660]	; (8006384 <cppLoop+0x974>)
 80060ee:	f7fc fbfe 	bl	80028ee <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 80060f2:	48a4      	ldr	r0, [pc, #656]	; (8006384 <cppLoop+0x974>)
 80060f4:	f7fc fc54 	bl	80029a0 <_ZN9LineTrace5startEv>

			HAL_Delay(5000);
 80060f8:	f241 3088 	movw	r0, #5000	; 0x1388
 80060fc:	f000 fdf6 	bl	8006cec <HAL_Delay>

			logger.stop();
 8006100:	489e      	ldr	r0, [pc, #632]	; (800637c <cppLoop+0x96c>)
 8006102:	f7fc fd5e 	bl	8002bc2 <_ZN6Logger4stopEv>
			line_trace.setNormalRatio(0.1);
 8006106:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 8006380 <cppLoop+0x970>
 800610a:	489e      	ldr	r0, [pc, #632]	; (8006384 <cppLoop+0x974>)
 800610c:	f7fc fbef 	bl	80028ee <_ZN9LineTrace14setNormalRatioEf>
			line_trace.stop();
 8006110:	489c      	ldr	r0, [pc, #624]	; (8006384 <cppLoop+0x974>)
 8006112:	f7fc fc55 	bl	80029c0 <_ZN9LineTrace4stopEv>

			led.LR(1, -1);
 8006116:	f04f 32ff 	mov.w	r2, #4294967295
 800611a:	2101      	movs	r1, #1
 800611c:	4893      	ldr	r0, [pc, #588]	; (800636c <cppLoop+0x95c>)
 800611e:	f7fc f865 	bl	80021ec <_ZN3LED2LREaa>
			logger.saveLogs("line_sensors", "sensor7.csv");
 8006122:	4a99      	ldr	r2, [pc, #612]	; (8006388 <cppLoop+0x978>)
 8006124:	4999      	ldr	r1, [pc, #612]	; (800638c <cppLoop+0x97c>)
 8006126:	4895      	ldr	r0, [pc, #596]	; (800637c <cppLoop+0x96c>)
 8006128:	f7fc fd04 	bl	8002b34 <_ZN6Logger8saveLogsEPKcS1_>
			led.LR(0, -1);
 800612c:	f04f 32ff 	mov.w	r2, #4294967295
 8006130:	2100      	movs	r1, #0
 8006132:	488e      	ldr	r0, [pc, #568]	; (800636c <cppLoop+0x95c>)
 8006134:	f7fc f85a 	bl	80021ec <_ZN3LED2LREaa>

			led.LR(-1, 0);
 8006138:	2200      	movs	r2, #0
 800613a:	f04f 31ff 	mov.w	r1, #4294967295
 800613e:	488b      	ldr	r0, [pc, #556]	; (800636c <cppLoop+0x95c>)
 8006140:	f7fc f854 	bl	80021ec <_ZN3LED2LREaa>
		}

		break;
 8006144:	f000 bcae 	b.w	8006aa4 <cppLoop+0x1094>

	case 4:
		led.fullColor('M');
 8006148:	214d      	movs	r1, #77	; 0x4d
 800614a:	4888      	ldr	r0, [pc, #544]	; (800636c <cppLoop+0x95c>)
 800614c:	f7fb ff92 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006150:	f7fa ffa6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006154:	2100      	movs	r1, #0
 8006156:	2000      	movs	r0, #0
 8006158:	f7fa ffb2 	bl	80010c0 <lcd_locate>
		lcd_printf("Steering");
 800615c:	488c      	ldr	r0, [pc, #560]	; (8006390 <cppLoop+0x980>)
 800615e:	f7fa ffd9 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006162:	2101      	movs	r1, #1
 8006164:	2000      	movs	r0, #0
 8006166:	f7fa ffab 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 800616a:	4883      	ldr	r0, [pc, #524]	; (8006378 <cppLoop+0x968>)
 800616c:	f7fa ffd2 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006170:	487d      	ldr	r0, [pc, #500]	; (8006368 <cppLoop+0x958>)
 8006172:	f7fb ff1b 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006176:	4603      	mov	r3, r0
 8006178:	2b02      	cmp	r3, #2
 800617a:	bf0c      	ite	eq
 800617c:	2301      	moveq	r3, #1
 800617e:	2300      	movne	r3, #0
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 8490 	beq.w	8006aa8 <cppLoop+0x1098>
			led.LR(-1, 1);
 8006188:	2201      	movs	r2, #1
 800618a:	f04f 31ff 	mov.w	r1, #4294967295
 800618e:	4877      	ldr	r0, [pc, #476]	; (800636c <cppLoop+0x95c>)
 8006190:	f7fc f82c 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006194:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006198:	f000 fda8 	bl	8006cec <HAL_Delay>

			line_trace.setTargetVelocity(0.1);
 800619c:	ed9f 0a78 	vldr	s0, [pc, #480]	; 8006380 <cppLoop+0x970>
 80061a0:	4878      	ldr	r0, [pc, #480]	; (8006384 <cppLoop+0x974>)
 80061a2:	f7fc fbb3 	bl	800290c <_ZN9LineTrace17setTargetVelocityEf>
			velocity_ctrl.start();
 80061a6:	487b      	ldr	r0, [pc, #492]	; (8006394 <cppLoop+0x984>)
 80061a8:	f7fd fc6f 	bl	8003a8a <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 80061ac:	4875      	ldr	r0, [pc, #468]	; (8006384 <cppLoop+0x974>)
 80061ae:	f7fc fbf7 	bl	80029a0 <_ZN9LineTrace5startEv>

			HAL_Delay(10000);
 80061b2:	f242 7010 	movw	r0, #10000	; 0x2710
 80061b6:	f000 fd99 	bl	8006cec <HAL_Delay>

			line_trace.stop();
 80061ba:	4872      	ldr	r0, [pc, #456]	; (8006384 <cppLoop+0x974>)
 80061bc:	f7fc fc00 	bl	80029c0 <_ZN9LineTrace4stopEv>
			velocity_ctrl.stop();
 80061c0:	4874      	ldr	r0, [pc, #464]	; (8006394 <cppLoop+0x984>)
 80061c2:	f7fd fc71 	bl	8003aa8 <_ZN12VelocityCtrl4stopEv>


			led.LR(-1, 0);
 80061c6:	2200      	movs	r2, #0
 80061c8:	f04f 31ff 	mov.w	r1, #4294967295
 80061cc:	4867      	ldr	r0, [pc, #412]	; (800636c <cppLoop+0x95c>)
 80061ce:	f7fc f80d 	bl	80021ec <_ZN3LED2LREaa>
		}
		break;
 80061d2:	f000 bc69 	b.w	8006aa8 <cppLoop+0x1098>

	case 5:
		led.fullColor('Y');
 80061d6:	2159      	movs	r1, #89	; 0x59
 80061d8:	4864      	ldr	r0, [pc, #400]	; (800636c <cppLoop+0x95c>)
 80061da:	f7fb ff4b 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 80061de:	f7fa ff5f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80061e2:	2100      	movs	r1, #0
 80061e4:	2000      	movs	r0, #0
 80061e6:	f7fa ff6b 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 80061ea:	486b      	ldr	r0, [pc, #428]	; (8006398 <cppLoop+0x988>)
 80061ec:	f7fa ff92 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80061f0:	2101      	movs	r1, #1
 80061f2:	2000      	movs	r0, #0
 80061f4:	f7fa ff64 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 80061f8:	4868      	ldr	r0, [pc, #416]	; (800639c <cppLoop+0x98c>)
 80061fa:	f7fa ff8b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80061fe:	485a      	ldr	r0, [pc, #360]	; (8006368 <cppLoop+0x958>)
 8006200:	f7fb fed4 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006204:	4603      	mov	r3, r0
 8006206:	2b02      	cmp	r3, #2
 8006208:	bf0c      	ite	eq
 800620a:	2301      	moveq	r3, #1
 800620c:	2300      	movne	r3, #0
 800620e:	b2db      	uxtb	r3, r3
 8006210:	2b00      	cmp	r3, #0
 8006212:	f000 844b 	beq.w	8006aac <cppLoop+0x109c>
			led.LR(-1, 1);
 8006216:	2201      	movs	r2, #1
 8006218:	f04f 31ff 	mov.w	r1, #4294967295
 800621c:	4853      	ldr	r0, [pc, #332]	; (800636c <cppLoop+0x95c>)
 800621e:	f7fb ffe5 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006222:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006226:	f000 fd61 	bl	8006cec <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 800622a:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 80063a0 <cppLoop+0x990>
 800622e:	4855      	ldr	r0, [pc, #340]	; (8006384 <cppLoop+0x974>)
 8006230:	f7fc fb5d 	bl	80028ee <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006234:	4853      	ldr	r0, [pc, #332]	; (8006384 <cppLoop+0x974>)
 8006236:	f7fc fbb3 	bl	80029a0 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 800623a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800623e:	f000 fd55 	bl	8006cec <HAL_Delay>

			led.fullColor('R');
 8006242:	2152      	movs	r1, #82	; 0x52
 8006244:	4849      	ldr	r0, [pc, #292]	; (800636c <cppLoop+0x95c>)
 8006246:	f7fb ff15 	bl	8002074 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 800624a:	4856      	ldr	r0, [pc, #344]	; (80063a4 <cppLoop+0x994>)
 800624c:	f7fb f8de 	bl	800140c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 8006250:	4854      	ldr	r0, [pc, #336]	; (80063a4 <cppLoop+0x994>)
 8006252:	f7fb f8a1 	bl	8001398 <_ZN7Encoder13clearDistanceEv>

			HAL_Delay(10000);
 8006256:	f242 7010 	movw	r0, #10000	; 0x2710
 800625a:	f000 fd47 	bl	8006cec <HAL_Delay>

			line_trace.stop();
 800625e:	4849      	ldr	r0, [pc, #292]	; (8006384 <cppLoop+0x974>)
 8006260:	f7fc fbae 	bl	80029c0 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8006264:	4950      	ldr	r1, [pc, #320]	; (80063a8 <cppLoop+0x998>)
 8006266:	4851      	ldr	r0, [pc, #324]	; (80063ac <cppLoop+0x99c>)
 8006268:	f7fb f8ee 	bl	8001448 <user_fopen>
			float d = encoder.getDistance();
 800626c:	484d      	ldr	r0, [pc, #308]	; (80063a4 <cppLoop+0x994>)
 800626e:	f7fb f882 	bl	8001376 <_ZN7Encoder11getDistanceEv>
 8006272:	ec54 3b10 	vmov	r3, r4, d0
 8006276:	4618      	mov	r0, r3
 8006278:	4621      	mov	r1, r4
 800627a:	f7fa fccd 	bl	8000c18 <__aeabi_d2f>
 800627e:	4603      	mov	r3, r0
 8006280:	61fb      	str	r3, [r7, #28]
			sd_write_float(1, &d, ADD_WRITE);
 8006282:	f107 031c 	add.w	r3, r7, #28
 8006286:	2201      	movs	r2, #1
 8006288:	4619      	mov	r1, r3
 800628a:	2001      	movs	r0, #1
 800628c:	f7fb f8fe 	bl	800148c <sd_write_float>
			user_fclose();
 8006290:	f7fb f8ec 	bl	800146c <user_fclose>

			led.LR(-1, 0);
 8006294:	2200      	movs	r2, #0
 8006296:	f04f 31ff 	mov.w	r1, #4294967295
 800629a:	4834      	ldr	r0, [pc, #208]	; (800636c <cppLoop+0x95c>)
 800629c:	f7fb ffa6 	bl	80021ec <_ZN3LED2LREaa>
		}

		break;
 80062a0:	f000 bc04 	b.w	8006aac <cppLoop+0x109c>

	case 6:
		led.fullColor('C');
 80062a4:	2143      	movs	r1, #67	; 0x43
 80062a6:	4831      	ldr	r0, [pc, #196]	; (800636c <cppLoop+0x95c>)
 80062a8:	f7fb fee4 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 80062ac:	f7fa fef8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80062b0:	2100      	movs	r1, #0
 80062b2:	2000      	movs	r0, #0
 80062b4:	f7fa ff04 	bl	80010c0 <lcd_locate>
		lcd_printf("Position");
 80062b8:	483d      	ldr	r0, [pc, #244]	; (80063b0 <cppLoop+0x9a0>)
 80062ba:	f7fa ff2b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80062be:	2101      	movs	r1, #1
 80062c0:	2000      	movs	r0, #0
 80062c2:	f7fa fefd 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 80062c6:	4827      	ldr	r0, [pc, #156]	; (8006364 <cppLoop+0x954>)
 80062c8:	f7fa ff24 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80062cc:	4826      	ldr	r0, [pc, #152]	; (8006368 <cppLoop+0x958>)
 80062ce:	f7fb fe6d 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b02      	cmp	r3, #2
 80062d6:	bf0c      	ite	eq
 80062d8:	2301      	moveq	r3, #1
 80062da:	2300      	movne	r3, #0
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 83e6 	beq.w	8006ab0 <cppLoop+0x10a0>
			HAL_Delay(500);
 80062e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80062e8:	f000 fd00 	bl	8006cec <HAL_Delay>
			led.LR(-1, 1);
 80062ec:	2201      	movs	r2, #1
 80062ee:	f04f 31ff 	mov.w	r1, #4294967295
 80062f2:	481e      	ldr	r0, [pc, #120]	; (800636c <cppLoop+0x95c>)
 80062f4:	f7fb ff7a 	bl	80021ec <_ZN3LED2LREaa>

			line_trace.setNormalRatio(0.07);
 80062f8:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 80063b4 <cppLoop+0x9a4>
 80062fc:	4821      	ldr	r0, [pc, #132]	; (8006384 <cppLoop+0x974>)
 80062fe:	f7fc faf6 	bl	80028ee <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006302:	4820      	ldr	r0, [pc, #128]	; (8006384 <cppLoop+0x974>)
 8006304:	f7fc fb4c 	bl	80029a0 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006308:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800630c:	f000 fcee 	bl	8006cec <HAL_Delay>

			led.fullColor('R');
 8006310:	2152      	movs	r1, #82	; 0x52
 8006312:	4816      	ldr	r0, [pc, #88]	; (800636c <cppLoop+0x95c>)
 8006314:	f7fb feae 	bl	8002074 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8006318:	4822      	ldr	r0, [pc, #136]	; (80063a4 <cppLoop+0x994>)
 800631a:	f7fb f877 	bl	800140c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 800631e:	4821      	ldr	r0, [pc, #132]	; (80063a4 <cppLoop+0x994>)
 8006320:	f7fb f83a 	bl	8001398 <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 8006324:	4824      	ldr	r0, [pc, #144]	; (80063b8 <cppLoop+0x9a8>)
 8006326:	f7fc fe4c 	bl	8002fc2 <_ZN8Odometry13clearPotitionEv>
			logger.start();
 800632a:	4814      	ldr	r0, [pc, #80]	; (800637c <cppLoop+0x96c>)
 800632c:	f7fc fc39 	bl	8002ba2 <_ZN6Logger5startEv>

			HAL_Delay(3000);
 8006330:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006334:	f000 fcda 	bl	8006cec <HAL_Delay>

			line_trace.stop();
 8006338:	4812      	ldr	r0, [pc, #72]	; (8006384 <cppLoop+0x974>)
 800633a:	f7fc fb41 	bl	80029c0 <_ZN9LineTrace4stopEv>
			logger.stop();
 800633e:	480f      	ldr	r0, [pc, #60]	; (800637c <cppLoop+0x96c>)
 8006340:	f7fc fc3f 	bl	8002bc2 <_ZN6Logger4stopEv>

			logger.saveDistanceAndTheta("Pos", "dis_s2.txt", "th_s2.txt");
 8006344:	4b1d      	ldr	r3, [pc, #116]	; (80063bc <cppLoop+0x9ac>)
 8006346:	4a1e      	ldr	r2, [pc, #120]	; (80063c0 <cppLoop+0x9b0>)
 8006348:	491e      	ldr	r1, [pc, #120]	; (80063c4 <cppLoop+0x9b4>)
 800634a:	480c      	ldr	r0, [pc, #48]	; (800637c <cppLoop+0x96c>)
 800634c:	f7fc fc06 	bl	8002b5c <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>

			led.LR(-1, 0);
 8006350:	2200      	movs	r2, #0
 8006352:	f04f 31ff 	mov.w	r1, #4294967295
 8006356:	4805      	ldr	r0, [pc, #20]	; (800636c <cppLoop+0x95c>)
 8006358:	f7fb ff48 	bl	80021ec <_ZN3LED2LREaa>
		}

		break;
 800635c:	e3a8      	b.n	8006ab0 <cppLoop+0x10a0>
 800635e:	bf00      	nop
 8006360:	08017934 	.word	0x08017934
 8006364:	0801793c 	.word	0x0801793c
 8006368:	20000534 	.word	0x20000534
 800636c:	20000540 	.word	0x20000540
 8006370:	20013768 	.word	0x20013768
 8006374:	08017944 	.word	0x08017944
 8006378:	0801794c 	.word	0x0801794c
 800637c:	200005a4 	.word	0x200005a4
 8006380:	3dcccccd 	.word	0x3dcccccd
 8006384:	200136d0 	.word	0x200136d0
 8006388:	08017954 	.word	0x08017954
 800638c:	08017960 	.word	0x08017960
 8006390:	08017970 	.word	0x08017970
 8006394:	20013690 	.word	0x20013690
 8006398:	0801797c 	.word	0x0801797c
 800639c:	08017984 	.word	0x08017984
 80063a0:	00000000 	.word	0x00000000
 80063a4:	20013660 	.word	0x20013660
 80063a8:	08017990 	.word	0x08017990
 80063ac:	08017998 	.word	0x08017998
 80063b0:	080179a4 	.word	0x080179a4
 80063b4:	3d8f5c29 	.word	0x3d8f5c29
 80063b8:	20013738 	.word	0x20013738
 80063bc:	080179b0 	.word	0x080179b0
 80063c0:	080179bc 	.word	0x080179bc
 80063c4:	080179c8 	.word	0x080179c8

	case 7:
		led.fullColor('M');
 80063c8:	214d      	movs	r1, #77	; 0x4d
 80063ca:	48b7      	ldr	r0, [pc, #732]	; (80066a8 <cppLoop+0xc98>)
 80063cc:	f7fb fe52 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 80063d0:	f7fa fe66 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80063d4:	2100      	movs	r1, #0
 80063d6:	2000      	movs	r0, #0
 80063d8:	f7fa fe72 	bl	80010c0 <lcd_locate>
		lcd_printf("Velocity");
 80063dc:	48b3      	ldr	r0, [pc, #716]	; (80066ac <cppLoop+0xc9c>)
 80063de:	f7fa fe99 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80063e2:	2101      	movs	r1, #1
 80063e4:	2000      	movs	r0, #0
 80063e6:	f7fa fe6b 	bl	80010c0 <lcd_locate>
		lcd_printf("Test");
 80063ea:	48b1      	ldr	r0, [pc, #708]	; (80066b0 <cppLoop+0xca0>)
 80063ec:	f7fa fe92 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80063f0:	48b0      	ldr	r0, [pc, #704]	; (80066b4 <cppLoop+0xca4>)
 80063f2:	f7fb fddb 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	bf0c      	ite	eq
 80063fc:	2301      	moveq	r3, #1
 80063fe:	2300      	movne	r3, #0
 8006400:	b2db      	uxtb	r3, r3
 8006402:	2b00      	cmp	r3, #0
 8006404:	f000 8356 	beq.w	8006ab4 <cppLoop+0x10a4>
			led.LR(-1, 1);
 8006408:	2201      	movs	r2, #1
 800640a:	f04f 31ff 	mov.w	r1, #4294967295
 800640e:	48a6      	ldr	r0, [pc, #664]	; (80066a8 <cppLoop+0xc98>)
 8006410:	f7fb feec 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006414:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006418:	f000 fc68 	bl	8006cec <HAL_Delay>

			led.fullColor('R');
 800641c:	2152      	movs	r1, #82	; 0x52
 800641e:	48a2      	ldr	r0, [pc, #648]	; (80066a8 <cppLoop+0xc98>)
 8006420:	f7fb fe28 	bl	8002074 <_ZN3LED9fullColorEc>
			velocity_ctrl.setVelocity(0, 1.57);
 8006424:	eddf 0aa4 	vldr	s1, [pc, #656]	; 80066b8 <cppLoop+0xca8>
 8006428:	ed9f 0aa4 	vldr	s0, [pc, #656]	; 80066bc <cppLoop+0xcac>
 800642c:	48a4      	ldr	r0, [pc, #656]	; (80066c0 <cppLoop+0xcb0>)
 800642e:	f7fd fad3 	bl	80039d8 <_ZN12VelocityCtrl11setVelocityEff>
			velocity_ctrl.start();
 8006432:	48a3      	ldr	r0, [pc, #652]	; (80066c0 <cppLoop+0xcb0>)
 8006434:	f7fd fb29 	bl	8003a8a <_ZN12VelocityCtrl5startEv>

			HAL_Delay(1000);
 8006438:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800643c:	f000 fc56 	bl	8006cec <HAL_Delay>
			velocity_ctrl.setVelocity(0, 0);
 8006440:	eddf 0a9e 	vldr	s1, [pc, #632]	; 80066bc <cppLoop+0xcac>
 8006444:	ed9f 0a9d 	vldr	s0, [pc, #628]	; 80066bc <cppLoop+0xcac>
 8006448:	489d      	ldr	r0, [pc, #628]	; (80066c0 <cppLoop+0xcb0>)
 800644a:	f7fd fac5 	bl	80039d8 <_ZN12VelocityCtrl11setVelocityEff>
			HAL_Delay(100);
 800644e:	2064      	movs	r0, #100	; 0x64
 8006450:	f000 fc4c 	bl	8006cec <HAL_Delay>
			velocity_ctrl.stop();
 8006454:	489a      	ldr	r0, [pc, #616]	; (80066c0 <cppLoop+0xcb0>)
 8006456:	f7fd fb27 	bl	8003aa8 <_ZN12VelocityCtrl4stopEv>

			led.LR(-1, 0);
 800645a:	2200      	movs	r2, #0
 800645c:	f04f 31ff 	mov.w	r1, #4294967295
 8006460:	4891      	ldr	r0, [pc, #580]	; (80066a8 <cppLoop+0xc98>)
 8006462:	f7fb fec3 	bl	80021ec <_ZN3LED2LREaa>
		}
		break;
 8006466:	e325      	b.n	8006ab4 <cppLoop+0x10a4>

	case 8:
		led.fullColor('M');
 8006468:	214d      	movs	r1, #77	; 0x4d
 800646a:	488f      	ldr	r0, [pc, #572]	; (80066a8 <cppLoop+0xc98>)
 800646c:	f7fb fe02 	bl	8002074 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006470:	f7fa fe16 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006474:	2100      	movs	r1, #0
 8006476:	2000      	movs	r0, #0
 8006478:	f7fa fe22 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", path_following.getKxVal()*1000);
 800647c:	4891      	ldr	r0, [pc, #580]	; (80066c4 <cppLoop+0xcb4>)
 800647e:	f7fc fe97 	bl	80031b0 <_ZN13PathFollowing8getKxValEv>
 8006482:	ec51 0b10 	vmov	r0, r1, d0
 8006486:	f04f 0200 	mov.w	r2, #0
 800648a:	4b8f      	ldr	r3, [pc, #572]	; (80066c8 <cppLoop+0xcb8>)
 800648c:	f7fa f8cc 	bl	8000628 <__aeabi_dmul>
 8006490:	4603      	mov	r3, r0
 8006492:	460c      	mov	r4, r1
 8006494:	461a      	mov	r2, r3
 8006496:	4623      	mov	r3, r4
 8006498:	488c      	ldr	r0, [pc, #560]	; (80066cc <cppLoop+0xcbc>)
 800649a:	f7fa fe3b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800649e:	2101      	movs	r1, #1
 80064a0:	2000      	movs	r0, #0
 80064a2:	f7fa fe0d 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", path_following.getKyVal()*1000, path_following.getKtVal()*1000);
 80064a6:	4887      	ldr	r0, [pc, #540]	; (80066c4 <cppLoop+0xcb4>)
 80064a8:	f7fc fe96 	bl	80031d8 <_ZN13PathFollowing8getKyValEv>
 80064ac:	ec51 0b10 	vmov	r0, r1, d0
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	4b84      	ldr	r3, [pc, #528]	; (80066c8 <cppLoop+0xcb8>)
 80064b6:	f7fa f8b7 	bl	8000628 <__aeabi_dmul>
 80064ba:	4603      	mov	r3, r0
 80064bc:	460c      	mov	r4, r1
 80064be:	461d      	mov	r5, r3
 80064c0:	4626      	mov	r6, r4
 80064c2:	4880      	ldr	r0, [pc, #512]	; (80066c4 <cppLoop+0xcb4>)
 80064c4:	f7fc fe9c 	bl	8003200 <_ZN13PathFollowing8getKtValEv>
 80064c8:	ec51 0b10 	vmov	r0, r1, d0
 80064cc:	f04f 0200 	mov.w	r2, #0
 80064d0:	4b7d      	ldr	r3, [pc, #500]	; (80066c8 <cppLoop+0xcb8>)
 80064d2:	f7fa f8a9 	bl	8000628 <__aeabi_dmul>
 80064d6:	4603      	mov	r3, r0
 80064d8:	460c      	mov	r4, r1
 80064da:	e9cd 3400 	strd	r3, r4, [sp]
 80064de:	462a      	mov	r2, r5
 80064e0:	4633      	mov	r3, r6
 80064e2:	487b      	ldr	r0, [pc, #492]	; (80066d0 <cppLoop+0xcc0>)
 80064e4:	f7fa fe16 	bl	8001114 <lcd_printf>

		static double adj_kx = path_following.getKxVal();
 80064e8:	4b7a      	ldr	r3, [pc, #488]	; (80066d4 <cppLoop+0xcc4>)
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	f3bf 8f5b 	dmb	ish
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	bf0c      	ite	eq
 80064fa:	2301      	moveq	r3, #1
 80064fc:	2300      	movne	r3, #0
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	2b00      	cmp	r3, #0
 8006502:	d017      	beq.n	8006534 <cppLoop+0xb24>
 8006504:	4873      	ldr	r0, [pc, #460]	; (80066d4 <cppLoop+0xcc4>)
 8006506:	f00b f8ee 	bl	80116e6 <__cxa_guard_acquire>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	bf14      	ite	ne
 8006510:	2301      	movne	r3, #1
 8006512:	2300      	moveq	r3, #0
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00c      	beq.n	8006534 <cppLoop+0xb24>
 800651a:	486a      	ldr	r0, [pc, #424]	; (80066c4 <cppLoop+0xcb4>)
 800651c:	f7fc fe48 	bl	80031b0 <_ZN13PathFollowing8getKxValEv>
 8006520:	eeb0 7a40 	vmov.f32	s14, s0
 8006524:	eef0 7a60 	vmov.f32	s15, s1
 8006528:	4b6b      	ldr	r3, [pc, #428]	; (80066d8 <cppLoop+0xcc8>)
 800652a:	ed83 7b00 	vstr	d7, [r3]
 800652e:	4869      	ldr	r0, [pc, #420]	; (80066d4 <cppLoop+0xcc4>)
 8006530:	f00b f8e5 	bl	80116fe <__cxa_guard_release>
		static double adj_ky = path_following.getKyVal();
 8006534:	4b69      	ldr	r3, [pc, #420]	; (80066dc <cppLoop+0xccc>)
 8006536:	781b      	ldrb	r3, [r3, #0]
 8006538:	f3bf 8f5b 	dmb	ish
 800653c:	b2db      	uxtb	r3, r3
 800653e:	f003 0301 	and.w	r3, r3, #1
 8006542:	2b00      	cmp	r3, #0
 8006544:	bf0c      	ite	eq
 8006546:	2301      	moveq	r3, #1
 8006548:	2300      	movne	r3, #0
 800654a:	b2db      	uxtb	r3, r3
 800654c:	2b00      	cmp	r3, #0
 800654e:	d017      	beq.n	8006580 <cppLoop+0xb70>
 8006550:	4862      	ldr	r0, [pc, #392]	; (80066dc <cppLoop+0xccc>)
 8006552:	f00b f8c8 	bl	80116e6 <__cxa_guard_acquire>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	bf14      	ite	ne
 800655c:	2301      	movne	r3, #1
 800655e:	2300      	moveq	r3, #0
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00c      	beq.n	8006580 <cppLoop+0xb70>
 8006566:	4857      	ldr	r0, [pc, #348]	; (80066c4 <cppLoop+0xcb4>)
 8006568:	f7fc fe36 	bl	80031d8 <_ZN13PathFollowing8getKyValEv>
 800656c:	eeb0 7a40 	vmov.f32	s14, s0
 8006570:	eef0 7a60 	vmov.f32	s15, s1
 8006574:	4b5a      	ldr	r3, [pc, #360]	; (80066e0 <cppLoop+0xcd0>)
 8006576:	ed83 7b00 	vstr	d7, [r3]
 800657a:	4858      	ldr	r0, [pc, #352]	; (80066dc <cppLoop+0xccc>)
 800657c:	f00b f8bf 	bl	80116fe <__cxa_guard_release>
		static double adj_kt = path_following.getKtVal();
 8006580:	4b58      	ldr	r3, [pc, #352]	; (80066e4 <cppLoop+0xcd4>)
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	f3bf 8f5b 	dmb	ish
 8006588:	b2db      	uxtb	r3, r3
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	2b00      	cmp	r3, #0
 8006590:	bf0c      	ite	eq
 8006592:	2301      	moveq	r3, #1
 8006594:	2300      	movne	r3, #0
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b00      	cmp	r3, #0
 800659a:	d017      	beq.n	80065cc <cppLoop+0xbbc>
 800659c:	4851      	ldr	r0, [pc, #324]	; (80066e4 <cppLoop+0xcd4>)
 800659e:	f00b f8a2 	bl	80116e6 <__cxa_guard_acquire>
 80065a2:	4603      	mov	r3, r0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	bf14      	ite	ne
 80065a8:	2301      	movne	r3, #1
 80065aa:	2300      	moveq	r3, #0
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00c      	beq.n	80065cc <cppLoop+0xbbc>
 80065b2:	4844      	ldr	r0, [pc, #272]	; (80066c4 <cppLoop+0xcb4>)
 80065b4:	f7fc fe24 	bl	8003200 <_ZN13PathFollowing8getKtValEv>
 80065b8:	eeb0 7a40 	vmov.f32	s14, s0
 80065bc:	eef0 7a60 	vmov.f32	s15, s1
 80065c0:	4b49      	ldr	r3, [pc, #292]	; (80066e8 <cppLoop+0xcd8>)
 80065c2:	ed83 7b00 	vstr	d7, [r3]
 80065c6:	4847      	ldr	r0, [pc, #284]	; (80066e4 <cppLoop+0xcd4>)
 80065c8:	f00b f899 	bl	80116fe <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 80065cc:	4839      	ldr	r0, [pc, #228]	; (80066b4 <cppLoop+0xca4>)
 80065ce:	f7fb fced 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b08      	cmp	r3, #8
 80065d6:	bf0c      	ite	eq
 80065d8:	2301      	moveq	r3, #1
 80065da:	2300      	movne	r3, #0
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d021      	beq.n	8006626 <cppLoop+0xc16>
			led.LR(-1, 1);
 80065e2:	2201      	movs	r2, #1
 80065e4:	f04f 31ff 	mov.w	r1, #4294967295
 80065e8:	482f      	ldr	r0, [pc, #188]	; (80066a8 <cppLoop+0xc98>)
 80065ea:	f7fb fdff 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 80065ee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80065f2:	f000 fb7b 	bl	8006cec <HAL_Delay>

			selector++;
 80065f6:	4b3d      	ldr	r3, [pc, #244]	; (80066ec <cppLoop+0xcdc>)
 80065f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	3301      	adds	r3, #1
 8006600:	b29b      	uxth	r3, r3
 8006602:	b21a      	sxth	r2, r3
 8006604:	4b39      	ldr	r3, [pc, #228]	; (80066ec <cppLoop+0xcdc>)
 8006606:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8006608:	4b38      	ldr	r3, [pc, #224]	; (80066ec <cppLoop+0xcdc>)
 800660a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800660e:	2b02      	cmp	r3, #2
 8006610:	dd02      	ble.n	8006618 <cppLoop+0xc08>
 8006612:	4b36      	ldr	r3, [pc, #216]	; (80066ec <cppLoop+0xcdc>)
 8006614:	2200      	movs	r2, #0
 8006616:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8006618:	2200      	movs	r2, #0
 800661a:	f04f 31ff 	mov.w	r1, #4294967295
 800661e:	4822      	ldr	r0, [pc, #136]	; (80066a8 <cppLoop+0xc98>)
 8006620:	f7fb fde4 	bl	80021ec <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}


		break;
 8006624:	e248      	b.n	8006ab8 <cppLoop+0x10a8>
		else if(joy_stick.getValue() == JOY_R){
 8006626:	4823      	ldr	r0, [pc, #140]	; (80066b4 <cppLoop+0xca4>)
 8006628:	f7fb fcc0 	bl	8001fac <_ZN8JoyStick8getValueEv>
 800662c:	4603      	mov	r3, r0
 800662e:	2b10      	cmp	r3, #16
 8006630:	bf0c      	ite	eq
 8006632:	2301      	moveq	r3, #1
 8006634:	2300      	movne	r3, #0
 8006636:	b2db      	uxtb	r3, r3
 8006638:	2b00      	cmp	r3, #0
 800663a:	d071      	beq.n	8006720 <cppLoop+0xd10>
			led.LR(-1, 1);
 800663c:	2201      	movs	r2, #1
 800663e:	f04f 31ff 	mov.w	r1, #4294967295
 8006642:	4819      	ldr	r0, [pc, #100]	; (80066a8 <cppLoop+0xc98>)
 8006644:	f7fb fdd2 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006648:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800664c:	f000 fb4e 	bl	8006cec <HAL_Delay>
			if(selector == 0){
 8006650:	4b26      	ldr	r3, [pc, #152]	; (80066ec <cppLoop+0xcdc>)
 8006652:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10d      	bne.n	8006676 <cppLoop+0xc66>
				adj_kx = adj_kx + 0.00001;
 800665a:	4b1f      	ldr	r3, [pc, #124]	; (80066d8 <cppLoop+0xcc8>)
 800665c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006660:	a30f      	add	r3, pc, #60	; (adr r3, 80066a0 <cppLoop+0xc90>)
 8006662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006666:	f7f9 fe29 	bl	80002bc <__adddf3>
 800666a:	4603      	mov	r3, r0
 800666c:	460c      	mov	r4, r1
 800666e:	4a1a      	ldr	r2, [pc, #104]	; (80066d8 <cppLoop+0xcc8>)
 8006670:	e9c2 3400 	strd	r3, r4, [r2]
 8006674:	e049      	b.n	800670a <cppLoop+0xcfa>
			else if(selector == 1){
 8006676:	4b1d      	ldr	r3, [pc, #116]	; (80066ec <cppLoop+0xcdc>)
 8006678:	f9b3 3000 	ldrsh.w	r3, [r3]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d137      	bne.n	80066f0 <cppLoop+0xce0>
				adj_ky = adj_ky + 0.00001;
 8006680:	4b17      	ldr	r3, [pc, #92]	; (80066e0 <cppLoop+0xcd0>)
 8006682:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006686:	a306      	add	r3, pc, #24	; (adr r3, 80066a0 <cppLoop+0xc90>)
 8006688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668c:	f7f9 fe16 	bl	80002bc <__adddf3>
 8006690:	4603      	mov	r3, r0
 8006692:	460c      	mov	r4, r1
 8006694:	4a12      	ldr	r2, [pc, #72]	; (80066e0 <cppLoop+0xcd0>)
 8006696:	e9c2 3400 	strd	r3, r4, [r2]
 800669a:	e036      	b.n	800670a <cppLoop+0xcfa>
 800669c:	f3af 8000 	nop.w
 80066a0:	88e368f1 	.word	0x88e368f1
 80066a4:	3ee4f8b5 	.word	0x3ee4f8b5
 80066a8:	20000540 	.word	0x20000540
 80066ac:	080179cc 	.word	0x080179cc
 80066b0:	080179d8 	.word	0x080179d8
 80066b4:	20000534 	.word	0x20000534
 80066b8:	3fc8f5c3 	.word	0x3fc8f5c3
 80066bc:	00000000 	.word	0x00000000
 80066c0:	20013690 	.word	0x20013690
 80066c4:	20013978 	.word	0x20013978
 80066c8:	408f4000 	.word	0x408f4000
 80066cc:	080178d8 	.word	0x080178d8
 80066d0:	080178e4 	.word	0x080178e4
 80066d4:	2002b0e8 	.word	0x2002b0e8
 80066d8:	2002b0e0 	.word	0x2002b0e0
 80066dc:	2002b0f8 	.word	0x2002b0f8
 80066e0:	2002b0f0 	.word	0x2002b0f0
 80066e4:	2002b108 	.word	0x2002b108
 80066e8:	2002b100 	.word	0x2002b100
 80066ec:	2002b0ae 	.word	0x2002b0ae
				adj_kt = adj_kt + 0.00001;
 80066f0:	4bb3      	ldr	r3, [pc, #716]	; (80069c0 <cppLoop+0xfb0>)
 80066f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80066f6:	a3aa      	add	r3, pc, #680	; (adr r3, 80069a0 <cppLoop+0xf90>)
 80066f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fc:	f7f9 fdde 	bl	80002bc <__adddf3>
 8006700:	4603      	mov	r3, r0
 8006702:	460c      	mov	r4, r1
 8006704:	4aae      	ldr	r2, [pc, #696]	; (80069c0 <cppLoop+0xfb0>)
 8006706:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 800670a:	2152      	movs	r1, #82	; 0x52
 800670c:	48ad      	ldr	r0, [pc, #692]	; (80069c4 <cppLoop+0xfb4>)
 800670e:	f7fb fcb1 	bl	8002074 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006712:	2200      	movs	r2, #0
 8006714:	f04f 31ff 	mov.w	r1, #4294967295
 8006718:	48aa      	ldr	r0, [pc, #680]	; (80069c4 <cppLoop+0xfb4>)
 800671a:	f7fb fd67 	bl	80021ec <_ZN3LED2LREaa>
		break;
 800671e:	e1cb      	b.n	8006ab8 <cppLoop+0x10a8>
		else if(joy_stick.getValue() == JOY_L){
 8006720:	48a9      	ldr	r0, [pc, #676]	; (80069c8 <cppLoop+0xfb8>)
 8006722:	f7fb fc43 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006726:	4603      	mov	r3, r0
 8006728:	2b01      	cmp	r3, #1
 800672a:	bf0c      	ite	eq
 800672c:	2301      	moveq	r3, #1
 800672e:	2300      	movne	r3, #0
 8006730:	b2db      	uxtb	r3, r3
 8006732:	2b00      	cmp	r3, #0
 8006734:	d047      	beq.n	80067c6 <cppLoop+0xdb6>
			led.LR(-1, 1);
 8006736:	2201      	movs	r2, #1
 8006738:	f04f 31ff 	mov.w	r1, #4294967295
 800673c:	48a1      	ldr	r0, [pc, #644]	; (80069c4 <cppLoop+0xfb4>)
 800673e:	f7fb fd55 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006742:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006746:	f000 fad1 	bl	8006cec <HAL_Delay>
			if(selector == 0){
 800674a:	4ba0      	ldr	r3, [pc, #640]	; (80069cc <cppLoop+0xfbc>)
 800674c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10d      	bne.n	8006770 <cppLoop+0xd60>
				adj_kx = adj_kx - 0.00001;
 8006754:	4b9e      	ldr	r3, [pc, #632]	; (80069d0 <cppLoop+0xfc0>)
 8006756:	e9d3 0100 	ldrd	r0, r1, [r3]
 800675a:	a391      	add	r3, pc, #580	; (adr r3, 80069a0 <cppLoop+0xf90>)
 800675c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006760:	f7f9 fdaa 	bl	80002b8 <__aeabi_dsub>
 8006764:	4603      	mov	r3, r0
 8006766:	460c      	mov	r4, r1
 8006768:	4a99      	ldr	r2, [pc, #612]	; (80069d0 <cppLoop+0xfc0>)
 800676a:	e9c2 3400 	strd	r3, r4, [r2]
 800676e:	e01f      	b.n	80067b0 <cppLoop+0xda0>
			else if(selector == 1){
 8006770:	4b96      	ldr	r3, [pc, #600]	; (80069cc <cppLoop+0xfbc>)
 8006772:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d10d      	bne.n	8006796 <cppLoop+0xd86>
				adj_ky = adj_ky - 0.00001;
 800677a:	4b96      	ldr	r3, [pc, #600]	; (80069d4 <cppLoop+0xfc4>)
 800677c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006780:	a387      	add	r3, pc, #540	; (adr r3, 80069a0 <cppLoop+0xf90>)
 8006782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006786:	f7f9 fd97 	bl	80002b8 <__aeabi_dsub>
 800678a:	4603      	mov	r3, r0
 800678c:	460c      	mov	r4, r1
 800678e:	4a91      	ldr	r2, [pc, #580]	; (80069d4 <cppLoop+0xfc4>)
 8006790:	e9c2 3400 	strd	r3, r4, [r2]
 8006794:	e00c      	b.n	80067b0 <cppLoop+0xda0>
				adj_kt = adj_kt - 0.00001;
 8006796:	4b8a      	ldr	r3, [pc, #552]	; (80069c0 <cppLoop+0xfb0>)
 8006798:	e9d3 0100 	ldrd	r0, r1, [r3]
 800679c:	a380      	add	r3, pc, #512	; (adr r3, 80069a0 <cppLoop+0xf90>)
 800679e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a2:	f7f9 fd89 	bl	80002b8 <__aeabi_dsub>
 80067a6:	4603      	mov	r3, r0
 80067a8:	460c      	mov	r4, r1
 80067aa:	4a85      	ldr	r2, [pc, #532]	; (80069c0 <cppLoop+0xfb0>)
 80067ac:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 80067b0:	2152      	movs	r1, #82	; 0x52
 80067b2:	4884      	ldr	r0, [pc, #528]	; (80069c4 <cppLoop+0xfb4>)
 80067b4:	f7fb fc5e 	bl	8002074 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80067b8:	2200      	movs	r2, #0
 80067ba:	f04f 31ff 	mov.w	r1, #4294967295
 80067be:	4881      	ldr	r0, [pc, #516]	; (80069c4 <cppLoop+0xfb4>)
 80067c0:	f7fb fd14 	bl	80021ec <_ZN3LED2LREaa>
		break;
 80067c4:	e178      	b.n	8006ab8 <cppLoop+0x10a8>
		else if(joy_stick.getValue() == JOY_D){
 80067c6:	4880      	ldr	r0, [pc, #512]	; (80069c8 <cppLoop+0xfb8>)
 80067c8:	f7fb fbf0 	bl	8001fac <_ZN8JoyStick8getValueEv>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b04      	cmp	r3, #4
 80067d0:	bf0c      	ite	eq
 80067d2:	2301      	moveq	r3, #1
 80067d4:	2300      	movne	r3, #0
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d048      	beq.n	800686e <cppLoop+0xe5e>
			led.LR(-1, 1);
 80067dc:	2201      	movs	r2, #1
 80067de:	f04f 31ff 	mov.w	r1, #4294967295
 80067e2:	4878      	ldr	r0, [pc, #480]	; (80069c4 <cppLoop+0xfb4>)
 80067e4:	f7fb fd02 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 80067e8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80067ec:	f000 fa7e 	bl	8006cec <HAL_Delay>
			sd_read_array_double("Params", "kx.txt", 1, &temp_kx);
 80067f0:	f107 0310 	add.w	r3, r7, #16
 80067f4:	2201      	movs	r2, #1
 80067f6:	4978      	ldr	r1, [pc, #480]	; (80069d8 <cppLoop+0xfc8>)
 80067f8:	4878      	ldr	r0, [pc, #480]	; (80069dc <cppLoop+0xfcc>)
 80067fa:	f7fa ff61 	bl	80016c0 <sd_read_array_double>
			sd_read_array_double("Params", "ky.txt", 1, &temp_ky);
 80067fe:	f107 0308 	add.w	r3, r7, #8
 8006802:	2201      	movs	r2, #1
 8006804:	4976      	ldr	r1, [pc, #472]	; (80069e0 <cppLoop+0xfd0>)
 8006806:	4875      	ldr	r0, [pc, #468]	; (80069dc <cppLoop+0xfcc>)
 8006808:	f7fa ff5a 	bl	80016c0 <sd_read_array_double>
			sd_read_array_double("Params", "kt.txt", 1, &temp_kt);
 800680c:	463b      	mov	r3, r7
 800680e:	2201      	movs	r2, #1
 8006810:	4974      	ldr	r1, [pc, #464]	; (80069e4 <cppLoop+0xfd4>)
 8006812:	4872      	ldr	r0, [pc, #456]	; (80069dc <cppLoop+0xfcc>)
 8006814:	f7fa ff54 	bl	80016c0 <sd_read_array_double>
			path_following.setGain(temp_kx, temp_ky, temp_kt);
 8006818:	ed97 7b04 	vldr	d7, [r7, #16]
 800681c:	ed97 6b02 	vldr	d6, [r7, #8]
 8006820:	ed97 5b00 	vldr	d5, [r7]
 8006824:	eeb0 2a45 	vmov.f32	s4, s10
 8006828:	eef0 2a65 	vmov.f32	s5, s11
 800682c:	eeb0 1a46 	vmov.f32	s2, s12
 8006830:	eef0 1a66 	vmov.f32	s3, s13
 8006834:	eeb0 0a47 	vmov.f32	s0, s14
 8006838:	eef0 0a67 	vmov.f32	s1, s15
 800683c:	486a      	ldr	r0, [pc, #424]	; (80069e8 <cppLoop+0xfd8>)
 800683e:	f7fc fc97 	bl	8003170 <_ZN13PathFollowing7setGainEddd>
			adj_kx = temp_kx;
 8006842:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8006846:	4a62      	ldr	r2, [pc, #392]	; (80069d0 <cppLoop+0xfc0>)
 8006848:	e9c2 3400 	strd	r3, r4, [r2]
			adj_ky = temp_ky;
 800684c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8006850:	4a60      	ldr	r2, [pc, #384]	; (80069d4 <cppLoop+0xfc4>)
 8006852:	e9c2 3400 	strd	r3, r4, [r2]
			adj_kt = temp_kt;
 8006856:	e9d7 3400 	ldrd	r3, r4, [r7]
 800685a:	4a59      	ldr	r2, [pc, #356]	; (80069c0 <cppLoop+0xfb0>)
 800685c:	e9c2 3400 	strd	r3, r4, [r2]
			led.LR(-1, 0);
 8006860:	2200      	movs	r2, #0
 8006862:	f04f 31ff 	mov.w	r1, #4294967295
 8006866:	4857      	ldr	r0, [pc, #348]	; (80069c4 <cppLoop+0xfb4>)
 8006868:	f7fb fcc0 	bl	80021ec <_ZN3LED2LREaa>
		break;
 800686c:	e124      	b.n	8006ab8 <cppLoop+0x10a8>
		else if(joy_stick.getValue() == JOY_C){
 800686e:	4856      	ldr	r0, [pc, #344]	; (80069c8 <cppLoop+0xfb8>)
 8006870:	f7fb fb9c 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006874:	4603      	mov	r3, r0
 8006876:	2b02      	cmp	r3, #2
 8006878:	bf0c      	ite	eq
 800687a:	2301      	moveq	r3, #1
 800687c:	2300      	movne	r3, #0
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2b00      	cmp	r3, #0
 8006882:	f000 8119 	beq.w	8006ab8 <cppLoop+0x10a8>
			led.LR(-1, 1);
 8006886:	2201      	movs	r2, #1
 8006888:	f04f 31ff 	mov.w	r1, #4294967295
 800688c:	484d      	ldr	r0, [pc, #308]	; (80069c4 <cppLoop+0xfb4>)
 800688e:	f7fb fcad 	bl	80021ec <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006892:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006896:	f000 fa29 	bl	8006cec <HAL_Delay>
			sd_write_array_double("Params", "kx.txt", 1, &adj_kx, OVER_WRITE);
 800689a:	2300      	movs	r3, #0
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	4b4c      	ldr	r3, [pc, #304]	; (80069d0 <cppLoop+0xfc0>)
 80068a0:	2201      	movs	r2, #1
 80068a2:	494d      	ldr	r1, [pc, #308]	; (80069d8 <cppLoop+0xfc8>)
 80068a4:	484d      	ldr	r0, [pc, #308]	; (80069dc <cppLoop+0xfcc>)
 80068a6:	f7fa fea9 	bl	80015fc <sd_write_array_double>
			sd_write_array_double("Params", "ky.txt", 1, &adj_ky, OVER_WRITE);
 80068aa:	2300      	movs	r3, #0
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	4b49      	ldr	r3, [pc, #292]	; (80069d4 <cppLoop+0xfc4>)
 80068b0:	2201      	movs	r2, #1
 80068b2:	494b      	ldr	r1, [pc, #300]	; (80069e0 <cppLoop+0xfd0>)
 80068b4:	4849      	ldr	r0, [pc, #292]	; (80069dc <cppLoop+0xfcc>)
 80068b6:	f7fa fea1 	bl	80015fc <sd_write_array_double>
			sd_write_array_double("Params", "kt.txt", 1, &adj_kt, OVER_WRITE);
 80068ba:	2300      	movs	r3, #0
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	4b40      	ldr	r3, [pc, #256]	; (80069c0 <cppLoop+0xfb0>)
 80068c0:	2201      	movs	r2, #1
 80068c2:	4948      	ldr	r1, [pc, #288]	; (80069e4 <cppLoop+0xfd4>)
 80068c4:	4845      	ldr	r0, [pc, #276]	; (80069dc <cppLoop+0xfcc>)
 80068c6:	f7fa fe99 	bl	80015fc <sd_write_array_double>
			path_following.setGain(adj_kx, adj_ky, adj_kt);
 80068ca:	4b41      	ldr	r3, [pc, #260]	; (80069d0 <cppLoop+0xfc0>)
 80068cc:	ed93 7b00 	vldr	d7, [r3]
 80068d0:	4b40      	ldr	r3, [pc, #256]	; (80069d4 <cppLoop+0xfc4>)
 80068d2:	ed93 6b00 	vldr	d6, [r3]
 80068d6:	4b3a      	ldr	r3, [pc, #232]	; (80069c0 <cppLoop+0xfb0>)
 80068d8:	ed93 5b00 	vldr	d5, [r3]
 80068dc:	eeb0 2a45 	vmov.f32	s4, s10
 80068e0:	eef0 2a65 	vmov.f32	s5, s11
 80068e4:	eeb0 1a46 	vmov.f32	s2, s12
 80068e8:	eef0 1a66 	vmov.f32	s3, s13
 80068ec:	eeb0 0a47 	vmov.f32	s0, s14
 80068f0:	eef0 0a67 	vmov.f32	s1, s15
 80068f4:	483c      	ldr	r0, [pc, #240]	; (80069e8 <cppLoop+0xfd8>)
 80068f6:	f7fc fc3b 	bl	8003170 <_ZN13PathFollowing7setGainEddd>
			led.LR(-1, 0);
 80068fa:	2200      	movs	r2, #0
 80068fc:	f04f 31ff 	mov.w	r1, #4294967295
 8006900:	4830      	ldr	r0, [pc, #192]	; (80069c4 <cppLoop+0xfb4>)
 8006902:	f7fb fc73 	bl	80021ec <_ZN3LED2LREaa>
		break;
 8006906:	e0d7      	b.n	8006ab8 <cppLoop+0x10a8>

	case 9:
		lcd_clear();
 8006908:	f7fa fbca 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800690c:	2100      	movs	r1, #0
 800690e:	2000      	movs	r0, #0
 8006910:	f7fa fbd6 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 8006914:	4835      	ldr	r0, [pc, #212]	; (80069ec <cppLoop+0xfdc>)
 8006916:	f7fa fbfd 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800691a:	2101      	movs	r1, #1
 800691c:	2000      	movs	r0, #0
 800691e:	f7fa fbcf 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006922:	4833      	ldr	r0, [pc, #204]	; (80069f0 <cppLoop+0xfe0>)
 8006924:	f7fa fbf6 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006928:	4827      	ldr	r0, [pc, #156]	; (80069c8 <cppLoop+0xfb8>)
 800692a:	f7fb fb3f 	bl	8001fac <_ZN8JoyStick8getValueEv>
 800692e:	4603      	mov	r3, r0
 8006930:	2b02      	cmp	r3, #2
 8006932:	bf0c      	ite	eq
 8006934:	2301      	moveq	r3, #1
 8006936:	2300      	movne	r3, #0
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b00      	cmp	r3, #0
 800693c:	f000 80be 	beq.w	8006abc <cppLoop+0x10ac>
			HAL_Delay(500);
 8006940:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006944:	f000 f9d2 	bl	8006cec <HAL_Delay>
			led.LR(-1, 1);
 8006948:	2201      	movs	r2, #1
 800694a:	f04f 31ff 	mov.w	r1, #4294967295
 800694e:	481d      	ldr	r0, [pc, #116]	; (80069c4 <cppLoop+0xfb4>)
 8006950:	f7fb fc4c 	bl	80021ec <_ZN3LED2LREaa>

			logger.start();
 8006954:	4827      	ldr	r0, [pc, #156]	; (80069f4 <cppLoop+0xfe4>)
 8006956:	f7fc f924 	bl	8002ba2 <_ZN6Logger5startEv>
			motor.setRatio(0.2, -0.2);
 800695a:	ed9f 1b13 	vldr	d1, [pc, #76]	; 80069a8 <cppLoop+0xf98>
 800695e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80069b0 <cppLoop+0xfa0>
 8006962:	4825      	ldr	r0, [pc, #148]	; (80069f8 <cppLoop+0xfe8>)
 8006964:	f7fc f9b0 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 8006968:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800696c:	f000 f9be 	bl	8006cec <HAL_Delay>

			logger.stop();
 8006970:	4820      	ldr	r0, [pc, #128]	; (80069f4 <cppLoop+0xfe4>)
 8006972:	f7fc f926 	bl	8002bc2 <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 8006976:	ed9f 1b10 	vldr	d1, [pc, #64]	; 80069b8 <cppLoop+0xfa8>
 800697a:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 80069b8 <cppLoop+0xfa8>
 800697e:	481e      	ldr	r0, [pc, #120]	; (80069f8 <cppLoop+0xfe8>)
 8006980:	f7fc f9a2 	bl	8002cc8 <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 8006984:	4a1d      	ldr	r2, [pc, #116]	; (80069fc <cppLoop+0xfec>)
 8006986:	491e      	ldr	r1, [pc, #120]	; (8006a00 <cppLoop+0xff0>)
 8006988:	481a      	ldr	r0, [pc, #104]	; (80069f4 <cppLoop+0xfe4>)
 800698a:	f7fc f8d3 	bl	8002b34 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 800698e:	2200      	movs	r2, #0
 8006990:	f04f 31ff 	mov.w	r1, #4294967295
 8006994:	480b      	ldr	r0, [pc, #44]	; (80069c4 <cppLoop+0xfb4>)
 8006996:	f7fb fc29 	bl	80021ec <_ZN3LED2LREaa>
		}
		break;
 800699a:	e08f      	b.n	8006abc <cppLoop+0x10ac>
 800699c:	f3af 8000 	nop.w
 80069a0:	88e368f1 	.word	0x88e368f1
 80069a4:	3ee4f8b5 	.word	0x3ee4f8b5
 80069a8:	9999999a 	.word	0x9999999a
 80069ac:	bfc99999 	.word	0xbfc99999
 80069b0:	9999999a 	.word	0x9999999a
 80069b4:	3fc99999 	.word	0x3fc99999
	...
 80069c0:	2002b100 	.word	0x2002b100
 80069c4:	20000540 	.word	0x20000540
 80069c8:	20000534 	.word	0x20000534
 80069cc:	2002b0ae 	.word	0x2002b0ae
 80069d0:	2002b0e0 	.word	0x2002b0e0
 80069d4:	2002b0f0 	.word	0x2002b0f0
 80069d8:	080179e0 	.word	0x080179e0
 80069dc:	08017900 	.word	0x08017900
 80069e0:	080179e8 	.word	0x080179e8
 80069e4:	080179f0 	.word	0x080179f0
 80069e8:	20013978 	.word	0x20013978
 80069ec:	080179f8 	.word	0x080179f8
 80069f0:	0801793c 	.word	0x0801793c
 80069f4:	200005a4 	.word	0x200005a4
 80069f8:	2000053c 	.word	0x2000053c
 80069fc:	08017a00 	.word	0x08017a00
 8006a00:	08017a0c 	.word	0x08017a0c

	case 10:
		lcd_clear();
 8006a04:	f7fa fb4c 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006a08:	2100      	movs	r1, #0
 8006a0a:	2000      	movs	r0, #0
 8006a0c:	f7fa fb58 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 8006a10:	482f      	ldr	r0, [pc, #188]	; (8006ad0 <cppLoop+0x10c0>)
 8006a12:	f7fa fb7f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006a16:	2101      	movs	r1, #1
 8006a18:	2000      	movs	r0, #0
 8006a1a:	f7fa fb51 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8006a1e:	482d      	ldr	r0, [pc, #180]	; (8006ad4 <cppLoop+0x10c4>)
 8006a20:	f7fa fb78 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006a24:	482c      	ldr	r0, [pc, #176]	; (8006ad8 <cppLoop+0x10c8>)
 8006a26:	f7fb fac1 	bl	8001fac <_ZN8JoyStick8getValueEv>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	bf0c      	ite	eq
 8006a30:	2301      	moveq	r3, #1
 8006a32:	2300      	movne	r3, #0
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d042      	beq.n	8006ac0 <cppLoop+0x10b0>
			HAL_Delay(500);
 8006a3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006a3e:	f000 f955 	bl	8006cec <HAL_Delay>
			led.LR(-1, 1);
 8006a42:	2201      	movs	r2, #1
 8006a44:	f04f 31ff 	mov.w	r1, #4294967295
 8006a48:	4824      	ldr	r0, [pc, #144]	; (8006adc <cppLoop+0x10cc>)
 8006a4a:	f7fb fbcf 	bl	80021ec <_ZN3LED2LREaa>

			logger.start();
 8006a4e:	4824      	ldr	r0, [pc, #144]	; (8006ae0 <cppLoop+0x10d0>)
 8006a50:	f7fc f8a7 	bl	8002ba2 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8006a54:	4823      	ldr	r0, [pc, #140]	; (8006ae4 <cppLoop+0x10d4>)
 8006a56:	f7fd f818 	bl	8003a8a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(0, 1);
 8006a5a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8006a5e:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8006ae8 <cppLoop+0x10d8>
 8006a62:	4820      	ldr	r0, [pc, #128]	; (8006ae4 <cppLoop+0x10d4>)
 8006a64:	f7fc ffb8 	bl	80039d8 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 8006a68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a6c:	f000 f93e 	bl	8006cec <HAL_Delay>

			logger.stop();
 8006a70:	481b      	ldr	r0, [pc, #108]	; (8006ae0 <cppLoop+0x10d0>)
 8006a72:	f7fc f8a6 	bl	8002bc2 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8006a76:	481b      	ldr	r0, [pc, #108]	; (8006ae4 <cppLoop+0x10d4>)
 8006a78:	f7fd f816 	bl	8003aa8 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 8006a7c:	4a1b      	ldr	r2, [pc, #108]	; (8006aec <cppLoop+0x10dc>)
 8006a7e:	491c      	ldr	r1, [pc, #112]	; (8006af0 <cppLoop+0x10e0>)
 8006a80:	4817      	ldr	r0, [pc, #92]	; (8006ae0 <cppLoop+0x10d0>)
 8006a82:	f7fc f857 	bl	8002b34 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8006a86:	2200      	movs	r2, #0
 8006a88:	f04f 31ff 	mov.w	r1, #4294967295
 8006a8c:	4813      	ldr	r0, [pc, #76]	; (8006adc <cppLoop+0x10cc>)
 8006a8e:	f7fb fbad 	bl	80021ec <_ZN3LED2LREaa>
		}

		break;
 8006a92:	e015      	b.n	8006ac0 <cppLoop+0x10b0>
	case 15:

		break;

	default:
		break;
 8006a94:	bf00      	nop
 8006a96:	e014      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006a98:	bf00      	nop
 8006a9a:	e012      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006a9c:	bf00      	nop
 8006a9e:	e010      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006aa0:	bf00      	nop
 8006aa2:	e00e      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006aa4:	bf00      	nop
 8006aa6:	e00c      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006aa8:	bf00      	nop
 8006aaa:	e00a      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006aac:	bf00      	nop
 8006aae:	e008      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006ab0:	bf00      	nop
 8006ab2:	e006      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006ab4:	bf00      	nop
 8006ab6:	e004      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006ab8:	bf00      	nop
 8006aba:	e002      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006abc:	bf00      	nop
 8006abe:	e000      	b.n	8006ac2 <cppLoop+0x10b2>
		break;
 8006ac0:	bf00      	nop

	}

	HAL_Delay(30);
 8006ac2:	201e      	movs	r0, #30
 8006ac4:	f000 f912 	bl	8006cec <HAL_Delay>

}
 8006ac8:	bf00      	nop
 8006aca:	373c      	adds	r7, #60	; 0x3c
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ad0:	08017a18 	.word	0x08017a18
 8006ad4:	08017a1c 	.word	0x08017a1c
 8006ad8:	20000534 	.word	0x20000534
 8006adc:	20000540 	.word	0x20000540
 8006ae0:	200005a4 	.word	0x200005a4
 8006ae4:	20013690 	.word	0x20013690
 8006ae8:	00000000 	.word	0x00000000
 8006aec:	08017a28 	.word	0x08017a28
 8006af0:	08017a0c 	.word	0x08017a0c

08006af4 <_Z41__static_initialization_and_destruction_0ii>:
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b082      	sub	sp, #8
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d133      	bne.n	8006b6c <_Z41__static_initialization_and_destruction_0ii+0x78>
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d12e      	bne.n	8006b6c <_Z41__static_initialization_and_destruction_0ii+0x78>
LineSensor line_sensor;
 8006b0e:	4819      	ldr	r0, [pc, #100]	; (8006b74 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006b10:	f7fb fba4 	bl	800225c <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8006b14:	4818      	ldr	r0, [pc, #96]	; (8006b78 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006b16:	f7fc fc53 	bl	80033c0 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8006b1a:	4818      	ldr	r0, [pc, #96]	; (8006b7c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8006b1c:	f7fb fa3a 	bl	8001f94 <_ZN8JoyStickC1Ev>
Motor motor;
 8006b20:	4817      	ldr	r0, [pc, #92]	; (8006b80 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006b22:	f7fc f85e 	bl	8002be2 <_ZN5MotorC1Ev>
IMU imu;
 8006b26:	4817      	ldr	r0, [pc, #92]	; (8006b84 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006b28:	f7fa ffda 	bl	8001ae0 <_ZN3IMUC1Ev>
Logger logger;
 8006b2c:	4816      	ldr	r0, [pc, #88]	; (8006b88 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006b2e:	f7fb ff63 	bl	80029f8 <_ZN6LoggerC1Ev>
Encoder encoder;
 8006b32:	4816      	ldr	r0, [pc, #88]	; (8006b8c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006b34:	f7fa fb0e 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8006b38:	4b12      	ldr	r3, [pc, #72]	; (8006b84 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006b3a:	4a14      	ldr	r2, [pc, #80]	; (8006b8c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006b3c:	4910      	ldr	r1, [pc, #64]	; (8006b80 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006b3e:	4814      	ldr	r0, [pc, #80]	; (8006b90 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006b40:	f7fc fda0 	bl	8003684 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl);
 8006b44:	4b12      	ldr	r3, [pc, #72]	; (8006b90 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006b46:	4a0b      	ldr	r2, [pc, #44]	; (8006b74 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006b48:	490d      	ldr	r1, [pc, #52]	; (8006b80 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006b4a:	4812      	ldr	r0, [pc, #72]	; (8006b94 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8006b4c:	f7fb fd1c 	bl	8002588 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8006b50:	4b0f      	ldr	r3, [pc, #60]	; (8006b90 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006b52:	4a0c      	ldr	r2, [pc, #48]	; (8006b84 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006b54:	490d      	ldr	r1, [pc, #52]	; (8006b8c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006b56:	4810      	ldr	r0, [pc, #64]	; (8006b98 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8006b58:	f7fc f928 	bl	8002dac <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
SystemIdentification sys_ident(&logger, &motor);
 8006b5c:	4a08      	ldr	r2, [pc, #32]	; (8006b80 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006b5e:	490a      	ldr	r1, [pc, #40]	; (8006b88 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006b60:	480e      	ldr	r0, [pc, #56]	; (8006b9c <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8006b62:	f7fc fc97 	bl	8003494 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8006b66:	480e      	ldr	r0, [pc, #56]	; (8006ba0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8006b68:	f7fc fa4a 	bl	8003000 <_ZN13PathFollowingC1Ev>
}
 8006b6c:	bf00      	nop
 8006b6e:	3708      	adds	r7, #8
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	20000238 	.word	0x20000238
 8006b78:	20000530 	.word	0x20000530
 8006b7c:	20000534 	.word	0x20000534
 8006b80:	2000053c 	.word	0x2000053c
 8006b84:	20000550 	.word	0x20000550
 8006b88:	200005a4 	.word	0x200005a4
 8006b8c:	20013660 	.word	0x20013660
 8006b90:	20013690 	.word	0x20013690
 8006b94:	200136d0 	.word	0x200136d0
 8006b98:	20013738 	.word	0x20013738
 8006b9c:	20013768 	.word	0x20013768
 8006ba0:	20013978 	.word	0x20013978

08006ba4 <_GLOBAL__sub_I_line_sensor>:
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006bac:	2001      	movs	r0, #1
 8006bae:	f7ff ffa1 	bl	8006af4 <_Z41__static_initialization_and_destruction_0ii>
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006bb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006bec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006bb8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006bba:	e003      	b.n	8006bc4 <LoopCopyDataInit>

08006bbc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006bbc:	4b0c      	ldr	r3, [pc, #48]	; (8006bf0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006bbe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006bc0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006bc2:	3104      	adds	r1, #4

08006bc4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006bc4:	480b      	ldr	r0, [pc, #44]	; (8006bf4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006bc6:	4b0c      	ldr	r3, [pc, #48]	; (8006bf8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006bc8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006bca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006bcc:	d3f6      	bcc.n	8006bbc <CopyDataInit>
  ldr  r2, =_sbss
 8006bce:	4a0b      	ldr	r2, [pc, #44]	; (8006bfc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006bd0:	e002      	b.n	8006bd8 <LoopFillZerobss>

08006bd2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006bd2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006bd4:	f842 3b04 	str.w	r3, [r2], #4

08006bd8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006bd8:	4b09      	ldr	r3, [pc, #36]	; (8006c00 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006bda:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006bdc:	d3f9      	bcc.n	8006bd2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006bde:	f7fe fd77 	bl	80056d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006be2:	f00b fded 	bl	80127c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006be6:	f7fd f83b 	bl	8003c60 <main>
  bx  lr    
 8006bea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006bec:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8006bf0:	08018030 	.word	0x08018030
  ldr  r0, =_sdata
 8006bf4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006bf8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8006bfc:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8006c00:	2002fae8 	.word	0x2002fae8

08006c04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006c04:	e7fe      	b.n	8006c04 <ADC_IRQHandler>
	...

08006c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006c0c:	4b0e      	ldr	r3, [pc, #56]	; (8006c48 <HAL_Init+0x40>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a0d      	ldr	r2, [pc, #52]	; (8006c48 <HAL_Init+0x40>)
 8006c12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006c18:	4b0b      	ldr	r3, [pc, #44]	; (8006c48 <HAL_Init+0x40>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a0a      	ldr	r2, [pc, #40]	; (8006c48 <HAL_Init+0x40>)
 8006c1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006c22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006c24:	4b08      	ldr	r3, [pc, #32]	; (8006c48 <HAL_Init+0x40>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a07      	ldr	r2, [pc, #28]	; (8006c48 <HAL_Init+0x40>)
 8006c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c30:	2003      	movs	r0, #3
 8006c32:	f000 fd51 	bl	80076d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006c36:	2000      	movs	r0, #0
 8006c38:	f000 f808 	bl	8006c4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006c3c:	f7fd ff36 	bl	8004aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	40023c00 	.word	0x40023c00

08006c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006c54:	4b12      	ldr	r3, [pc, #72]	; (8006ca0 <HAL_InitTick+0x54>)
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	4b12      	ldr	r3, [pc, #72]	; (8006ca4 <HAL_InitTick+0x58>)
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f000 fd69 	bl	8007742 <HAL_SYSTICK_Config>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d001      	beq.n	8006c7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e00e      	b.n	8006c98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b0f      	cmp	r3, #15
 8006c7e:	d80a      	bhi.n	8006c96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006c80:	2200      	movs	r2, #0
 8006c82:	6879      	ldr	r1, [r7, #4]
 8006c84:	f04f 30ff 	mov.w	r0, #4294967295
 8006c88:	f000 fd31 	bl	80076ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006c8c:	4a06      	ldr	r2, [pc, #24]	; (8006ca8 <HAL_InitTick+0x5c>)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006c92:	2300      	movs	r3, #0
 8006c94:	e000      	b.n	8006c98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	20000000 	.word	0x20000000
 8006ca4:	20000008 	.word	0x20000008
 8006ca8:	20000004 	.word	0x20000004

08006cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006cac:	b480      	push	{r7}
 8006cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006cb0:	4b06      	ldr	r3, [pc, #24]	; (8006ccc <HAL_IncTick+0x20>)
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	4b06      	ldr	r3, [pc, #24]	; (8006cd0 <HAL_IncTick+0x24>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4413      	add	r3, r2
 8006cbc:	4a04      	ldr	r2, [pc, #16]	; (8006cd0 <HAL_IncTick+0x24>)
 8006cbe:	6013      	str	r3, [r2, #0]
}
 8006cc0:	bf00      	nop
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	20000008 	.word	0x20000008
 8006cd0:	2002da70 	.word	0x2002da70

08006cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8006cd8:	4b03      	ldr	r3, [pc, #12]	; (8006ce8 <HAL_GetTick+0x14>)
 8006cda:	681b      	ldr	r3, [r3, #0]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	2002da70 	.word	0x2002da70

08006cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006cf4:	f7ff ffee 	bl	8006cd4 <HAL_GetTick>
 8006cf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d04:	d005      	beq.n	8006d12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006d06:	4b09      	ldr	r3, [pc, #36]	; (8006d2c <HAL_Delay+0x40>)
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	4413      	add	r3, r2
 8006d10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006d12:	bf00      	nop
 8006d14:	f7ff ffde 	bl	8006cd4 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d8f7      	bhi.n	8006d14 <HAL_Delay+0x28>
  {
  }
}
 8006d24:	bf00      	nop
 8006d26:	3710      	adds	r7, #16
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	20000008 	.word	0x20000008

08006d30 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d101      	bne.n	8006d46 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e033      	b.n	8006dae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d109      	bne.n	8006d62 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f7fd fed4 	bl	8004afc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d66:	f003 0310 	and.w	r3, r3, #16
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d118      	bne.n	8006da0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d72:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006d76:	f023 0302 	bic.w	r3, r3, #2
 8006d7a:	f043 0202 	orr.w	r2, r3, #2
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 fa5a 	bl	800723c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d92:	f023 0303 	bic.w	r3, r3, #3
 8006d96:	f043 0201 	orr.w	r2, r3, #1
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	641a      	str	r2, [r3, #64]	; 0x40
 8006d9e:	e001      	b.n	8006da4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3710      	adds	r7, #16
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
	...

08006db8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b086      	sub	sp, #24
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d101      	bne.n	8006dd6 <HAL_ADC_Start_DMA+0x1e>
 8006dd2:	2302      	movs	r3, #2
 8006dd4:	e0cc      	b.n	8006f70 <HAL_ADC_Start_DMA+0x1b8>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	f003 0301 	and.w	r3, r3, #1
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d018      	beq.n	8006e1e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689a      	ldr	r2, [r3, #8]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f042 0201 	orr.w	r2, r2, #1
 8006dfa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006dfc:	4b5e      	ldr	r3, [pc, #376]	; (8006f78 <HAL_ADC_Start_DMA+0x1c0>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a5e      	ldr	r2, [pc, #376]	; (8006f7c <HAL_ADC_Start_DMA+0x1c4>)
 8006e02:	fba2 2303 	umull	r2, r3, r2, r3
 8006e06:	0c9a      	lsrs	r2, r3, #18
 8006e08:	4613      	mov	r3, r2
 8006e0a:	005b      	lsls	r3, r3, #1
 8006e0c:	4413      	add	r3, r2
 8006e0e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006e10:	e002      	b.n	8006e18 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	3b01      	subs	r3, #1
 8006e16:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d1f9      	bne.n	8006e12 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	f040 80a0 	bne.w	8006f6e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006e36:	f023 0301 	bic.w	r3, r3, #1
 8006e3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d007      	beq.n	8006e60 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006e58:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e6c:	d106      	bne.n	8006e7c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e72:	f023 0206 	bic.w	r2, r3, #6
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	645a      	str	r2, [r3, #68]	; 0x44
 8006e7a:	e002      	b.n	8006e82 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006e8a:	4b3d      	ldr	r3, [pc, #244]	; (8006f80 <HAL_ADC_Start_DMA+0x1c8>)
 8006e8c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e92:	4a3c      	ldr	r2, [pc, #240]	; (8006f84 <HAL_ADC_Start_DMA+0x1cc>)
 8006e94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e9a:	4a3b      	ldr	r2, [pc, #236]	; (8006f88 <HAL_ADC_Start_DMA+0x1d0>)
 8006e9c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea2:	4a3a      	ldr	r2, [pc, #232]	; (8006f8c <HAL_ADC_Start_DMA+0x1d4>)
 8006ea4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006eae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006ebe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	689a      	ldr	r2, [r3, #8]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ece:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	334c      	adds	r3, #76	; 0x4c
 8006eda:	4619      	mov	r1, r3
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f000 fcea 	bl	80078b8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	f003 031f 	and.w	r3, r3, #31
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d12a      	bne.n	8006f46 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a26      	ldr	r2, [pc, #152]	; (8006f90 <HAL_ADC_Start_DMA+0x1d8>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d015      	beq.n	8006f26 <HAL_ADC_Start_DMA+0x16e>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a25      	ldr	r2, [pc, #148]	; (8006f94 <HAL_ADC_Start_DMA+0x1dc>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d105      	bne.n	8006f10 <HAL_ADC_Start_DMA+0x158>
 8006f04:	4b1e      	ldr	r3, [pc, #120]	; (8006f80 <HAL_ADC_Start_DMA+0x1c8>)
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	f003 031f 	and.w	r3, r3, #31
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00a      	beq.n	8006f26 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a20      	ldr	r2, [pc, #128]	; (8006f98 <HAL_ADC_Start_DMA+0x1e0>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d129      	bne.n	8006f6e <HAL_ADC_Start_DMA+0x1b6>
 8006f1a:	4b19      	ldr	r3, [pc, #100]	; (8006f80 <HAL_ADC_Start_DMA+0x1c8>)
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	f003 031f 	and.w	r3, r3, #31
 8006f22:	2b0f      	cmp	r3, #15
 8006f24:	d823      	bhi.n	8006f6e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d11c      	bne.n	8006f6e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689a      	ldr	r2, [r3, #8]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006f42:	609a      	str	r2, [r3, #8]
 8006f44:	e013      	b.n	8006f6e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a11      	ldr	r2, [pc, #68]	; (8006f90 <HAL_ADC_Start_DMA+0x1d8>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d10e      	bne.n	8006f6e <HAL_ADC_Start_DMA+0x1b6>
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d107      	bne.n	8006f6e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	689a      	ldr	r2, [r3, #8]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006f6c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3718      	adds	r7, #24
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	20000000 	.word	0x20000000
 8006f7c:	431bde83 	.word	0x431bde83
 8006f80:	40012300 	.word	0x40012300
 8006f84:	08007435 	.word	0x08007435
 8006f88:	080074ef 	.word	0x080074ef
 8006f8c:	0800750b 	.word	0x0800750b
 8006f90:	40012000 	.word	0x40012000
 8006f94:	40012100 	.word	0x40012100
 8006f98:	40012200 	.word	0x40012200

08006f9c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006fb8:	bf00      	nop
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d101      	bne.n	8006ff4 <HAL_ADC_ConfigChannel+0x1c>
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	e113      	b.n	800721c <HAL_ADC_ConfigChannel+0x244>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2b09      	cmp	r3, #9
 8007002:	d925      	bls.n	8007050 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	68d9      	ldr	r1, [r3, #12]
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	b29b      	uxth	r3, r3
 8007010:	461a      	mov	r2, r3
 8007012:	4613      	mov	r3, r2
 8007014:	005b      	lsls	r3, r3, #1
 8007016:	4413      	add	r3, r2
 8007018:	3b1e      	subs	r3, #30
 800701a:	2207      	movs	r2, #7
 800701c:	fa02 f303 	lsl.w	r3, r2, r3
 8007020:	43da      	mvns	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	400a      	ands	r2, r1
 8007028:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	68d9      	ldr	r1, [r3, #12]
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	689a      	ldr	r2, [r3, #8]
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	b29b      	uxth	r3, r3
 800703a:	4618      	mov	r0, r3
 800703c:	4603      	mov	r3, r0
 800703e:	005b      	lsls	r3, r3, #1
 8007040:	4403      	add	r3, r0
 8007042:	3b1e      	subs	r3, #30
 8007044:	409a      	lsls	r2, r3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	430a      	orrs	r2, r1
 800704c:	60da      	str	r2, [r3, #12]
 800704e:	e022      	b.n	8007096 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	6919      	ldr	r1, [r3, #16]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	b29b      	uxth	r3, r3
 800705c:	461a      	mov	r2, r3
 800705e:	4613      	mov	r3, r2
 8007060:	005b      	lsls	r3, r3, #1
 8007062:	4413      	add	r3, r2
 8007064:	2207      	movs	r2, #7
 8007066:	fa02 f303 	lsl.w	r3, r2, r3
 800706a:	43da      	mvns	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	400a      	ands	r2, r1
 8007072:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	6919      	ldr	r1, [r3, #16]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	689a      	ldr	r2, [r3, #8]
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	b29b      	uxth	r3, r3
 8007084:	4618      	mov	r0, r3
 8007086:	4603      	mov	r3, r0
 8007088:	005b      	lsls	r3, r3, #1
 800708a:	4403      	add	r3, r0
 800708c:	409a      	lsls	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	430a      	orrs	r2, r1
 8007094:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	2b06      	cmp	r3, #6
 800709c:	d824      	bhi.n	80070e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	685a      	ldr	r2, [r3, #4]
 80070a8:	4613      	mov	r3, r2
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	4413      	add	r3, r2
 80070ae:	3b05      	subs	r3, #5
 80070b0:	221f      	movs	r2, #31
 80070b2:	fa02 f303 	lsl.w	r3, r2, r3
 80070b6:	43da      	mvns	r2, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	400a      	ands	r2, r1
 80070be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	4618      	mov	r0, r3
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685a      	ldr	r2, [r3, #4]
 80070d2:	4613      	mov	r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	4413      	add	r3, r2
 80070d8:	3b05      	subs	r3, #5
 80070da:	fa00 f203 	lsl.w	r2, r0, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	430a      	orrs	r2, r1
 80070e4:	635a      	str	r2, [r3, #52]	; 0x34
 80070e6:	e04c      	b.n	8007182 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	2b0c      	cmp	r3, #12
 80070ee:	d824      	bhi.n	800713a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	685a      	ldr	r2, [r3, #4]
 80070fa:	4613      	mov	r3, r2
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	4413      	add	r3, r2
 8007100:	3b23      	subs	r3, #35	; 0x23
 8007102:	221f      	movs	r2, #31
 8007104:	fa02 f303 	lsl.w	r3, r2, r3
 8007108:	43da      	mvns	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	400a      	ands	r2, r1
 8007110:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	b29b      	uxth	r3, r3
 800711e:	4618      	mov	r0, r3
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	685a      	ldr	r2, [r3, #4]
 8007124:	4613      	mov	r3, r2
 8007126:	009b      	lsls	r3, r3, #2
 8007128:	4413      	add	r3, r2
 800712a:	3b23      	subs	r3, #35	; 0x23
 800712c:	fa00 f203 	lsl.w	r2, r0, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	430a      	orrs	r2, r1
 8007136:	631a      	str	r2, [r3, #48]	; 0x30
 8007138:	e023      	b.n	8007182 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	685a      	ldr	r2, [r3, #4]
 8007144:	4613      	mov	r3, r2
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	4413      	add	r3, r2
 800714a:	3b41      	subs	r3, #65	; 0x41
 800714c:	221f      	movs	r2, #31
 800714e:	fa02 f303 	lsl.w	r3, r2, r3
 8007152:	43da      	mvns	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	400a      	ands	r2, r1
 800715a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	b29b      	uxth	r3, r3
 8007168:	4618      	mov	r0, r3
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	685a      	ldr	r2, [r3, #4]
 800716e:	4613      	mov	r3, r2
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	4413      	add	r3, r2
 8007174:	3b41      	subs	r3, #65	; 0x41
 8007176:	fa00 f203 	lsl.w	r2, r0, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	430a      	orrs	r2, r1
 8007180:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007182:	4b29      	ldr	r3, [pc, #164]	; (8007228 <HAL_ADC_ConfigChannel+0x250>)
 8007184:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a28      	ldr	r2, [pc, #160]	; (800722c <HAL_ADC_ConfigChannel+0x254>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d10f      	bne.n	80071b0 <HAL_ADC_ConfigChannel+0x1d8>
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	2b12      	cmp	r3, #18
 8007196:	d10b      	bne.n	80071b0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a1d      	ldr	r2, [pc, #116]	; (800722c <HAL_ADC_ConfigChannel+0x254>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d12b      	bne.n	8007212 <HAL_ADC_ConfigChannel+0x23a>
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a1c      	ldr	r2, [pc, #112]	; (8007230 <HAL_ADC_ConfigChannel+0x258>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d003      	beq.n	80071cc <HAL_ADC_ConfigChannel+0x1f4>
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2b11      	cmp	r3, #17
 80071ca:	d122      	bne.n	8007212 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a11      	ldr	r2, [pc, #68]	; (8007230 <HAL_ADC_ConfigChannel+0x258>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d111      	bne.n	8007212 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80071ee:	4b11      	ldr	r3, [pc, #68]	; (8007234 <HAL_ADC_ConfigChannel+0x25c>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a11      	ldr	r2, [pc, #68]	; (8007238 <HAL_ADC_ConfigChannel+0x260>)
 80071f4:	fba2 2303 	umull	r2, r3, r2, r3
 80071f8:	0c9a      	lsrs	r2, r3, #18
 80071fa:	4613      	mov	r3, r2
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	4413      	add	r3, r2
 8007200:	005b      	lsls	r3, r3, #1
 8007202:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007204:	e002      	b.n	800720c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	3b01      	subs	r3, #1
 800720a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1f9      	bne.n	8007206 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	4618      	mov	r0, r3
 800721e:	3714      	adds	r7, #20
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr
 8007228:	40012300 	.word	0x40012300
 800722c:	40012000 	.word	0x40012000
 8007230:	10000012 	.word	0x10000012
 8007234:	20000000 	.word	0x20000000
 8007238:	431bde83 	.word	0x431bde83

0800723c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007244:	4b79      	ldr	r3, [pc, #484]	; (800742c <ADC_Init+0x1f0>)
 8007246:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	431a      	orrs	r2, r3
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	685a      	ldr	r2, [r3, #4]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007270:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	6859      	ldr	r1, [r3, #4]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	691b      	ldr	r3, [r3, #16]
 800727c:	021a      	lsls	r2, r3, #8
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	430a      	orrs	r2, r1
 8007284:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007294:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	6859      	ldr	r1, [r3, #4]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	689a      	ldr	r2, [r3, #8]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	430a      	orrs	r2, r1
 80072a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	689a      	ldr	r2, [r3, #8]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	6899      	ldr	r1, [r3, #8]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68da      	ldr	r2, [r3, #12]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	430a      	orrs	r2, r1
 80072c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ce:	4a58      	ldr	r2, [pc, #352]	; (8007430 <ADC_Init+0x1f4>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d022      	beq.n	800731a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	689a      	ldr	r2, [r3, #8]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80072e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	6899      	ldr	r1, [r3, #8]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	430a      	orrs	r2, r1
 80072f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	689a      	ldr	r2, [r3, #8]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007304:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6899      	ldr	r1, [r3, #8]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	430a      	orrs	r2, r1
 8007316:	609a      	str	r2, [r3, #8]
 8007318:	e00f      	b.n	800733a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	689a      	ldr	r2, [r3, #8]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007328:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	689a      	ldr	r2, [r3, #8]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007338:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	689a      	ldr	r2, [r3, #8]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f022 0202 	bic.w	r2, r2, #2
 8007348:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	6899      	ldr	r1, [r3, #8]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	7e1b      	ldrb	r3, [r3, #24]
 8007354:	005a      	lsls	r2, r3, #1
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	430a      	orrs	r2, r1
 800735c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d01b      	beq.n	80073a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685a      	ldr	r2, [r3, #4]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007376:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685a      	ldr	r2, [r3, #4]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007386:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6859      	ldr	r1, [r3, #4]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007392:	3b01      	subs	r3, #1
 8007394:	035a      	lsls	r2, r3, #13
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	430a      	orrs	r2, r1
 800739c:	605a      	str	r2, [r3, #4]
 800739e:	e007      	b.n	80073b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	685a      	ldr	r2, [r3, #4]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80073ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80073be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	051a      	lsls	r2, r3, #20
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	430a      	orrs	r2, r1
 80073d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	689a      	ldr	r2, [r3, #8]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80073e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	6899      	ldr	r1, [r3, #8]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80073f2:	025a      	lsls	r2, r3, #9
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	430a      	orrs	r2, r1
 80073fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689a      	ldr	r2, [r3, #8]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800740a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6899      	ldr	r1, [r3, #8]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	695b      	ldr	r3, [r3, #20]
 8007416:	029a      	lsls	r2, r3, #10
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	430a      	orrs	r2, r1
 800741e:	609a      	str	r2, [r3, #8]
}
 8007420:	bf00      	nop
 8007422:	3714      	adds	r7, #20
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr
 800742c:	40012300 	.word	0x40012300
 8007430:	0f000001 	.word	0x0f000001

08007434 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007440:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007446:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800744a:	2b00      	cmp	r3, #0
 800744c:	d13c      	bne.n	80074c8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007452:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007464:	2b00      	cmp	r3, #0
 8007466:	d12b      	bne.n	80074c0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800746c:	2b00      	cmp	r3, #0
 800746e:	d127      	bne.n	80074c0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007476:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800747a:	2b00      	cmp	r3, #0
 800747c:	d006      	beq.n	800748c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007488:	2b00      	cmp	r3, #0
 800748a:	d119      	bne.n	80074c0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	685a      	ldr	r2, [r3, #4]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f022 0220 	bic.w	r2, r2, #32
 800749a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d105      	bne.n	80074c0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b8:	f043 0201 	orr.w	r2, r3, #1
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80074c0:	68f8      	ldr	r0, [r7, #12]
 80074c2:	f7ff fd6b 	bl	8006f9c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80074c6:	e00e      	b.n	80074e6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074cc:	f003 0310 	and.w	r3, r3, #16
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f7ff fd75 	bl	8006fc4 <HAL_ADC_ErrorCallback>
}
 80074da:	e004      	b.n	80074e6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	4798      	blx	r3
}
 80074e6:	bf00      	nop
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b084      	sub	sp, #16
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074fa:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f7ff fd57 	bl	8006fb0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007502:	bf00      	nop
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b084      	sub	sp, #16
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007516:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2240      	movs	r2, #64	; 0x40
 800751c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007522:	f043 0204 	orr.w	r2, r3, #4
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7ff fd4a 	bl	8006fc4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007530:	bf00      	nop
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <__NVIC_SetPriorityGrouping>:
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f003 0307 	and.w	r3, r3, #7
 8007546:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007548:	4b0c      	ldr	r3, [pc, #48]	; (800757c <__NVIC_SetPriorityGrouping+0x44>)
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800754e:	68ba      	ldr	r2, [r7, #8]
 8007550:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007554:	4013      	ands	r3, r2
 8007556:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007560:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800756a:	4a04      	ldr	r2, [pc, #16]	; (800757c <__NVIC_SetPriorityGrouping+0x44>)
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	60d3      	str	r3, [r2, #12]
}
 8007570:	bf00      	nop
 8007572:	3714      	adds	r7, #20
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr
 800757c:	e000ed00 	.word	0xe000ed00

08007580 <__NVIC_GetPriorityGrouping>:
{
 8007580:	b480      	push	{r7}
 8007582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007584:	4b04      	ldr	r3, [pc, #16]	; (8007598 <__NVIC_GetPriorityGrouping+0x18>)
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	0a1b      	lsrs	r3, r3, #8
 800758a:	f003 0307 	and.w	r3, r3, #7
}
 800758e:	4618      	mov	r0, r3
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr
 8007598:	e000ed00 	.word	0xe000ed00

0800759c <__NVIC_EnableIRQ>:
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	4603      	mov	r3, r0
 80075a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	db0b      	blt.n	80075c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80075ae:	79fb      	ldrb	r3, [r7, #7]
 80075b0:	f003 021f 	and.w	r2, r3, #31
 80075b4:	4907      	ldr	r1, [pc, #28]	; (80075d4 <__NVIC_EnableIRQ+0x38>)
 80075b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075ba:	095b      	lsrs	r3, r3, #5
 80075bc:	2001      	movs	r0, #1
 80075be:	fa00 f202 	lsl.w	r2, r0, r2
 80075c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80075c6:	bf00      	nop
 80075c8:	370c      	adds	r7, #12
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	e000e100 	.word	0xe000e100

080075d8 <__NVIC_SetPriority>:
{
 80075d8:	b480      	push	{r7}
 80075da:	b083      	sub	sp, #12
 80075dc:	af00      	add	r7, sp, #0
 80075de:	4603      	mov	r3, r0
 80075e0:	6039      	str	r1, [r7, #0]
 80075e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	db0a      	blt.n	8007602 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	b2da      	uxtb	r2, r3
 80075f0:	490c      	ldr	r1, [pc, #48]	; (8007624 <__NVIC_SetPriority+0x4c>)
 80075f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075f6:	0112      	lsls	r2, r2, #4
 80075f8:	b2d2      	uxtb	r2, r2
 80075fa:	440b      	add	r3, r1
 80075fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007600:	e00a      	b.n	8007618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	b2da      	uxtb	r2, r3
 8007606:	4908      	ldr	r1, [pc, #32]	; (8007628 <__NVIC_SetPriority+0x50>)
 8007608:	79fb      	ldrb	r3, [r7, #7]
 800760a:	f003 030f 	and.w	r3, r3, #15
 800760e:	3b04      	subs	r3, #4
 8007610:	0112      	lsls	r2, r2, #4
 8007612:	b2d2      	uxtb	r2, r2
 8007614:	440b      	add	r3, r1
 8007616:	761a      	strb	r2, [r3, #24]
}
 8007618:	bf00      	nop
 800761a:	370c      	adds	r7, #12
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr
 8007624:	e000e100 	.word	0xe000e100
 8007628:	e000ed00 	.word	0xe000ed00

0800762c <NVIC_EncodePriority>:
{
 800762c:	b480      	push	{r7}
 800762e:	b089      	sub	sp, #36	; 0x24
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f003 0307 	and.w	r3, r3, #7
 800763e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	f1c3 0307 	rsb	r3, r3, #7
 8007646:	2b04      	cmp	r3, #4
 8007648:	bf28      	it	cs
 800764a:	2304      	movcs	r3, #4
 800764c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800764e:	69fb      	ldr	r3, [r7, #28]
 8007650:	3304      	adds	r3, #4
 8007652:	2b06      	cmp	r3, #6
 8007654:	d902      	bls.n	800765c <NVIC_EncodePriority+0x30>
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	3b03      	subs	r3, #3
 800765a:	e000      	b.n	800765e <NVIC_EncodePriority+0x32>
 800765c:	2300      	movs	r3, #0
 800765e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007660:	f04f 32ff 	mov.w	r2, #4294967295
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	fa02 f303 	lsl.w	r3, r2, r3
 800766a:	43da      	mvns	r2, r3
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	401a      	ands	r2, r3
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007674:	f04f 31ff 	mov.w	r1, #4294967295
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	fa01 f303 	lsl.w	r3, r1, r3
 800767e:	43d9      	mvns	r1, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007684:	4313      	orrs	r3, r2
}
 8007686:	4618      	mov	r0, r3
 8007688:	3724      	adds	r7, #36	; 0x24
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
	...

08007694 <SysTick_Config>:
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	3b01      	subs	r3, #1
 80076a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80076a4:	d301      	bcc.n	80076aa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80076a6:	2301      	movs	r3, #1
 80076a8:	e00f      	b.n	80076ca <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80076aa:	4a0a      	ldr	r2, [pc, #40]	; (80076d4 <SysTick_Config+0x40>)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	3b01      	subs	r3, #1
 80076b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80076b2:	210f      	movs	r1, #15
 80076b4:	f04f 30ff 	mov.w	r0, #4294967295
 80076b8:	f7ff ff8e 	bl	80075d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80076bc:	4b05      	ldr	r3, [pc, #20]	; (80076d4 <SysTick_Config+0x40>)
 80076be:	2200      	movs	r2, #0
 80076c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80076c2:	4b04      	ldr	r3, [pc, #16]	; (80076d4 <SysTick_Config+0x40>)
 80076c4:	2207      	movs	r2, #7
 80076c6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3708      	adds	r7, #8
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	e000e010 	.word	0xe000e010

080076d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f7ff ff29 	bl	8007538 <__NVIC_SetPriorityGrouping>
}
 80076e6:	bf00      	nop
 80076e8:	3708      	adds	r7, #8
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}

080076ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b086      	sub	sp, #24
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	4603      	mov	r3, r0
 80076f6:	60b9      	str	r1, [r7, #8]
 80076f8:	607a      	str	r2, [r7, #4]
 80076fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80076fc:	2300      	movs	r3, #0
 80076fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007700:	f7ff ff3e 	bl	8007580 <__NVIC_GetPriorityGrouping>
 8007704:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	68b9      	ldr	r1, [r7, #8]
 800770a:	6978      	ldr	r0, [r7, #20]
 800770c:	f7ff ff8e 	bl	800762c <NVIC_EncodePriority>
 8007710:	4602      	mov	r2, r0
 8007712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007716:	4611      	mov	r1, r2
 8007718:	4618      	mov	r0, r3
 800771a:	f7ff ff5d 	bl	80075d8 <__NVIC_SetPriority>
}
 800771e:	bf00      	nop
 8007720:	3718      	adds	r7, #24
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b082      	sub	sp, #8
 800772a:	af00      	add	r7, sp, #0
 800772c:	4603      	mov	r3, r0
 800772e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007734:	4618      	mov	r0, r3
 8007736:	f7ff ff31 	bl	800759c <__NVIC_EnableIRQ>
}
 800773a:	bf00      	nop
 800773c:	3708      	adds	r7, #8
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b082      	sub	sp, #8
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f7ff ffa2 	bl	8007694 <SysTick_Config>
 8007750:	4603      	mov	r3, r0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
	...

0800775c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b086      	sub	sp, #24
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007764:	2300      	movs	r3, #0
 8007766:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007768:	f7ff fab4 	bl	8006cd4 <HAL_GetTick>
 800776c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d101      	bne.n	8007778 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	e099      	b.n	80078ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2202      	movs	r2, #2
 8007784:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f022 0201 	bic.w	r2, r2, #1
 8007796:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007798:	e00f      	b.n	80077ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800779a:	f7ff fa9b 	bl	8006cd4 <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	2b05      	cmp	r3, #5
 80077a6:	d908      	bls.n	80077ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2220      	movs	r2, #32
 80077ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2203      	movs	r2, #3
 80077b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	e078      	b.n	80078ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f003 0301 	and.w	r3, r3, #1
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d1e8      	bne.n	800779a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80077d0:	697a      	ldr	r2, [r7, #20]
 80077d2:	4b38      	ldr	r3, [pc, #224]	; (80078b4 <HAL_DMA_Init+0x158>)
 80077d4:	4013      	ands	r3, r2
 80077d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	685a      	ldr	r2, [r3, #4]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80077e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	699b      	ldr	r3, [r3, #24]
 80077f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6a1b      	ldr	r3, [r3, #32]
 8007804:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	4313      	orrs	r3, r2
 800780a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007810:	2b04      	cmp	r3, #4
 8007812:	d107      	bne.n	8007824 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800781c:	4313      	orrs	r3, r2
 800781e:	697a      	ldr	r2, [r7, #20]
 8007820:	4313      	orrs	r3, r2
 8007822:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	697a      	ldr	r2, [r7, #20]
 800782a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	695b      	ldr	r3, [r3, #20]
 8007832:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	f023 0307 	bic.w	r3, r3, #7
 800783a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	4313      	orrs	r3, r2
 8007844:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	2b04      	cmp	r3, #4
 800784c:	d117      	bne.n	800787e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	4313      	orrs	r3, r2
 8007856:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800785c:	2b00      	cmp	r3, #0
 800785e:	d00e      	beq.n	800787e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 fa9d 	bl	8007da0 <DMA_CheckFifoParam>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d008      	beq.n	800787e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2240      	movs	r2, #64	; 0x40
 8007870:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2201      	movs	r2, #1
 8007876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800787a:	2301      	movs	r3, #1
 800787c:	e016      	b.n	80078ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 fa54 	bl	8007d34 <DMA_CalcBaseAndBitshift>
 800788c:	4603      	mov	r3, r0
 800788e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007894:	223f      	movs	r2, #63	; 0x3f
 8007896:	409a      	lsls	r2, r3
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2201      	movs	r2, #1
 80078a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3718      	adds	r7, #24
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	f010803f 	.word	0xf010803f

080078b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
 80078c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d101      	bne.n	80078de <HAL_DMA_Start_IT+0x26>
 80078da:	2302      	movs	r3, #2
 80078dc:	e040      	b.n	8007960 <HAL_DMA_Start_IT+0xa8>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d12f      	bne.n	8007952 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2202      	movs	r2, #2
 80078f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2200      	movs	r2, #0
 80078fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	68b9      	ldr	r1, [r7, #8]
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f000 f9e6 	bl	8007cd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007910:	223f      	movs	r2, #63	; 0x3f
 8007912:	409a      	lsls	r2, r3
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f042 0216 	orr.w	r2, r2, #22
 8007926:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800792c:	2b00      	cmp	r3, #0
 800792e:	d007      	beq.n	8007940 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f042 0208 	orr.w	r2, r2, #8
 800793e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f042 0201 	orr.w	r2, r2, #1
 800794e:	601a      	str	r2, [r3, #0]
 8007950:	e005      	b.n	800795e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800795a:	2302      	movs	r3, #2
 800795c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800795e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007960:	4618      	mov	r0, r3
 8007962:	3718      	adds	r7, #24
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007976:	b2db      	uxtb	r3, r3
 8007978:	2b02      	cmp	r3, #2
 800797a:	d004      	beq.n	8007986 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2280      	movs	r2, #128	; 0x80
 8007980:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e00c      	b.n	80079a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2205      	movs	r2, #5
 800798a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f022 0201 	bic.w	r2, r2, #1
 800799c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800799e:	2300      	movs	r3, #0
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b086      	sub	sp, #24
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80079b4:	2300      	movs	r3, #0
 80079b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80079b8:	4b92      	ldr	r3, [pc, #584]	; (8007c04 <HAL_DMA_IRQHandler+0x258>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a92      	ldr	r2, [pc, #584]	; (8007c08 <HAL_DMA_IRQHandler+0x25c>)
 80079be:	fba2 2303 	umull	r2, r3, r2, r3
 80079c2:	0a9b      	lsrs	r3, r3, #10
 80079c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079d6:	2208      	movs	r2, #8
 80079d8:	409a      	lsls	r2, r3
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	4013      	ands	r3, r2
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d01a      	beq.n	8007a18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0304 	and.w	r3, r3, #4
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d013      	beq.n	8007a18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f022 0204 	bic.w	r2, r2, #4
 80079fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a04:	2208      	movs	r2, #8
 8007a06:	409a      	lsls	r2, r3
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a10:	f043 0201 	orr.w	r2, r3, #1
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	409a      	lsls	r2, r3
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	4013      	ands	r3, r2
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d012      	beq.n	8007a4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	695b      	ldr	r3, [r3, #20]
 8007a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d00b      	beq.n	8007a4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	409a      	lsls	r2, r3
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a46:	f043 0202 	orr.w	r2, r3, #2
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a52:	2204      	movs	r2, #4
 8007a54:	409a      	lsls	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	4013      	ands	r3, r2
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d012      	beq.n	8007a84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00b      	beq.n	8007a84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a70:	2204      	movs	r2, #4
 8007a72:	409a      	lsls	r2, r3
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a7c:	f043 0204 	orr.w	r2, r3, #4
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a88:	2210      	movs	r2, #16
 8007a8a:	409a      	lsls	r2, r3
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d043      	beq.n	8007b1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 0308 	and.w	r3, r3, #8
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d03c      	beq.n	8007b1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007aa6:	2210      	movs	r2, #16
 8007aa8:	409a      	lsls	r2, r3
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d018      	beq.n	8007aee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d108      	bne.n	8007adc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d024      	beq.n	8007b1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	4798      	blx	r3
 8007ada:	e01f      	b.n	8007b1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d01b      	beq.n	8007b1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	4798      	blx	r3
 8007aec:	e016      	b.n	8007b1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d107      	bne.n	8007b0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f022 0208 	bic.w	r2, r2, #8
 8007b0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d003      	beq.n	8007b1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b20:	2220      	movs	r2, #32
 8007b22:	409a      	lsls	r2, r3
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	4013      	ands	r3, r2
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f000 808e 	beq.w	8007c4a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f003 0310 	and.w	r3, r3, #16
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f000 8086 	beq.w	8007c4a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b42:	2220      	movs	r2, #32
 8007b44:	409a      	lsls	r2, r3
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	2b05      	cmp	r3, #5
 8007b54:	d136      	bne.n	8007bc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 0216 	bic.w	r2, r2, #22
 8007b64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	695a      	ldr	r2, [r3, #20]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d103      	bne.n	8007b86 <HAL_DMA_IRQHandler+0x1da>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d007      	beq.n	8007b96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f022 0208 	bic.w	r2, r2, #8
 8007b94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b9a:	223f      	movs	r2, #63	; 0x3f
 8007b9c:	409a      	lsls	r2, r3
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2201      	movs	r2, #1
 8007bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d07d      	beq.n	8007cb6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	4798      	blx	r3
        }
        return;
 8007bc2:	e078      	b.n	8007cb6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d01c      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d108      	bne.n	8007bf2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d030      	beq.n	8007c4a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	4798      	blx	r3
 8007bf0:	e02b      	b.n	8007c4a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d027      	beq.n	8007c4a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	4798      	blx	r3
 8007c02:	e022      	b.n	8007c4a <HAL_DMA_IRQHandler+0x29e>
 8007c04:	20000000 	.word	0x20000000
 8007c08:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d10f      	bne.n	8007c3a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f022 0210 	bic.w	r2, r2, #16
 8007c28:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2201      	movs	r2, #1
 8007c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d003      	beq.n	8007c4a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d032      	beq.n	8007cb8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c56:	f003 0301 	and.w	r3, r3, #1
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d022      	beq.n	8007ca4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2205      	movs	r2, #5
 8007c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f022 0201 	bic.w	r2, r2, #1
 8007c74:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	3301      	adds	r3, #1
 8007c7a:	60bb      	str	r3, [r7, #8]
 8007c7c:	697a      	ldr	r2, [r7, #20]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d307      	bcc.n	8007c92 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1f2      	bne.n	8007c76 <HAL_DMA_IRQHandler+0x2ca>
 8007c90:	e000      	b.n	8007c94 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007c92:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d005      	beq.n	8007cb8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	4798      	blx	r3
 8007cb4:	e000      	b.n	8007cb8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8007cb6:	bf00      	nop
    }
  }
}
 8007cb8:	3718      	adds	r7, #24
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}
 8007cbe:	bf00      	nop

08007cc0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	370c      	adds	r7, #12
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr

08007cd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b085      	sub	sp, #20
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	60f8      	str	r0, [r7, #12]
 8007ce0:	60b9      	str	r1, [r7, #8]
 8007ce2:	607a      	str	r2, [r7, #4]
 8007ce4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007cf4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	683a      	ldr	r2, [r7, #0]
 8007cfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	2b40      	cmp	r3, #64	; 0x40
 8007d04:	d108      	bne.n	8007d18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68ba      	ldr	r2, [r7, #8]
 8007d14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007d16:	e007      	b.n	8007d28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	60da      	str	r2, [r3, #12]
}
 8007d28:	bf00      	nop
 8007d2a:	3714      	adds	r7, #20
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	3b10      	subs	r3, #16
 8007d44:	4a14      	ldr	r2, [pc, #80]	; (8007d98 <DMA_CalcBaseAndBitshift+0x64>)
 8007d46:	fba2 2303 	umull	r2, r3, r2, r3
 8007d4a:	091b      	lsrs	r3, r3, #4
 8007d4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007d4e:	4a13      	ldr	r2, [pc, #76]	; (8007d9c <DMA_CalcBaseAndBitshift+0x68>)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	4413      	add	r3, r2
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	461a      	mov	r2, r3
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2b03      	cmp	r3, #3
 8007d60:	d909      	bls.n	8007d76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007d6a:	f023 0303 	bic.w	r3, r3, #3
 8007d6e:	1d1a      	adds	r2, r3, #4
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	659a      	str	r2, [r3, #88]	; 0x58
 8007d74:	e007      	b.n	8007d86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007d7e:	f023 0303 	bic.w	r3, r3, #3
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3714      	adds	r7, #20
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	aaaaaaab 	.word	0xaaaaaaab
 8007d9c:	08017a68 	.word	0x08017a68

08007da0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b085      	sub	sp, #20
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007da8:	2300      	movs	r3, #0
 8007daa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007db0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d11f      	bne.n	8007dfa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	2b03      	cmp	r3, #3
 8007dbe:	d855      	bhi.n	8007e6c <DMA_CheckFifoParam+0xcc>
 8007dc0:	a201      	add	r2, pc, #4	; (adr r2, 8007dc8 <DMA_CheckFifoParam+0x28>)
 8007dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc6:	bf00      	nop
 8007dc8:	08007dd9 	.word	0x08007dd9
 8007dcc:	08007deb 	.word	0x08007deb
 8007dd0:	08007dd9 	.word	0x08007dd9
 8007dd4:	08007e6d 	.word	0x08007e6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ddc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d045      	beq.n	8007e70 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007de8:	e042      	b.n	8007e70 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007df2:	d13f      	bne.n	8007e74 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007df4:	2301      	movs	r3, #1
 8007df6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007df8:	e03c      	b.n	8007e74 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	699b      	ldr	r3, [r3, #24]
 8007dfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e02:	d121      	bne.n	8007e48 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	2b03      	cmp	r3, #3
 8007e08:	d836      	bhi.n	8007e78 <DMA_CheckFifoParam+0xd8>
 8007e0a:	a201      	add	r2, pc, #4	; (adr r2, 8007e10 <DMA_CheckFifoParam+0x70>)
 8007e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e10:	08007e21 	.word	0x08007e21
 8007e14:	08007e27 	.word	0x08007e27
 8007e18:	08007e21 	.word	0x08007e21
 8007e1c:	08007e39 	.word	0x08007e39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	73fb      	strb	r3, [r7, #15]
      break;
 8007e24:	e02f      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d024      	beq.n	8007e7c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8007e32:	2301      	movs	r3, #1
 8007e34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007e36:	e021      	b.n	8007e7c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007e40:	d11e      	bne.n	8007e80 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007e46:	e01b      	b.n	8007e80 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	2b02      	cmp	r3, #2
 8007e4c:	d902      	bls.n	8007e54 <DMA_CheckFifoParam+0xb4>
 8007e4e:	2b03      	cmp	r3, #3
 8007e50:	d003      	beq.n	8007e5a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007e52:	e018      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	73fb      	strb	r3, [r7, #15]
      break;
 8007e58:	e015      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00e      	beq.n	8007e84 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	73fb      	strb	r3, [r7, #15]
      break;
 8007e6a:	e00b      	b.n	8007e84 <DMA_CheckFifoParam+0xe4>
      break;
 8007e6c:	bf00      	nop
 8007e6e:	e00a      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
      break;
 8007e70:	bf00      	nop
 8007e72:	e008      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
      break;
 8007e74:	bf00      	nop
 8007e76:	e006      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
      break;
 8007e78:	bf00      	nop
 8007e7a:	e004      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
      break;
 8007e7c:	bf00      	nop
 8007e7e:	e002      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
      break;   
 8007e80:	bf00      	nop
 8007e82:	e000      	b.n	8007e86 <DMA_CheckFifoParam+0xe6>
      break;
 8007e84:	bf00      	nop
    }
  } 
  
  return status; 
 8007e86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3714      	adds	r7, #20
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b089      	sub	sp, #36	; 0x24
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007eaa:	2300      	movs	r3, #0
 8007eac:	61fb      	str	r3, [r7, #28]
 8007eae:	e177      	b.n	80081a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	69fb      	ldr	r3, [r7, #28]
 8007eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8007eb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007ec4:	693a      	ldr	r2, [r7, #16]
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	f040 8166 	bne.w	800819a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d00b      	beq.n	8007eee <HAL_GPIO_Init+0x5a>
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	2b02      	cmp	r3, #2
 8007edc:	d007      	beq.n	8007eee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007ee2:	2b11      	cmp	r3, #17
 8007ee4:	d003      	beq.n	8007eee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	2b12      	cmp	r3, #18
 8007eec:	d130      	bne.n	8007f50 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	005b      	lsls	r3, r3, #1
 8007ef8:	2203      	movs	r2, #3
 8007efa:	fa02 f303 	lsl.w	r3, r2, r3
 8007efe:	43db      	mvns	r3, r3
 8007f00:	69ba      	ldr	r2, [r7, #24]
 8007f02:	4013      	ands	r3, r2
 8007f04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	68da      	ldr	r2, [r3, #12]
 8007f0a:	69fb      	ldr	r3, [r7, #28]
 8007f0c:	005b      	lsls	r3, r3, #1
 8007f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f12:	69ba      	ldr	r2, [r7, #24]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	69ba      	ldr	r2, [r7, #24]
 8007f1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007f24:	2201      	movs	r2, #1
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	fa02 f303 	lsl.w	r3, r2, r3
 8007f2c:	43db      	mvns	r3, r3
 8007f2e:	69ba      	ldr	r2, [r7, #24]
 8007f30:	4013      	ands	r3, r2
 8007f32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	091b      	lsrs	r3, r3, #4
 8007f3a:	f003 0201 	and.w	r2, r3, #1
 8007f3e:	69fb      	ldr	r3, [r7, #28]
 8007f40:	fa02 f303 	lsl.w	r3, r2, r3
 8007f44:	69ba      	ldr	r2, [r7, #24]
 8007f46:	4313      	orrs	r3, r2
 8007f48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	69ba      	ldr	r2, [r7, #24]
 8007f4e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	005b      	lsls	r3, r3, #1
 8007f5a:	2203      	movs	r2, #3
 8007f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f60:	43db      	mvns	r3, r3
 8007f62:	69ba      	ldr	r2, [r7, #24]
 8007f64:	4013      	ands	r3, r2
 8007f66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	689a      	ldr	r2, [r3, #8]
 8007f6c:	69fb      	ldr	r3, [r7, #28]
 8007f6e:	005b      	lsls	r3, r3, #1
 8007f70:	fa02 f303 	lsl.w	r3, r2, r3
 8007f74:	69ba      	ldr	r2, [r7, #24]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	69ba      	ldr	r2, [r7, #24]
 8007f7e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d003      	beq.n	8007f90 <HAL_GPIO_Init+0xfc>
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	2b12      	cmp	r3, #18
 8007f8e:	d123      	bne.n	8007fd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	08da      	lsrs	r2, r3, #3
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	3208      	adds	r2, #8
 8007f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	f003 0307 	and.w	r3, r3, #7
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	220f      	movs	r2, #15
 8007fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fac:	43db      	mvns	r3, r3
 8007fae:	69ba      	ldr	r2, [r7, #24]
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	691a      	ldr	r2, [r3, #16]
 8007fb8:	69fb      	ldr	r3, [r7, #28]
 8007fba:	f003 0307 	and.w	r3, r3, #7
 8007fbe:	009b      	lsls	r3, r3, #2
 8007fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc4:	69ba      	ldr	r2, [r7, #24]
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	08da      	lsrs	r2, r3, #3
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	3208      	adds	r2, #8
 8007fd2:	69b9      	ldr	r1, [r7, #24]
 8007fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007fde:	69fb      	ldr	r3, [r7, #28]
 8007fe0:	005b      	lsls	r3, r3, #1
 8007fe2:	2203      	movs	r2, #3
 8007fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe8:	43db      	mvns	r3, r3
 8007fea:	69ba      	ldr	r2, [r7, #24]
 8007fec:	4013      	ands	r3, r2
 8007fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	f003 0203 	and.w	r2, r3, #3
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	005b      	lsls	r3, r3, #1
 8007ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8008000:	69ba      	ldr	r2, [r7, #24]
 8008002:	4313      	orrs	r3, r2
 8008004:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	69ba      	ldr	r2, [r7, #24]
 800800a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 80c0 	beq.w	800819a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800801a:	2300      	movs	r3, #0
 800801c:	60fb      	str	r3, [r7, #12]
 800801e:	4b65      	ldr	r3, [pc, #404]	; (80081b4 <HAL_GPIO_Init+0x320>)
 8008020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008022:	4a64      	ldr	r2, [pc, #400]	; (80081b4 <HAL_GPIO_Init+0x320>)
 8008024:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008028:	6453      	str	r3, [r2, #68]	; 0x44
 800802a:	4b62      	ldr	r3, [pc, #392]	; (80081b4 <HAL_GPIO_Init+0x320>)
 800802c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800802e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008036:	4a60      	ldr	r2, [pc, #384]	; (80081b8 <HAL_GPIO_Init+0x324>)
 8008038:	69fb      	ldr	r3, [r7, #28]
 800803a:	089b      	lsrs	r3, r3, #2
 800803c:	3302      	adds	r3, #2
 800803e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	f003 0303 	and.w	r3, r3, #3
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	220f      	movs	r2, #15
 800804e:	fa02 f303 	lsl.w	r3, r2, r3
 8008052:	43db      	mvns	r3, r3
 8008054:	69ba      	ldr	r2, [r7, #24]
 8008056:	4013      	ands	r3, r2
 8008058:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	4a57      	ldr	r2, [pc, #348]	; (80081bc <HAL_GPIO_Init+0x328>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d037      	beq.n	80080d2 <HAL_GPIO_Init+0x23e>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	4a56      	ldr	r2, [pc, #344]	; (80081c0 <HAL_GPIO_Init+0x32c>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d031      	beq.n	80080ce <HAL_GPIO_Init+0x23a>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	4a55      	ldr	r2, [pc, #340]	; (80081c4 <HAL_GPIO_Init+0x330>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d02b      	beq.n	80080ca <HAL_GPIO_Init+0x236>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	4a54      	ldr	r2, [pc, #336]	; (80081c8 <HAL_GPIO_Init+0x334>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d025      	beq.n	80080c6 <HAL_GPIO_Init+0x232>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a53      	ldr	r2, [pc, #332]	; (80081cc <HAL_GPIO_Init+0x338>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d01f      	beq.n	80080c2 <HAL_GPIO_Init+0x22e>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a52      	ldr	r2, [pc, #328]	; (80081d0 <HAL_GPIO_Init+0x33c>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d019      	beq.n	80080be <HAL_GPIO_Init+0x22a>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a51      	ldr	r2, [pc, #324]	; (80081d4 <HAL_GPIO_Init+0x340>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d013      	beq.n	80080ba <HAL_GPIO_Init+0x226>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a50      	ldr	r2, [pc, #320]	; (80081d8 <HAL_GPIO_Init+0x344>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d00d      	beq.n	80080b6 <HAL_GPIO_Init+0x222>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4a4f      	ldr	r2, [pc, #316]	; (80081dc <HAL_GPIO_Init+0x348>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d007      	beq.n	80080b2 <HAL_GPIO_Init+0x21e>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	4a4e      	ldr	r2, [pc, #312]	; (80081e0 <HAL_GPIO_Init+0x34c>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d101      	bne.n	80080ae <HAL_GPIO_Init+0x21a>
 80080aa:	2309      	movs	r3, #9
 80080ac:	e012      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080ae:	230a      	movs	r3, #10
 80080b0:	e010      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080b2:	2308      	movs	r3, #8
 80080b4:	e00e      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080b6:	2307      	movs	r3, #7
 80080b8:	e00c      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080ba:	2306      	movs	r3, #6
 80080bc:	e00a      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080be:	2305      	movs	r3, #5
 80080c0:	e008      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080c2:	2304      	movs	r3, #4
 80080c4:	e006      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080c6:	2303      	movs	r3, #3
 80080c8:	e004      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080ca:	2302      	movs	r3, #2
 80080cc:	e002      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080ce:	2301      	movs	r3, #1
 80080d0:	e000      	b.n	80080d4 <HAL_GPIO_Init+0x240>
 80080d2:	2300      	movs	r3, #0
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	f002 0203 	and.w	r2, r2, #3
 80080da:	0092      	lsls	r2, r2, #2
 80080dc:	4093      	lsls	r3, r2
 80080de:	69ba      	ldr	r2, [r7, #24]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80080e4:	4934      	ldr	r1, [pc, #208]	; (80081b8 <HAL_GPIO_Init+0x324>)
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	089b      	lsrs	r3, r3, #2
 80080ea:	3302      	adds	r3, #2
 80080ec:	69ba      	ldr	r2, [r7, #24]
 80080ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80080f2:	4b3c      	ldr	r3, [pc, #240]	; (80081e4 <HAL_GPIO_Init+0x350>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	43db      	mvns	r3, r3
 80080fc:	69ba      	ldr	r2, [r7, #24]
 80080fe:	4013      	ands	r3, r2
 8008100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d003      	beq.n	8008116 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800810e:	69ba      	ldr	r2, [r7, #24]
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	4313      	orrs	r3, r2
 8008114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008116:	4a33      	ldr	r2, [pc, #204]	; (80081e4 <HAL_GPIO_Init+0x350>)
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800811c:	4b31      	ldr	r3, [pc, #196]	; (80081e4 <HAL_GPIO_Init+0x350>)
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	43db      	mvns	r3, r3
 8008126:	69ba      	ldr	r2, [r7, #24]
 8008128:	4013      	ands	r3, r2
 800812a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008134:	2b00      	cmp	r3, #0
 8008136:	d003      	beq.n	8008140 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008138:	69ba      	ldr	r2, [r7, #24]
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	4313      	orrs	r3, r2
 800813e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008140:	4a28      	ldr	r2, [pc, #160]	; (80081e4 <HAL_GPIO_Init+0x350>)
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008146:	4b27      	ldr	r3, [pc, #156]	; (80081e4 <HAL_GPIO_Init+0x350>)
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	43db      	mvns	r3, r3
 8008150:	69ba      	ldr	r2, [r7, #24]
 8008152:	4013      	ands	r3, r2
 8008154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800815e:	2b00      	cmp	r3, #0
 8008160:	d003      	beq.n	800816a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008162:	69ba      	ldr	r2, [r7, #24]
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	4313      	orrs	r3, r2
 8008168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800816a:	4a1e      	ldr	r2, [pc, #120]	; (80081e4 <HAL_GPIO_Init+0x350>)
 800816c:	69bb      	ldr	r3, [r7, #24]
 800816e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008170:	4b1c      	ldr	r3, [pc, #112]	; (80081e4 <HAL_GPIO_Init+0x350>)
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	43db      	mvns	r3, r3
 800817a:	69ba      	ldr	r2, [r7, #24]
 800817c:	4013      	ands	r3, r2
 800817e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800818c:	69ba      	ldr	r2, [r7, #24]
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	4313      	orrs	r3, r2
 8008192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008194:	4a13      	ldr	r2, [pc, #76]	; (80081e4 <HAL_GPIO_Init+0x350>)
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	3301      	adds	r3, #1
 800819e:	61fb      	str	r3, [r7, #28]
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	2b0f      	cmp	r3, #15
 80081a4:	f67f ae84 	bls.w	8007eb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80081a8:	bf00      	nop
 80081aa:	3724      	adds	r7, #36	; 0x24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr
 80081b4:	40023800 	.word	0x40023800
 80081b8:	40013800 	.word	0x40013800
 80081bc:	40020000 	.word	0x40020000
 80081c0:	40020400 	.word	0x40020400
 80081c4:	40020800 	.word	0x40020800
 80081c8:	40020c00 	.word	0x40020c00
 80081cc:	40021000 	.word	0x40021000
 80081d0:	40021400 	.word	0x40021400
 80081d4:	40021800 	.word	0x40021800
 80081d8:	40021c00 	.word	0x40021c00
 80081dc:	40022000 	.word	0x40022000
 80081e0:	40022400 	.word	0x40022400
 80081e4:	40013c00 	.word	0x40013c00

080081e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b085      	sub	sp, #20
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	460b      	mov	r3, r1
 80081f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	691a      	ldr	r2, [r3, #16]
 80081f8:	887b      	ldrh	r3, [r7, #2]
 80081fa:	4013      	ands	r3, r2
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d002      	beq.n	8008206 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008200:	2301      	movs	r3, #1
 8008202:	73fb      	strb	r3, [r7, #15]
 8008204:	e001      	b.n	800820a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008206:	2300      	movs	r3, #0
 8008208:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800820a:	7bfb      	ldrb	r3, [r7, #15]
}
 800820c:	4618      	mov	r0, r3
 800820e:	3714      	adds	r7, #20
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008218:	b480      	push	{r7}
 800821a:	b083      	sub	sp, #12
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	460b      	mov	r3, r1
 8008222:	807b      	strh	r3, [r7, #2]
 8008224:	4613      	mov	r3, r2
 8008226:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008228:	787b      	ldrb	r3, [r7, #1]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d003      	beq.n	8008236 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800822e:	887a      	ldrh	r2, [r7, #2]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008234:	e003      	b.n	800823e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008236:	887b      	ldrh	r3, [r7, #2]
 8008238:	041a      	lsls	r2, r3, #16
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	619a      	str	r2, [r3, #24]
}
 800823e:	bf00      	nop
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
	...

0800824c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b082      	sub	sp, #8
 8008250:	af00      	add	r7, sp, #0
 8008252:	4603      	mov	r3, r0
 8008254:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008256:	4b08      	ldr	r3, [pc, #32]	; (8008278 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008258:	695a      	ldr	r2, [r3, #20]
 800825a:	88fb      	ldrh	r3, [r7, #6]
 800825c:	4013      	ands	r3, r2
 800825e:	2b00      	cmp	r3, #0
 8008260:	d006      	beq.n	8008270 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008262:	4a05      	ldr	r2, [pc, #20]	; (8008278 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008264:	88fb      	ldrh	r3, [r7, #6]
 8008266:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008268:	88fb      	ldrh	r3, [r7, #6]
 800826a:	4618      	mov	r0, r3
 800826c:	f7fb fc7b 	bl	8003b66 <HAL_GPIO_EXTI_Callback>
  }
}
 8008270:	bf00      	nop
 8008272:	3708      	adds	r7, #8
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}
 8008278:	40013c00 	.word	0x40013c00

0800827c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d101      	bne.n	800828e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	e11f      	b.n	80084ce <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008294:	b2db      	uxtb	r3, r3
 8008296:	2b00      	cmp	r3, #0
 8008298:	d106      	bne.n	80082a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2200      	movs	r2, #0
 800829e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f7fc fcdc 	bl	8004c60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2224      	movs	r2, #36	; 0x24
 80082ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f022 0201 	bic.w	r2, r2, #1
 80082be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80082de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80082e0:	f001 f96e 	bl	80095c0 <HAL_RCC_GetPCLK1Freq>
 80082e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	4a7b      	ldr	r2, [pc, #492]	; (80084d8 <HAL_I2C_Init+0x25c>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d807      	bhi.n	8008300 <HAL_I2C_Init+0x84>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	4a7a      	ldr	r2, [pc, #488]	; (80084dc <HAL_I2C_Init+0x260>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	bf94      	ite	ls
 80082f8:	2301      	movls	r3, #1
 80082fa:	2300      	movhi	r3, #0
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	e006      	b.n	800830e <HAL_I2C_Init+0x92>
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	4a77      	ldr	r2, [pc, #476]	; (80084e0 <HAL_I2C_Init+0x264>)
 8008304:	4293      	cmp	r3, r2
 8008306:	bf94      	ite	ls
 8008308:	2301      	movls	r3, #1
 800830a:	2300      	movhi	r3, #0
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b00      	cmp	r3, #0
 8008310:	d001      	beq.n	8008316 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e0db      	b.n	80084ce <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	4a72      	ldr	r2, [pc, #456]	; (80084e4 <HAL_I2C_Init+0x268>)
 800831a:	fba2 2303 	umull	r2, r3, r2, r3
 800831e:	0c9b      	lsrs	r3, r3, #18
 8008320:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	68ba      	ldr	r2, [r7, #8]
 8008332:	430a      	orrs	r2, r1
 8008334:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	6a1b      	ldr	r3, [r3, #32]
 800833c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	4a64      	ldr	r2, [pc, #400]	; (80084d8 <HAL_I2C_Init+0x25c>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d802      	bhi.n	8008350 <HAL_I2C_Init+0xd4>
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	3301      	adds	r3, #1
 800834e:	e009      	b.n	8008364 <HAL_I2C_Init+0xe8>
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008356:	fb02 f303 	mul.w	r3, r2, r3
 800835a:	4a63      	ldr	r2, [pc, #396]	; (80084e8 <HAL_I2C_Init+0x26c>)
 800835c:	fba2 2303 	umull	r2, r3, r2, r3
 8008360:	099b      	lsrs	r3, r3, #6
 8008362:	3301      	adds	r3, #1
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	6812      	ldr	r2, [r2, #0]
 8008368:	430b      	orrs	r3, r1
 800836a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	69db      	ldr	r3, [r3, #28]
 8008372:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008376:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	4956      	ldr	r1, [pc, #344]	; (80084d8 <HAL_I2C_Init+0x25c>)
 8008380:	428b      	cmp	r3, r1
 8008382:	d80d      	bhi.n	80083a0 <HAL_I2C_Init+0x124>
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	1e59      	subs	r1, r3, #1
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	005b      	lsls	r3, r3, #1
 800838e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008392:	3301      	adds	r3, #1
 8008394:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008398:	2b04      	cmp	r3, #4
 800839a:	bf38      	it	cc
 800839c:	2304      	movcc	r3, #4
 800839e:	e04f      	b.n	8008440 <HAL_I2C_Init+0x1c4>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d111      	bne.n	80083cc <HAL_I2C_Init+0x150>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	1e58      	subs	r0, r3, #1
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6859      	ldr	r1, [r3, #4]
 80083b0:	460b      	mov	r3, r1
 80083b2:	005b      	lsls	r3, r3, #1
 80083b4:	440b      	add	r3, r1
 80083b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80083ba:	3301      	adds	r3, #1
 80083bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	bf0c      	ite	eq
 80083c4:	2301      	moveq	r3, #1
 80083c6:	2300      	movne	r3, #0
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	e012      	b.n	80083f2 <HAL_I2C_Init+0x176>
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	1e58      	subs	r0, r3, #1
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6859      	ldr	r1, [r3, #4]
 80083d4:	460b      	mov	r3, r1
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	440b      	add	r3, r1
 80083da:	0099      	lsls	r1, r3, #2
 80083dc:	440b      	add	r3, r1
 80083de:	fbb0 f3f3 	udiv	r3, r0, r3
 80083e2:	3301      	adds	r3, #1
 80083e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	bf0c      	ite	eq
 80083ec:	2301      	moveq	r3, #1
 80083ee:	2300      	movne	r3, #0
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d001      	beq.n	80083fa <HAL_I2C_Init+0x17e>
 80083f6:	2301      	movs	r3, #1
 80083f8:	e022      	b.n	8008440 <HAL_I2C_Init+0x1c4>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d10e      	bne.n	8008420 <HAL_I2C_Init+0x1a4>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	1e58      	subs	r0, r3, #1
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6859      	ldr	r1, [r3, #4]
 800840a:	460b      	mov	r3, r1
 800840c:	005b      	lsls	r3, r3, #1
 800840e:	440b      	add	r3, r1
 8008410:	fbb0 f3f3 	udiv	r3, r0, r3
 8008414:	3301      	adds	r3, #1
 8008416:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800841a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800841e:	e00f      	b.n	8008440 <HAL_I2C_Init+0x1c4>
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	1e58      	subs	r0, r3, #1
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6859      	ldr	r1, [r3, #4]
 8008428:	460b      	mov	r3, r1
 800842a:	009b      	lsls	r3, r3, #2
 800842c:	440b      	add	r3, r1
 800842e:	0099      	lsls	r1, r3, #2
 8008430:	440b      	add	r3, r1
 8008432:	fbb0 f3f3 	udiv	r3, r0, r3
 8008436:	3301      	adds	r3, #1
 8008438:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800843c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008440:	6879      	ldr	r1, [r7, #4]
 8008442:	6809      	ldr	r1, [r1, #0]
 8008444:	4313      	orrs	r3, r2
 8008446:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	69da      	ldr	r2, [r3, #28]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a1b      	ldr	r3, [r3, #32]
 800845a:	431a      	orrs	r2, r3
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	430a      	orrs	r2, r1
 8008462:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800846e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008472:	687a      	ldr	r2, [r7, #4]
 8008474:	6911      	ldr	r1, [r2, #16]
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	68d2      	ldr	r2, [r2, #12]
 800847a:	4311      	orrs	r1, r2
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	6812      	ldr	r2, [r2, #0]
 8008480:	430b      	orrs	r3, r1
 8008482:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	695a      	ldr	r2, [r3, #20]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	699b      	ldr	r3, [r3, #24]
 8008496:	431a      	orrs	r2, r3
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	430a      	orrs	r2, r1
 800849e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f042 0201 	orr.w	r2, r2, #1
 80084ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2220      	movs	r2, #32
 80084ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80084cc:	2300      	movs	r3, #0
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}
 80084d6:	bf00      	nop
 80084d8:	000186a0 	.word	0x000186a0
 80084dc:	001e847f 	.word	0x001e847f
 80084e0:	003d08ff 	.word	0x003d08ff
 80084e4:	431bde83 	.word	0x431bde83
 80084e8:	10624dd3 	.word	0x10624dd3

080084ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b088      	sub	sp, #32
 80084f0:	af02      	add	r7, sp, #8
 80084f2:	60f8      	str	r0, [r7, #12]
 80084f4:	607a      	str	r2, [r7, #4]
 80084f6:	461a      	mov	r2, r3
 80084f8:	460b      	mov	r3, r1
 80084fa:	817b      	strh	r3, [r7, #10]
 80084fc:	4613      	mov	r3, r2
 80084fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008500:	f7fe fbe8 	bl	8006cd4 <HAL_GetTick>
 8008504:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800850c:	b2db      	uxtb	r3, r3
 800850e:	2b20      	cmp	r3, #32
 8008510:	f040 80e0 	bne.w	80086d4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	2319      	movs	r3, #25
 800851a:	2201      	movs	r2, #1
 800851c:	4970      	ldr	r1, [pc, #448]	; (80086e0 <HAL_I2C_Master_Transmit+0x1f4>)
 800851e:	68f8      	ldr	r0, [r7, #12]
 8008520:	f000 fc58 	bl	8008dd4 <I2C_WaitOnFlagUntilTimeout>
 8008524:	4603      	mov	r3, r0
 8008526:	2b00      	cmp	r3, #0
 8008528:	d001      	beq.n	800852e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800852a:	2302      	movs	r3, #2
 800852c:	e0d3      	b.n	80086d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008534:	2b01      	cmp	r3, #1
 8008536:	d101      	bne.n	800853c <HAL_I2C_Master_Transmit+0x50>
 8008538:	2302      	movs	r3, #2
 800853a:	e0cc      	b.n	80086d6 <HAL_I2C_Master_Transmit+0x1ea>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0301 	and.w	r3, r3, #1
 800854e:	2b01      	cmp	r3, #1
 8008550:	d007      	beq.n	8008562 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f042 0201 	orr.w	r2, r2, #1
 8008560:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008570:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2221      	movs	r2, #33	; 0x21
 8008576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2210      	movs	r2, #16
 800857e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2200      	movs	r2, #0
 8008586:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	893a      	ldrh	r2, [r7, #8]
 8008592:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008598:	b29a      	uxth	r2, r3
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	4a50      	ldr	r2, [pc, #320]	; (80086e4 <HAL_I2C_Master_Transmit+0x1f8>)
 80085a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80085a4:	8979      	ldrh	r1, [r7, #10]
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	6a3a      	ldr	r2, [r7, #32]
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f000 fac2 	bl	8008b34 <I2C_MasterRequestWrite>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d001      	beq.n	80085ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80085b6:	2301      	movs	r3, #1
 80085b8:	e08d      	b.n	80086d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80085ba:	2300      	movs	r3, #0
 80085bc:	613b      	str	r3, [r7, #16]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	695b      	ldr	r3, [r3, #20]
 80085c4:	613b      	str	r3, [r7, #16]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	699b      	ldr	r3, [r3, #24]
 80085cc:	613b      	str	r3, [r7, #16]
 80085ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80085d0:	e066      	b.n	80086a0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085d2:	697a      	ldr	r2, [r7, #20]
 80085d4:	6a39      	ldr	r1, [r7, #32]
 80085d6:	68f8      	ldr	r0, [r7, #12]
 80085d8:	f000 fcd2 	bl	8008f80 <I2C_WaitOnTXEFlagUntilTimeout>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d00d      	beq.n	80085fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085e6:	2b04      	cmp	r3, #4
 80085e8:	d107      	bne.n	80085fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e06b      	b.n	80086d6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008602:	781a      	ldrb	r2, [r3, #0]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800860e:	1c5a      	adds	r2, r3, #1
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008618:	b29b      	uxth	r3, r3
 800861a:	3b01      	subs	r3, #1
 800861c:	b29a      	uxth	r2, r3
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008626:	3b01      	subs	r3, #1
 8008628:	b29a      	uxth	r2, r3
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	695b      	ldr	r3, [r3, #20]
 8008634:	f003 0304 	and.w	r3, r3, #4
 8008638:	2b04      	cmp	r3, #4
 800863a:	d11b      	bne.n	8008674 <HAL_I2C_Master_Transmit+0x188>
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008640:	2b00      	cmp	r3, #0
 8008642:	d017      	beq.n	8008674 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008648:	781a      	ldrb	r2, [r3, #0]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008654:	1c5a      	adds	r2, r3, #1
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800865e:	b29b      	uxth	r3, r3
 8008660:	3b01      	subs	r3, #1
 8008662:	b29a      	uxth	r2, r3
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800866c:	3b01      	subs	r3, #1
 800866e:	b29a      	uxth	r2, r3
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008674:	697a      	ldr	r2, [r7, #20]
 8008676:	6a39      	ldr	r1, [r7, #32]
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f000 fcc2 	bl	8009002 <I2C_WaitOnBTFFlagUntilTimeout>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00d      	beq.n	80086a0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008688:	2b04      	cmp	r3, #4
 800868a:	d107      	bne.n	800869c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800869a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	e01a      	b.n	80086d6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d194      	bne.n	80085d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80086b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2220      	movs	r2, #32
 80086bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2200      	movs	r2, #0
 80086c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2200      	movs	r2, #0
 80086cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80086d0:	2300      	movs	r3, #0
 80086d2:	e000      	b.n	80086d6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80086d4:	2302      	movs	r3, #2
  }
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3718      	adds	r7, #24
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	00100002 	.word	0x00100002
 80086e4:	ffff0000 	.word	0xffff0000

080086e8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b08c      	sub	sp, #48	; 0x30
 80086ec:	af02      	add	r7, sp, #8
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	607a      	str	r2, [r7, #4]
 80086f2:	461a      	mov	r2, r3
 80086f4:	460b      	mov	r3, r1
 80086f6:	817b      	strh	r3, [r7, #10]
 80086f8:	4613      	mov	r3, r2
 80086fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80086fc:	f7fe faea 	bl	8006cd4 <HAL_GetTick>
 8008700:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008708:	b2db      	uxtb	r3, r3
 800870a:	2b20      	cmp	r3, #32
 800870c:	f040 820b 	bne.w	8008b26 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	2319      	movs	r3, #25
 8008716:	2201      	movs	r2, #1
 8008718:	497c      	ldr	r1, [pc, #496]	; (800890c <HAL_I2C_Master_Receive+0x224>)
 800871a:	68f8      	ldr	r0, [r7, #12]
 800871c:	f000 fb5a 	bl	8008dd4 <I2C_WaitOnFlagUntilTimeout>
 8008720:	4603      	mov	r3, r0
 8008722:	2b00      	cmp	r3, #0
 8008724:	d001      	beq.n	800872a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8008726:	2302      	movs	r3, #2
 8008728:	e1fe      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008730:	2b01      	cmp	r3, #1
 8008732:	d101      	bne.n	8008738 <HAL_I2C_Master_Receive+0x50>
 8008734:	2302      	movs	r3, #2
 8008736:	e1f7      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f003 0301 	and.w	r3, r3, #1
 800874a:	2b01      	cmp	r3, #1
 800874c:	d007      	beq.n	800875e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f042 0201 	orr.w	r2, r2, #1
 800875c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800876c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2222      	movs	r2, #34	; 0x22
 8008772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2210      	movs	r2, #16
 800877a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2200      	movs	r2, #0
 8008782:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	893a      	ldrh	r2, [r7, #8]
 800878e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008794:	b29a      	uxth	r2, r3
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	4a5c      	ldr	r2, [pc, #368]	; (8008910 <HAL_I2C_Master_Receive+0x228>)
 800879e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80087a0:	8979      	ldrh	r1, [r7, #10]
 80087a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087a6:	68f8      	ldr	r0, [r7, #12]
 80087a8:	f000 fa46 	bl	8008c38 <I2C_MasterRequestRead>
 80087ac:	4603      	mov	r3, r0
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d001      	beq.n	80087b6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	e1b8      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d113      	bne.n	80087e6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80087be:	2300      	movs	r3, #0
 80087c0:	623b      	str	r3, [r7, #32]
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	695b      	ldr	r3, [r3, #20]
 80087c8:	623b      	str	r3, [r7, #32]
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	699b      	ldr	r3, [r3, #24]
 80087d0:	623b      	str	r3, [r7, #32]
 80087d2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087e2:	601a      	str	r2, [r3, #0]
 80087e4:	e18c      	b.n	8008b00 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d11b      	bne.n	8008826 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80087fe:	2300      	movs	r3, #0
 8008800:	61fb      	str	r3, [r7, #28]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	695b      	ldr	r3, [r3, #20]
 8008808:	61fb      	str	r3, [r7, #28]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	699b      	ldr	r3, [r3, #24]
 8008810:	61fb      	str	r3, [r7, #28]
 8008812:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008822:	601a      	str	r2, [r3, #0]
 8008824:	e16c      	b.n	8008b00 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800882a:	2b02      	cmp	r3, #2
 800882c:	d11b      	bne.n	8008866 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800883c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800884c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800884e:	2300      	movs	r3, #0
 8008850:	61bb      	str	r3, [r7, #24]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	695b      	ldr	r3, [r3, #20]
 8008858:	61bb      	str	r3, [r7, #24]
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	699b      	ldr	r3, [r3, #24]
 8008860:	61bb      	str	r3, [r7, #24]
 8008862:	69bb      	ldr	r3, [r7, #24]
 8008864:	e14c      	b.n	8008b00 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	681a      	ldr	r2, [r3, #0]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008874:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008876:	2300      	movs	r3, #0
 8008878:	617b      	str	r3, [r7, #20]
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	695b      	ldr	r3, [r3, #20]
 8008880:	617b      	str	r3, [r7, #20]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	699b      	ldr	r3, [r3, #24]
 8008888:	617b      	str	r3, [r7, #20]
 800888a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800888c:	e138      	b.n	8008b00 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008892:	2b03      	cmp	r3, #3
 8008894:	f200 80f1 	bhi.w	8008a7a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800889c:	2b01      	cmp	r3, #1
 800889e:	d123      	bne.n	80088e8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80088a4:	68f8      	ldr	r0, [r7, #12]
 80088a6:	f000 fbed 	bl	8009084 <I2C_WaitOnRXNEFlagUntilTimeout>
 80088aa:	4603      	mov	r3, r0
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d001      	beq.n	80088b4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80088b0:	2301      	movs	r3, #1
 80088b2:	e139      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	691a      	ldr	r2, [r3, #16]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088be:	b2d2      	uxtb	r2, r2
 80088c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088c6:	1c5a      	adds	r2, r3, #1
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088d0:	3b01      	subs	r3, #1
 80088d2:	b29a      	uxth	r2, r3
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088dc:	b29b      	uxth	r3, r3
 80088de:	3b01      	subs	r3, #1
 80088e0:	b29a      	uxth	r2, r3
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80088e6:	e10b      	b.n	8008b00 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d14e      	bne.n	800898e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80088f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f2:	9300      	str	r3, [sp, #0]
 80088f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f6:	2200      	movs	r2, #0
 80088f8:	4906      	ldr	r1, [pc, #24]	; (8008914 <HAL_I2C_Master_Receive+0x22c>)
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f000 fa6a 	bl	8008dd4 <I2C_WaitOnFlagUntilTimeout>
 8008900:	4603      	mov	r3, r0
 8008902:	2b00      	cmp	r3, #0
 8008904:	d008      	beq.n	8008918 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e10e      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
 800890a:	bf00      	nop
 800890c:	00100002 	.word	0x00100002
 8008910:	ffff0000 	.word	0xffff0000
 8008914:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008926:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	691a      	ldr	r2, [r3, #16]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008932:	b2d2      	uxtb	r2, r2
 8008934:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800893a:	1c5a      	adds	r2, r3, #1
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008944:	3b01      	subs	r3, #1
 8008946:	b29a      	uxth	r2, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008950:	b29b      	uxth	r3, r3
 8008952:	3b01      	subs	r3, #1
 8008954:	b29a      	uxth	r2, r3
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	691a      	ldr	r2, [r3, #16]
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008964:	b2d2      	uxtb	r2, r2
 8008966:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896c:	1c5a      	adds	r2, r3, #1
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008976:	3b01      	subs	r3, #1
 8008978:	b29a      	uxth	r2, r3
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008982:	b29b      	uxth	r3, r3
 8008984:	3b01      	subs	r3, #1
 8008986:	b29a      	uxth	r2, r3
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800898c:	e0b8      	b.n	8008b00 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800898e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008990:	9300      	str	r3, [sp, #0]
 8008992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008994:	2200      	movs	r2, #0
 8008996:	4966      	ldr	r1, [pc, #408]	; (8008b30 <HAL_I2C_Master_Receive+0x448>)
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f000 fa1b 	bl	8008dd4 <I2C_WaitOnFlagUntilTimeout>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d001      	beq.n	80089a8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80089a4:	2301      	movs	r3, #1
 80089a6:	e0bf      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	691a      	ldr	r2, [r3, #16]
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c2:	b2d2      	uxtb	r2, r2
 80089c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ca:	1c5a      	adds	r2, r3, #1
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089d4:	3b01      	subs	r3, #1
 80089d6:	b29a      	uxth	r2, r3
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	3b01      	subs	r3, #1
 80089e4:	b29a      	uxth	r2, r3
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80089ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ec:	9300      	str	r3, [sp, #0]
 80089ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f0:	2200      	movs	r2, #0
 80089f2:	494f      	ldr	r1, [pc, #316]	; (8008b30 <HAL_I2C_Master_Receive+0x448>)
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f000 f9ed 	bl	8008dd4 <I2C_WaitOnFlagUntilTimeout>
 80089fa:	4603      	mov	r3, r0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d001      	beq.n	8008a04 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e091      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	691a      	ldr	r2, [r3, #16]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a1e:	b2d2      	uxtb	r2, r2
 8008a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a26:	1c5a      	adds	r2, r3, #1
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a30:	3b01      	subs	r3, #1
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	691a      	ldr	r2, [r3, #16]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a50:	b2d2      	uxtb	r2, r2
 8008a52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a58:	1c5a      	adds	r2, r3, #1
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a62:	3b01      	subs	r3, #1
 8008a64:	b29a      	uxth	r2, r3
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	3b01      	subs	r3, #1
 8008a72:	b29a      	uxth	r2, r3
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a78:	e042      	b.n	8008b00 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f000 fb00 	bl	8009084 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d001      	beq.n	8008a8e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e04c      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	691a      	ldr	r2, [r3, #16]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a98:	b2d2      	uxtb	r2, r2
 8008a9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aa0:	1c5a      	adds	r2, r3, #1
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	b29a      	uxth	r2, r3
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	3b01      	subs	r3, #1
 8008aba:	b29a      	uxth	r2, r3
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	f003 0304 	and.w	r3, r3, #4
 8008aca:	2b04      	cmp	r3, #4
 8008acc:	d118      	bne.n	8008b00 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	691a      	ldr	r2, [r3, #16]
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ad8:	b2d2      	uxtb	r2, r2
 8008ada:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae0:	1c5a      	adds	r2, r3, #1
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aea:	3b01      	subs	r3, #1
 8008aec:	b29a      	uxth	r2, r3
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008af6:	b29b      	uxth	r3, r3
 8008af8:	3b01      	subs	r3, #1
 8008afa:	b29a      	uxth	r2, r3
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	f47f aec2 	bne.w	800888e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2220      	movs	r2, #32
 8008b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2200      	movs	r2, #0
 8008b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008b22:	2300      	movs	r3, #0
 8008b24:	e000      	b.n	8008b28 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008b26:	2302      	movs	r3, #2
  }
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3728      	adds	r7, #40	; 0x28
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	00010004 	.word	0x00010004

08008b34 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b088      	sub	sp, #32
 8008b38:	af02      	add	r7, sp, #8
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	607a      	str	r2, [r7, #4]
 8008b3e:	603b      	str	r3, [r7, #0]
 8008b40:	460b      	mov	r3, r1
 8008b42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b48:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	2b08      	cmp	r3, #8
 8008b4e:	d006      	beq.n	8008b5e <I2C_MasterRequestWrite+0x2a>
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d003      	beq.n	8008b5e <I2C_MasterRequestWrite+0x2a>
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008b5c:	d108      	bne.n	8008b70 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b6c:	601a      	str	r2, [r3, #0]
 8008b6e:	e00b      	b.n	8008b88 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b74:	2b12      	cmp	r3, #18
 8008b76:	d107      	bne.n	8008b88 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	9300      	str	r3, [sp, #0]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008b94:	68f8      	ldr	r0, [r7, #12]
 8008b96:	f000 f91d 	bl	8008dd4 <I2C_WaitOnFlagUntilTimeout>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00d      	beq.n	8008bbc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008baa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bae:	d103      	bne.n	8008bb8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008bb6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008bb8:	2303      	movs	r3, #3
 8008bba:	e035      	b.n	8008c28 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	691b      	ldr	r3, [r3, #16]
 8008bc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008bc4:	d108      	bne.n	8008bd8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008bc6:	897b      	ldrh	r3, [r7, #10]
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	461a      	mov	r2, r3
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008bd4:	611a      	str	r2, [r3, #16]
 8008bd6:	e01b      	b.n	8008c10 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008bd8:	897b      	ldrh	r3, [r7, #10]
 8008bda:	11db      	asrs	r3, r3, #7
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	f003 0306 	and.w	r3, r3, #6
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	f063 030f 	orn	r3, r3, #15
 8008be8:	b2da      	uxtb	r2, r3
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	687a      	ldr	r2, [r7, #4]
 8008bf4:	490e      	ldr	r1, [pc, #56]	; (8008c30 <I2C_MasterRequestWrite+0xfc>)
 8008bf6:	68f8      	ldr	r0, [r7, #12]
 8008bf8:	f000 f943 	bl	8008e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d001      	beq.n	8008c06 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	e010      	b.n	8008c28 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008c06:	897b      	ldrh	r3, [r7, #10]
 8008c08:	b2da      	uxtb	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	4907      	ldr	r1, [pc, #28]	; (8008c34 <I2C_MasterRequestWrite+0x100>)
 8008c16:	68f8      	ldr	r0, [r7, #12]
 8008c18:	f000 f933 	bl	8008e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d001      	beq.n	8008c26 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e000      	b.n	8008c28 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3718      	adds	r7, #24
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}
 8008c30:	00010008 	.word	0x00010008
 8008c34:	00010002 	.word	0x00010002

08008c38 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b088      	sub	sp, #32
 8008c3c:	af02      	add	r7, sp, #8
 8008c3e:	60f8      	str	r0, [r7, #12]
 8008c40:	607a      	str	r2, [r7, #4]
 8008c42:	603b      	str	r3, [r7, #0]
 8008c44:	460b      	mov	r3, r1
 8008c46:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	681a      	ldr	r2, [r3, #0]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008c5c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	2b08      	cmp	r3, #8
 8008c62:	d006      	beq.n	8008c72 <I2C_MasterRequestRead+0x3a>
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d003      	beq.n	8008c72 <I2C_MasterRequestRead+0x3a>
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008c70:	d108      	bne.n	8008c84 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c80:	601a      	str	r2, [r3, #0]
 8008c82:	e00b      	b.n	8008c9c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c88:	2b11      	cmp	r3, #17
 8008c8a:	d107      	bne.n	8008c9c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c9a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	9300      	str	r3, [sp, #0]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008ca8:	68f8      	ldr	r0, [r7, #12]
 8008caa:	f000 f893 	bl	8008dd4 <I2C_WaitOnFlagUntilTimeout>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d00d      	beq.n	8008cd0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cc2:	d103      	bne.n	8008ccc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008cca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008ccc:	2303      	movs	r3, #3
 8008cce:	e079      	b.n	8008dc4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	691b      	ldr	r3, [r3, #16]
 8008cd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008cd8:	d108      	bne.n	8008cec <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008cda:	897b      	ldrh	r3, [r7, #10]
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	f043 0301 	orr.w	r3, r3, #1
 8008ce2:	b2da      	uxtb	r2, r3
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	611a      	str	r2, [r3, #16]
 8008cea:	e05f      	b.n	8008dac <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008cec:	897b      	ldrh	r3, [r7, #10]
 8008cee:	11db      	asrs	r3, r3, #7
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	f003 0306 	and.w	r3, r3, #6
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	f063 030f 	orn	r3, r3, #15
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	687a      	ldr	r2, [r7, #4]
 8008d08:	4930      	ldr	r1, [pc, #192]	; (8008dcc <I2C_MasterRequestRead+0x194>)
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	f000 f8b9 	bl	8008e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d001      	beq.n	8008d1a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	e054      	b.n	8008dc4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008d1a:	897b      	ldrh	r3, [r7, #10]
 8008d1c:	b2da      	uxtb	r2, r3
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	4929      	ldr	r1, [pc, #164]	; (8008dd0 <I2C_MasterRequestRead+0x198>)
 8008d2a:	68f8      	ldr	r0, [r7, #12]
 8008d2c:	f000 f8a9 	bl	8008e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d001      	beq.n	8008d3a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e044      	b.n	8008dc4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	613b      	str	r3, [r7, #16]
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	695b      	ldr	r3, [r3, #20]
 8008d44:	613b      	str	r3, [r7, #16]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	699b      	ldr	r3, [r3, #24]
 8008d4c:	613b      	str	r3, [r7, #16]
 8008d4e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d5e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	9300      	str	r3, [sp, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2200      	movs	r2, #0
 8008d68:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008d6c:	68f8      	ldr	r0, [r7, #12]
 8008d6e:	f000 f831 	bl	8008dd4 <I2C_WaitOnFlagUntilTimeout>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00d      	beq.n	8008d94 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d86:	d103      	bne.n	8008d90 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d8e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008d90:	2303      	movs	r3, #3
 8008d92:	e017      	b.n	8008dc4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008d94:	897b      	ldrh	r3, [r7, #10]
 8008d96:	11db      	asrs	r3, r3, #7
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	f003 0306 	and.w	r3, r3, #6
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	f063 030e 	orn	r3, r3, #14
 8008da4:	b2da      	uxtb	r2, r3
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	4907      	ldr	r1, [pc, #28]	; (8008dd0 <I2C_MasterRequestRead+0x198>)
 8008db2:	68f8      	ldr	r0, [r7, #12]
 8008db4:	f000 f865 	bl	8008e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008db8:	4603      	mov	r3, r0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d001      	beq.n	8008dc2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	e000      	b.n	8008dc4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3718      	adds	r7, #24
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}
 8008dcc:	00010008 	.word	0x00010008
 8008dd0:	00010002 	.word	0x00010002

08008dd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b084      	sub	sp, #16
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	60f8      	str	r0, [r7, #12]
 8008ddc:	60b9      	str	r1, [r7, #8]
 8008dde:	603b      	str	r3, [r7, #0]
 8008de0:	4613      	mov	r3, r2
 8008de2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008de4:	e025      	b.n	8008e32 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dec:	d021      	beq.n	8008e32 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008dee:	f7fd ff71 	bl	8006cd4 <HAL_GetTick>
 8008df2:	4602      	mov	r2, r0
 8008df4:	69bb      	ldr	r3, [r7, #24]
 8008df6:	1ad3      	subs	r3, r2, r3
 8008df8:	683a      	ldr	r2, [r7, #0]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d302      	bcc.n	8008e04 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d116      	bne.n	8008e32 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2200      	movs	r2, #0
 8008e08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2220      	movs	r2, #32
 8008e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e1e:	f043 0220 	orr.w	r2, r3, #32
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	e023      	b.n	8008e7a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	0c1b      	lsrs	r3, r3, #16
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d10d      	bne.n	8008e58 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	695b      	ldr	r3, [r3, #20]
 8008e42:	43da      	mvns	r2, r3
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	4013      	ands	r3, r2
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	bf0c      	ite	eq
 8008e4e:	2301      	moveq	r3, #1
 8008e50:	2300      	movne	r3, #0
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	461a      	mov	r2, r3
 8008e56:	e00c      	b.n	8008e72 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	699b      	ldr	r3, [r3, #24]
 8008e5e:	43da      	mvns	r2, r3
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	4013      	ands	r3, r2
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	bf0c      	ite	eq
 8008e6a:	2301      	moveq	r3, #1
 8008e6c:	2300      	movne	r3, #0
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	461a      	mov	r2, r3
 8008e72:	79fb      	ldrb	r3, [r7, #7]
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d0b6      	beq.n	8008de6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b084      	sub	sp, #16
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	60f8      	str	r0, [r7, #12]
 8008e8a:	60b9      	str	r1, [r7, #8]
 8008e8c:	607a      	str	r2, [r7, #4]
 8008e8e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e90:	e051      	b.n	8008f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	695b      	ldr	r3, [r3, #20]
 8008e98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ea0:	d123      	bne.n	8008eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008eb0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008eba:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2220      	movs	r2, #32
 8008ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ed6:	f043 0204 	orr.w	r2, r3, #4
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e046      	b.n	8008f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef0:	d021      	beq.n	8008f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ef2:	f7fd feef 	bl	8006cd4 <HAL_GetTick>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	1ad3      	subs	r3, r2, r3
 8008efc:	687a      	ldr	r2, [r7, #4]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d302      	bcc.n	8008f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d116      	bne.n	8008f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2220      	movs	r2, #32
 8008f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f22:	f043 0220 	orr.w	r2, r3, #32
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008f32:	2301      	movs	r3, #1
 8008f34:	e020      	b.n	8008f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	0c1b      	lsrs	r3, r3, #16
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d10c      	bne.n	8008f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	695b      	ldr	r3, [r3, #20]
 8008f46:	43da      	mvns	r2, r3
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	4013      	ands	r3, r2
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	bf14      	ite	ne
 8008f52:	2301      	movne	r3, #1
 8008f54:	2300      	moveq	r3, #0
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	e00b      	b.n	8008f72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	699b      	ldr	r3, [r3, #24]
 8008f60:	43da      	mvns	r2, r3
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	4013      	ands	r3, r2
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	bf14      	ite	ne
 8008f6c:	2301      	movne	r3, #1
 8008f6e:	2300      	moveq	r3, #0
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d18d      	bne.n	8008e92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f8c:	e02d      	b.n	8008fea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f8e:	68f8      	ldr	r0, [r7, #12]
 8008f90:	f000 f8ce 	bl	8009130 <I2C_IsAcknowledgeFailed>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d001      	beq.n	8008f9e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e02d      	b.n	8008ffa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fa4:	d021      	beq.n	8008fea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fa6:	f7fd fe95 	bl	8006cd4 <HAL_GetTick>
 8008faa:	4602      	mov	r2, r0
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	1ad3      	subs	r3, r2, r3
 8008fb0:	68ba      	ldr	r2, [r7, #8]
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d302      	bcc.n	8008fbc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d116      	bne.n	8008fea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2220      	movs	r2, #32
 8008fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fd6:	f043 0220 	orr.w	r2, r3, #32
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e007      	b.n	8008ffa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	695b      	ldr	r3, [r3, #20]
 8008ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ff4:	2b80      	cmp	r3, #128	; 0x80
 8008ff6:	d1ca      	bne.n	8008f8e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b084      	sub	sp, #16
 8009006:	af00      	add	r7, sp, #0
 8009008:	60f8      	str	r0, [r7, #12]
 800900a:	60b9      	str	r1, [r7, #8]
 800900c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800900e:	e02d      	b.n	800906c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f000 f88d 	bl	8009130 <I2C_IsAcknowledgeFailed>
 8009016:	4603      	mov	r3, r0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d001      	beq.n	8009020 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	e02d      	b.n	800907c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009026:	d021      	beq.n	800906c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009028:	f7fd fe54 	bl	8006cd4 <HAL_GetTick>
 800902c:	4602      	mov	r2, r0
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	1ad3      	subs	r3, r2, r3
 8009032:	68ba      	ldr	r2, [r7, #8]
 8009034:	429a      	cmp	r2, r3
 8009036:	d302      	bcc.n	800903e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d116      	bne.n	800906c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2200      	movs	r2, #0
 8009042:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2220      	movs	r2, #32
 8009048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009058:	f043 0220 	orr.w	r2, r3, #32
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009068:	2301      	movs	r3, #1
 800906a:	e007      	b.n	800907c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	695b      	ldr	r3, [r3, #20]
 8009072:	f003 0304 	and.w	r3, r3, #4
 8009076:	2b04      	cmp	r3, #4
 8009078:	d1ca      	bne.n	8009010 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	3710      	adds	r7, #16
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b084      	sub	sp, #16
 8009088:	af00      	add	r7, sp, #0
 800908a:	60f8      	str	r0, [r7, #12]
 800908c:	60b9      	str	r1, [r7, #8]
 800908e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009090:	e042      	b.n	8009118 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	695b      	ldr	r3, [r3, #20]
 8009098:	f003 0310 	and.w	r3, r3, #16
 800909c:	2b10      	cmp	r3, #16
 800909e:	d119      	bne.n	80090d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f06f 0210 	mvn.w	r2, #16
 80090a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2200      	movs	r2, #0
 80090ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2220      	movs	r2, #32
 80090b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e029      	b.n	8009128 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090d4:	f7fd fdfe 	bl	8006cd4 <HAL_GetTick>
 80090d8:	4602      	mov	r2, r0
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	1ad3      	subs	r3, r2, r3
 80090de:	68ba      	ldr	r2, [r7, #8]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d302      	bcc.n	80090ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d116      	bne.n	8009118 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2220      	movs	r2, #32
 80090f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2200      	movs	r2, #0
 80090fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009104:	f043 0220 	orr.w	r2, r3, #32
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2200      	movs	r2, #0
 8009110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009114:	2301      	movs	r3, #1
 8009116:	e007      	b.n	8009128 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009122:	2b40      	cmp	r3, #64	; 0x40
 8009124:	d1b5      	bne.n	8009092 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3710      	adds	r7, #16
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009130:	b480      	push	{r7}
 8009132:	b083      	sub	sp, #12
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	695b      	ldr	r3, [r3, #20]
 800913e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009146:	d11b      	bne.n	8009180 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009150:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2220      	movs	r2, #32
 800915c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800916c:	f043 0204 	orr.w	r2, r3, #4
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800917c:	2301      	movs	r3, #1
 800917e:	e000      	b.n	8009182 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009180:	2300      	movs	r3, #0
}
 8009182:	4618      	mov	r0, r3
 8009184:	370c      	adds	r7, #12
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr
	...

08009190 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b082      	sub	sp, #8
 8009194:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009196:	2300      	movs	r3, #0
 8009198:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800919a:	2300      	movs	r3, #0
 800919c:	603b      	str	r3, [r7, #0]
 800919e:	4b20      	ldr	r3, [pc, #128]	; (8009220 <HAL_PWREx_EnableOverDrive+0x90>)
 80091a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091a2:	4a1f      	ldr	r2, [pc, #124]	; (8009220 <HAL_PWREx_EnableOverDrive+0x90>)
 80091a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091a8:	6413      	str	r3, [r2, #64]	; 0x40
 80091aa:	4b1d      	ldr	r3, [pc, #116]	; (8009220 <HAL_PWREx_EnableOverDrive+0x90>)
 80091ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091b2:	603b      	str	r3, [r7, #0]
 80091b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80091b6:	4b1b      	ldr	r3, [pc, #108]	; (8009224 <HAL_PWREx_EnableOverDrive+0x94>)
 80091b8:	2201      	movs	r2, #1
 80091ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80091bc:	f7fd fd8a 	bl	8006cd4 <HAL_GetTick>
 80091c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80091c2:	e009      	b.n	80091d8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80091c4:	f7fd fd86 	bl	8006cd4 <HAL_GetTick>
 80091c8:	4602      	mov	r2, r0
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	1ad3      	subs	r3, r2, r3
 80091ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80091d2:	d901      	bls.n	80091d8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80091d4:	2303      	movs	r3, #3
 80091d6:	e01f      	b.n	8009218 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80091d8:	4b13      	ldr	r3, [pc, #76]	; (8009228 <HAL_PWREx_EnableOverDrive+0x98>)
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091e4:	d1ee      	bne.n	80091c4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80091e6:	4b11      	ldr	r3, [pc, #68]	; (800922c <HAL_PWREx_EnableOverDrive+0x9c>)
 80091e8:	2201      	movs	r2, #1
 80091ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80091ec:	f7fd fd72 	bl	8006cd4 <HAL_GetTick>
 80091f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80091f2:	e009      	b.n	8009208 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80091f4:	f7fd fd6e 	bl	8006cd4 <HAL_GetTick>
 80091f8:	4602      	mov	r2, r0
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009202:	d901      	bls.n	8009208 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8009204:	2303      	movs	r3, #3
 8009206:	e007      	b.n	8009218 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009208:	4b07      	ldr	r3, [pc, #28]	; (8009228 <HAL_PWREx_EnableOverDrive+0x98>)
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009210:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009214:	d1ee      	bne.n	80091f4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8009216:	2300      	movs	r3, #0
}
 8009218:	4618      	mov	r0, r3
 800921a:	3708      	adds	r7, #8
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	40023800 	.word	0x40023800
 8009224:	420e0040 	.word	0x420e0040
 8009228:	40007000 	.word	0x40007000
 800922c:	420e0044 	.word	0x420e0044

08009230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b084      	sub	sp, #16
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d101      	bne.n	8009244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009240:	2301      	movs	r3, #1
 8009242:	e0cc      	b.n	80093de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009244:	4b68      	ldr	r3, [pc, #416]	; (80093e8 <HAL_RCC_ClockConfig+0x1b8>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f003 030f 	and.w	r3, r3, #15
 800924c:	683a      	ldr	r2, [r7, #0]
 800924e:	429a      	cmp	r2, r3
 8009250:	d90c      	bls.n	800926c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009252:	4b65      	ldr	r3, [pc, #404]	; (80093e8 <HAL_RCC_ClockConfig+0x1b8>)
 8009254:	683a      	ldr	r2, [r7, #0]
 8009256:	b2d2      	uxtb	r2, r2
 8009258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800925a:	4b63      	ldr	r3, [pc, #396]	; (80093e8 <HAL_RCC_ClockConfig+0x1b8>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f003 030f 	and.w	r3, r3, #15
 8009262:	683a      	ldr	r2, [r7, #0]
 8009264:	429a      	cmp	r2, r3
 8009266:	d001      	beq.n	800926c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	e0b8      	b.n	80093de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f003 0302 	and.w	r3, r3, #2
 8009274:	2b00      	cmp	r3, #0
 8009276:	d020      	beq.n	80092ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f003 0304 	and.w	r3, r3, #4
 8009280:	2b00      	cmp	r3, #0
 8009282:	d005      	beq.n	8009290 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009284:	4b59      	ldr	r3, [pc, #356]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	4a58      	ldr	r2, [pc, #352]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 800928a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800928e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f003 0308 	and.w	r3, r3, #8
 8009298:	2b00      	cmp	r3, #0
 800929a:	d005      	beq.n	80092a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800929c:	4b53      	ldr	r3, [pc, #332]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	4a52      	ldr	r2, [pc, #328]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 80092a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80092a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80092a8:	4b50      	ldr	r3, [pc, #320]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	494d      	ldr	r1, [pc, #308]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 80092b6:	4313      	orrs	r3, r2
 80092b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f003 0301 	and.w	r3, r3, #1
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d044      	beq.n	8009350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d107      	bne.n	80092de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092ce:	4b47      	ldr	r3, [pc, #284]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d119      	bne.n	800930e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e07f      	b.n	80093de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	2b02      	cmp	r3, #2
 80092e4:	d003      	beq.n	80092ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80092ea:	2b03      	cmp	r3, #3
 80092ec:	d107      	bne.n	80092fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092ee:	4b3f      	ldr	r3, [pc, #252]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d109      	bne.n	800930e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092fa:	2301      	movs	r3, #1
 80092fc:	e06f      	b.n	80093de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092fe:	4b3b      	ldr	r3, [pc, #236]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f003 0302 	and.w	r3, r3, #2
 8009306:	2b00      	cmp	r3, #0
 8009308:	d101      	bne.n	800930e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e067      	b.n	80093de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800930e:	4b37      	ldr	r3, [pc, #220]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	f023 0203 	bic.w	r2, r3, #3
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	4934      	ldr	r1, [pc, #208]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 800931c:	4313      	orrs	r3, r2
 800931e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009320:	f7fd fcd8 	bl	8006cd4 <HAL_GetTick>
 8009324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009326:	e00a      	b.n	800933e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009328:	f7fd fcd4 	bl	8006cd4 <HAL_GetTick>
 800932c:	4602      	mov	r2, r0
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	1ad3      	subs	r3, r2, r3
 8009332:	f241 3288 	movw	r2, #5000	; 0x1388
 8009336:	4293      	cmp	r3, r2
 8009338:	d901      	bls.n	800933e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800933a:	2303      	movs	r3, #3
 800933c:	e04f      	b.n	80093de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800933e:	4b2b      	ldr	r3, [pc, #172]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	f003 020c 	and.w	r2, r3, #12
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	009b      	lsls	r3, r3, #2
 800934c:	429a      	cmp	r2, r3
 800934e:	d1eb      	bne.n	8009328 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009350:	4b25      	ldr	r3, [pc, #148]	; (80093e8 <HAL_RCC_ClockConfig+0x1b8>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 030f 	and.w	r3, r3, #15
 8009358:	683a      	ldr	r2, [r7, #0]
 800935a:	429a      	cmp	r2, r3
 800935c:	d20c      	bcs.n	8009378 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800935e:	4b22      	ldr	r3, [pc, #136]	; (80093e8 <HAL_RCC_ClockConfig+0x1b8>)
 8009360:	683a      	ldr	r2, [r7, #0]
 8009362:	b2d2      	uxtb	r2, r2
 8009364:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009366:	4b20      	ldr	r3, [pc, #128]	; (80093e8 <HAL_RCC_ClockConfig+0x1b8>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f003 030f 	and.w	r3, r3, #15
 800936e:	683a      	ldr	r2, [r7, #0]
 8009370:	429a      	cmp	r2, r3
 8009372:	d001      	beq.n	8009378 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e032      	b.n	80093de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f003 0304 	and.w	r3, r3, #4
 8009380:	2b00      	cmp	r3, #0
 8009382:	d008      	beq.n	8009396 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009384:	4b19      	ldr	r3, [pc, #100]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 8009386:	689b      	ldr	r3, [r3, #8]
 8009388:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	4916      	ldr	r1, [pc, #88]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 8009392:	4313      	orrs	r3, r2
 8009394:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 0308 	and.w	r3, r3, #8
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d009      	beq.n	80093b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80093a2:	4b12      	ldr	r3, [pc, #72]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	691b      	ldr	r3, [r3, #16]
 80093ae:	00db      	lsls	r3, r3, #3
 80093b0:	490e      	ldr	r1, [pc, #56]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 80093b2:	4313      	orrs	r3, r2
 80093b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80093b6:	f000 f821 	bl	80093fc <HAL_RCC_GetSysClockFreq>
 80093ba:	4601      	mov	r1, r0
 80093bc:	4b0b      	ldr	r3, [pc, #44]	; (80093ec <HAL_RCC_ClockConfig+0x1bc>)
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	091b      	lsrs	r3, r3, #4
 80093c2:	f003 030f 	and.w	r3, r3, #15
 80093c6:	4a0a      	ldr	r2, [pc, #40]	; (80093f0 <HAL_RCC_ClockConfig+0x1c0>)
 80093c8:	5cd3      	ldrb	r3, [r2, r3]
 80093ca:	fa21 f303 	lsr.w	r3, r1, r3
 80093ce:	4a09      	ldr	r2, [pc, #36]	; (80093f4 <HAL_RCC_ClockConfig+0x1c4>)
 80093d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80093d2:	4b09      	ldr	r3, [pc, #36]	; (80093f8 <HAL_RCC_ClockConfig+0x1c8>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4618      	mov	r0, r3
 80093d8:	f7fd fc38 	bl	8006c4c <HAL_InitTick>

  return HAL_OK;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3710      	adds	r7, #16
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	40023c00 	.word	0x40023c00
 80093ec:	40023800 	.word	0x40023800
 80093f0:	08017a50 	.word	0x08017a50
 80093f4:	20000000 	.word	0x20000000
 80093f8:	20000004 	.word	0x20000004

080093fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80093fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009402:	2300      	movs	r3, #0
 8009404:	607b      	str	r3, [r7, #4]
 8009406:	2300      	movs	r3, #0
 8009408:	60fb      	str	r3, [r7, #12]
 800940a:	2300      	movs	r3, #0
 800940c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800940e:	2300      	movs	r3, #0
 8009410:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009412:	4b63      	ldr	r3, [pc, #396]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009414:	689b      	ldr	r3, [r3, #8]
 8009416:	f003 030c 	and.w	r3, r3, #12
 800941a:	2b04      	cmp	r3, #4
 800941c:	d007      	beq.n	800942e <HAL_RCC_GetSysClockFreq+0x32>
 800941e:	2b08      	cmp	r3, #8
 8009420:	d008      	beq.n	8009434 <HAL_RCC_GetSysClockFreq+0x38>
 8009422:	2b00      	cmp	r3, #0
 8009424:	f040 80b4 	bne.w	8009590 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009428:	4b5e      	ldr	r3, [pc, #376]	; (80095a4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800942a:	60bb      	str	r3, [r7, #8]
       break;
 800942c:	e0b3      	b.n	8009596 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800942e:	4b5d      	ldr	r3, [pc, #372]	; (80095a4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009430:	60bb      	str	r3, [r7, #8]
      break;
 8009432:	e0b0      	b.n	8009596 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009434:	4b5a      	ldr	r3, [pc, #360]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800943c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800943e:	4b58      	ldr	r3, [pc, #352]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009446:	2b00      	cmp	r3, #0
 8009448:	d04a      	beq.n	80094e0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800944a:	4b55      	ldr	r3, [pc, #340]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	099b      	lsrs	r3, r3, #6
 8009450:	f04f 0400 	mov.w	r4, #0
 8009454:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009458:	f04f 0200 	mov.w	r2, #0
 800945c:	ea03 0501 	and.w	r5, r3, r1
 8009460:	ea04 0602 	and.w	r6, r4, r2
 8009464:	4629      	mov	r1, r5
 8009466:	4632      	mov	r2, r6
 8009468:	f04f 0300 	mov.w	r3, #0
 800946c:	f04f 0400 	mov.w	r4, #0
 8009470:	0154      	lsls	r4, r2, #5
 8009472:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009476:	014b      	lsls	r3, r1, #5
 8009478:	4619      	mov	r1, r3
 800947a:	4622      	mov	r2, r4
 800947c:	1b49      	subs	r1, r1, r5
 800947e:	eb62 0206 	sbc.w	r2, r2, r6
 8009482:	f04f 0300 	mov.w	r3, #0
 8009486:	f04f 0400 	mov.w	r4, #0
 800948a:	0194      	lsls	r4, r2, #6
 800948c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009490:	018b      	lsls	r3, r1, #6
 8009492:	1a5b      	subs	r3, r3, r1
 8009494:	eb64 0402 	sbc.w	r4, r4, r2
 8009498:	f04f 0100 	mov.w	r1, #0
 800949c:	f04f 0200 	mov.w	r2, #0
 80094a0:	00e2      	lsls	r2, r4, #3
 80094a2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80094a6:	00d9      	lsls	r1, r3, #3
 80094a8:	460b      	mov	r3, r1
 80094aa:	4614      	mov	r4, r2
 80094ac:	195b      	adds	r3, r3, r5
 80094ae:	eb44 0406 	adc.w	r4, r4, r6
 80094b2:	f04f 0100 	mov.w	r1, #0
 80094b6:	f04f 0200 	mov.w	r2, #0
 80094ba:	02a2      	lsls	r2, r4, #10
 80094bc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80094c0:	0299      	lsls	r1, r3, #10
 80094c2:	460b      	mov	r3, r1
 80094c4:	4614      	mov	r4, r2
 80094c6:	4618      	mov	r0, r3
 80094c8:	4621      	mov	r1, r4
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f04f 0400 	mov.w	r4, #0
 80094d0:	461a      	mov	r2, r3
 80094d2:	4623      	mov	r3, r4
 80094d4:	f7f7 fbf0 	bl	8000cb8 <__aeabi_uldivmod>
 80094d8:	4603      	mov	r3, r0
 80094da:	460c      	mov	r4, r1
 80094dc:	60fb      	str	r3, [r7, #12]
 80094de:	e049      	b.n	8009574 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80094e0:	4b2f      	ldr	r3, [pc, #188]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	099b      	lsrs	r3, r3, #6
 80094e6:	f04f 0400 	mov.w	r4, #0
 80094ea:	f240 11ff 	movw	r1, #511	; 0x1ff
 80094ee:	f04f 0200 	mov.w	r2, #0
 80094f2:	ea03 0501 	and.w	r5, r3, r1
 80094f6:	ea04 0602 	and.w	r6, r4, r2
 80094fa:	4629      	mov	r1, r5
 80094fc:	4632      	mov	r2, r6
 80094fe:	f04f 0300 	mov.w	r3, #0
 8009502:	f04f 0400 	mov.w	r4, #0
 8009506:	0154      	lsls	r4, r2, #5
 8009508:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800950c:	014b      	lsls	r3, r1, #5
 800950e:	4619      	mov	r1, r3
 8009510:	4622      	mov	r2, r4
 8009512:	1b49      	subs	r1, r1, r5
 8009514:	eb62 0206 	sbc.w	r2, r2, r6
 8009518:	f04f 0300 	mov.w	r3, #0
 800951c:	f04f 0400 	mov.w	r4, #0
 8009520:	0194      	lsls	r4, r2, #6
 8009522:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009526:	018b      	lsls	r3, r1, #6
 8009528:	1a5b      	subs	r3, r3, r1
 800952a:	eb64 0402 	sbc.w	r4, r4, r2
 800952e:	f04f 0100 	mov.w	r1, #0
 8009532:	f04f 0200 	mov.w	r2, #0
 8009536:	00e2      	lsls	r2, r4, #3
 8009538:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800953c:	00d9      	lsls	r1, r3, #3
 800953e:	460b      	mov	r3, r1
 8009540:	4614      	mov	r4, r2
 8009542:	195b      	adds	r3, r3, r5
 8009544:	eb44 0406 	adc.w	r4, r4, r6
 8009548:	f04f 0100 	mov.w	r1, #0
 800954c:	f04f 0200 	mov.w	r2, #0
 8009550:	02a2      	lsls	r2, r4, #10
 8009552:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009556:	0299      	lsls	r1, r3, #10
 8009558:	460b      	mov	r3, r1
 800955a:	4614      	mov	r4, r2
 800955c:	4618      	mov	r0, r3
 800955e:	4621      	mov	r1, r4
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f04f 0400 	mov.w	r4, #0
 8009566:	461a      	mov	r2, r3
 8009568:	4623      	mov	r3, r4
 800956a:	f7f7 fba5 	bl	8000cb8 <__aeabi_uldivmod>
 800956e:	4603      	mov	r3, r0
 8009570:	460c      	mov	r4, r1
 8009572:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009574:	4b0a      	ldr	r3, [pc, #40]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	0c1b      	lsrs	r3, r3, #16
 800957a:	f003 0303 	and.w	r3, r3, #3
 800957e:	3301      	adds	r3, #1
 8009580:	005b      	lsls	r3, r3, #1
 8009582:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009584:	68fa      	ldr	r2, [r7, #12]
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	fbb2 f3f3 	udiv	r3, r2, r3
 800958c:	60bb      	str	r3, [r7, #8]
      break;
 800958e:	e002      	b.n	8009596 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009590:	4b04      	ldr	r3, [pc, #16]	; (80095a4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009592:	60bb      	str	r3, [r7, #8]
      break;
 8009594:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009596:	68bb      	ldr	r3, [r7, #8]
}
 8009598:	4618      	mov	r0, r3
 800959a:	3714      	adds	r7, #20
 800959c:	46bd      	mov	sp, r7
 800959e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095a0:	40023800 	.word	0x40023800
 80095a4:	00f42400 	.word	0x00f42400

080095a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80095a8:	b480      	push	{r7}
 80095aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80095ac:	4b03      	ldr	r3, [pc, #12]	; (80095bc <HAL_RCC_GetHCLKFreq+0x14>)
 80095ae:	681b      	ldr	r3, [r3, #0]
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr
 80095ba:	bf00      	nop
 80095bc:	20000000 	.word	0x20000000

080095c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80095c4:	f7ff fff0 	bl	80095a8 <HAL_RCC_GetHCLKFreq>
 80095c8:	4601      	mov	r1, r0
 80095ca:	4b05      	ldr	r3, [pc, #20]	; (80095e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	0a9b      	lsrs	r3, r3, #10
 80095d0:	f003 0307 	and.w	r3, r3, #7
 80095d4:	4a03      	ldr	r2, [pc, #12]	; (80095e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80095d6:	5cd3      	ldrb	r3, [r2, r3]
 80095d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80095dc:	4618      	mov	r0, r3
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	40023800 	.word	0x40023800
 80095e4:	08017a60 	.word	0x08017a60

080095e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80095ec:	f7ff ffdc 	bl	80095a8 <HAL_RCC_GetHCLKFreq>
 80095f0:	4601      	mov	r1, r0
 80095f2:	4b05      	ldr	r3, [pc, #20]	; (8009608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	0b5b      	lsrs	r3, r3, #13
 80095f8:	f003 0307 	and.w	r3, r3, #7
 80095fc:	4a03      	ldr	r2, [pc, #12]	; (800960c <HAL_RCC_GetPCLK2Freq+0x24>)
 80095fe:	5cd3      	ldrb	r3, [r2, r3]
 8009600:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009604:	4618      	mov	r0, r3
 8009606:	bd80      	pop	{r7, pc}
 8009608:	40023800 	.word	0x40023800
 800960c:	08017a60 	.word	0x08017a60

08009610 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b088      	sub	sp, #32
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009618:	2300      	movs	r3, #0
 800961a:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800961c:	2300      	movs	r3, #0
 800961e:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8009620:	2300      	movs	r3, #0
 8009622:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8009624:	2300      	movs	r3, #0
 8009626:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 8009628:	2300      	movs	r3, #0
 800962a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009634:	2b00      	cmp	r3, #0
 8009636:	d00a      	beq.n	800964e <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009638:	4b66      	ldr	r3, [pc, #408]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800963a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800963e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009646:	4963      	ldr	r1, [pc, #396]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009648:	4313      	orrs	r3, r2
 800964a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009656:	2b00      	cmp	r3, #0
 8009658:	d00a      	beq.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800965a:	4b5e      	ldr	r3, [pc, #376]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800965c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009660:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009668:	495a      	ldr	r1, [pc, #360]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800966a:	4313      	orrs	r3, r2
 800966c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f003 0301 	and.w	r3, r3, #1
 8009678:	2b00      	cmp	r3, #0
 800967a:	d10b      	bne.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009684:	2b00      	cmp	r3, #0
 8009686:	d105      	bne.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009690:	2b00      	cmp	r3, #0
 8009692:	d075      	beq.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009694:	4b50      	ldr	r3, [pc, #320]	; (80097d8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8009696:	2200      	movs	r2, #0
 8009698:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800969a:	f7fd fb1b 	bl	8006cd4 <HAL_GetTick>
 800969e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80096a0:	e008      	b.n	80096b4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80096a2:	f7fd fb17 	bl	8006cd4 <HAL_GetTick>
 80096a6:	4602      	mov	r2, r0
 80096a8:	69fb      	ldr	r3, [r7, #28]
 80096aa:	1ad3      	subs	r3, r2, r3
 80096ac:	2b02      	cmp	r3, #2
 80096ae:	d901      	bls.n	80096b4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80096b0:	2303      	movs	r3, #3
 80096b2:	e1dc      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80096b4:	4b47      	ldr	r3, [pc, #284]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d1f0      	bne.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f003 0301 	and.w	r3, r3, #1
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d009      	beq.n	80096e0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	019a      	lsls	r2, r3, #6
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	071b      	lsls	r3, r3, #28
 80096d8:	493e      	ldr	r1, [pc, #248]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80096da:	4313      	orrs	r3, r2
 80096dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f003 0302 	and.w	r3, r3, #2
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d01f      	beq.n	800972c <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80096ec:	4b39      	ldr	r3, [pc, #228]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80096ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80096f2:	0f1b      	lsrs	r3, r3, #28
 80096f4:	f003 0307 	and.w	r3, r3, #7
 80096f8:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	019a      	lsls	r2, r3, #6
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	68db      	ldr	r3, [r3, #12]
 8009704:	061b      	lsls	r3, r3, #24
 8009706:	431a      	orrs	r2, r3
 8009708:	69bb      	ldr	r3, [r7, #24]
 800970a:	071b      	lsls	r3, r3, #28
 800970c:	4931      	ldr	r1, [pc, #196]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800970e:	4313      	orrs	r3, r2
 8009710:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009714:	4b2f      	ldr	r3, [pc, #188]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009716:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800971a:	f023 021f 	bic.w	r2, r3, #31
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6a1b      	ldr	r3, [r3, #32]
 8009722:	3b01      	subs	r3, #1
 8009724:	492b      	ldr	r1, [pc, #172]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009726:	4313      	orrs	r3, r2
 8009728:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009734:	2b00      	cmp	r3, #0
 8009736:	d00d      	beq.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	685b      	ldr	r3, [r3, #4]
 800973c:	019a      	lsls	r2, r3, #6
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	061b      	lsls	r3, r3, #24
 8009744:	431a      	orrs	r2, r3
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	071b      	lsls	r3, r3, #28
 800974c:	4921      	ldr	r1, [pc, #132]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800974e:	4313      	orrs	r3, r2
 8009750:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009754:	4b20      	ldr	r3, [pc, #128]	; (80097d8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8009756:	2201      	movs	r2, #1
 8009758:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800975a:	f7fd fabb 	bl	8006cd4 <HAL_GetTick>
 800975e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009760:	e008      	b.n	8009774 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009762:	f7fd fab7 	bl	8006cd4 <HAL_GetTick>
 8009766:	4602      	mov	r2, r0
 8009768:	69fb      	ldr	r3, [r7, #28]
 800976a:	1ad3      	subs	r3, r2, r3
 800976c:	2b02      	cmp	r3, #2
 800976e:	d901      	bls.n	8009774 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009770:	2303      	movs	r3, #3
 8009772:	e17c      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009774:	4b17      	ldr	r3, [pc, #92]	; (80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800977c:	2b00      	cmp	r3, #0
 800977e:	d0f0      	beq.n	8009762 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f003 0304 	and.w	r3, r3, #4
 8009788:	2b00      	cmp	r3, #0
 800978a:	d112      	bne.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009794:	2b00      	cmp	r3, #0
 8009796:	d10c      	bne.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f000 80ce 	beq.w	8009942 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 80097aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80097ae:	f040 80c8 	bne.w	8009942 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80097b2:	4b0a      	ldr	r3, [pc, #40]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80097b4:	2200      	movs	r2, #0
 80097b6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80097b8:	f7fd fa8c 	bl	8006cd4 <HAL_GetTick>
 80097bc:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80097be:	e00f      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80097c0:	f7fd fa88 	bl	8006cd4 <HAL_GetTick>
 80097c4:	4602      	mov	r2, r0
 80097c6:	69fb      	ldr	r3, [r7, #28]
 80097c8:	1ad3      	subs	r3, r2, r3
 80097ca:	2b02      	cmp	r3, #2
 80097cc:	d908      	bls.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80097ce:	2303      	movs	r3, #3
 80097d0:	e14d      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 80097d2:	bf00      	nop
 80097d4:	40023800 	.word	0x40023800
 80097d8:	42470068 	.word	0x42470068
 80097dc:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80097e0:	4ba5      	ldr	r3, [pc, #660]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80097e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097ec:	d0e8      	beq.n	80097c0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f003 0304 	and.w	r3, r3, #4
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d02e      	beq.n	8009858 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80097fa:	4b9f      	ldr	r3, [pc, #636]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80097fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009800:	0c1b      	lsrs	r3, r3, #16
 8009802:	f003 0303 	and.w	r3, r3, #3
 8009806:	3301      	adds	r3, #1
 8009808:	005b      	lsls	r3, r3, #1
 800980a:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800980c:	4b9a      	ldr	r3, [pc, #616]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800980e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009812:	0f1b      	lsrs	r3, r3, #28
 8009814:	f003 0307 	and.w	r3, r3, #7
 8009818:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	691b      	ldr	r3, [r3, #16]
 800981e:	019a      	lsls	r2, r3, #6
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	085b      	lsrs	r3, r3, #1
 8009824:	3b01      	subs	r3, #1
 8009826:	041b      	lsls	r3, r3, #16
 8009828:	431a      	orrs	r2, r3
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	699b      	ldr	r3, [r3, #24]
 800982e:	061b      	lsls	r3, r3, #24
 8009830:	431a      	orrs	r2, r3
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	071b      	lsls	r3, r3, #28
 8009836:	4990      	ldr	r1, [pc, #576]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009838:	4313      	orrs	r3, r2
 800983a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800983e:	4b8e      	ldr	r3, [pc, #568]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009840:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009844:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984c:	3b01      	subs	r3, #1
 800984e:	021b      	lsls	r3, r3, #8
 8009850:	4989      	ldr	r1, [pc, #548]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009852:	4313      	orrs	r3, r2
 8009854:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f003 0308 	and.w	r3, r3, #8
 8009860:	2b00      	cmp	r3, #0
 8009862:	d02c      	beq.n	80098be <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8009864:	4b84      	ldr	r3, [pc, #528]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800986a:	0c1b      	lsrs	r3, r3, #16
 800986c:	f003 0303 	and.w	r3, r3, #3
 8009870:	3301      	adds	r3, #1
 8009872:	005b      	lsls	r3, r3, #1
 8009874:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009876:	4b80      	ldr	r3, [pc, #512]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800987c:	0e1b      	lsrs	r3, r3, #24
 800987e:	f003 030f 	and.w	r3, r3, #15
 8009882:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	691b      	ldr	r3, [r3, #16]
 8009888:	019a      	lsls	r2, r3, #6
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	085b      	lsrs	r3, r3, #1
 800988e:	3b01      	subs	r3, #1
 8009890:	041b      	lsls	r3, r3, #16
 8009892:	431a      	orrs	r2, r3
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	061b      	lsls	r3, r3, #24
 8009898:	431a      	orrs	r2, r3
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	69db      	ldr	r3, [r3, #28]
 800989e:	071b      	lsls	r3, r3, #28
 80098a0:	4975      	ldr	r1, [pc, #468]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80098a2:	4313      	orrs	r3, r2
 80098a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80098a8:	4b73      	ldr	r3, [pc, #460]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80098aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80098ae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098b6:	4970      	ldr	r1, [pc, #448]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80098b8:	4313      	orrs	r3, r2
 80098ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d024      	beq.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 80098ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80098d2:	d11f      	bne.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80098d4:	4b68      	ldr	r3, [pc, #416]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80098d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098da:	0e1b      	lsrs	r3, r3, #24
 80098dc:	f003 030f 	and.w	r3, r3, #15
 80098e0:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80098e2:	4b65      	ldr	r3, [pc, #404]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80098e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098e8:	0f1b      	lsrs	r3, r3, #28
 80098ea:	f003 0307 	and.w	r3, r3, #7
 80098ee:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	691b      	ldr	r3, [r3, #16]
 80098f4:	019a      	lsls	r2, r3, #6
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	695b      	ldr	r3, [r3, #20]
 80098fa:	085b      	lsrs	r3, r3, #1
 80098fc:	3b01      	subs	r3, #1
 80098fe:	041b      	lsls	r3, r3, #16
 8009900:	431a      	orrs	r2, r3
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	061b      	lsls	r3, r3, #24
 8009906:	431a      	orrs	r2, r3
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	071b      	lsls	r3, r3, #28
 800990c:	495a      	ldr	r1, [pc, #360]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800990e:	4313      	orrs	r3, r2
 8009910:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009914:	4b59      	ldr	r3, [pc, #356]	; (8009a7c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8009916:	2201      	movs	r2, #1
 8009918:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800991a:	f7fd f9db 	bl	8006cd4 <HAL_GetTick>
 800991e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009920:	e008      	b.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009922:	f7fd f9d7 	bl	8006cd4 <HAL_GetTick>
 8009926:	4602      	mov	r2, r0
 8009928:	69fb      	ldr	r3, [r7, #28]
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	2b02      	cmp	r3, #2
 800992e:	d901      	bls.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009930:	2303      	movs	r3, #3
 8009932:	e09c      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009934:	4b50      	ldr	r3, [pc, #320]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800993c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009940:	d1ef      	bne.n	8009922 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f003 0320 	and.w	r3, r3, #32
 800994a:	2b00      	cmp	r3, #0
 800994c:	f000 8083 	beq.w	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009950:	2300      	movs	r3, #0
 8009952:	60bb      	str	r3, [r7, #8]
 8009954:	4b48      	ldr	r3, [pc, #288]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009958:	4a47      	ldr	r2, [pc, #284]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800995a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800995e:	6413      	str	r3, [r2, #64]	; 0x40
 8009960:	4b45      	ldr	r3, [pc, #276]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009968:	60bb      	str	r3, [r7, #8]
 800996a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800996c:	4b44      	ldr	r3, [pc, #272]	; (8009a80 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a43      	ldr	r2, [pc, #268]	; (8009a80 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009976:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009978:	f7fd f9ac 	bl	8006cd4 <HAL_GetTick>
 800997c:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800997e:	e008      	b.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009980:	f7fd f9a8 	bl	8006cd4 <HAL_GetTick>
 8009984:	4602      	mov	r2, r0
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	1ad3      	subs	r3, r2, r3
 800998a:	2b02      	cmp	r3, #2
 800998c:	d901      	bls.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800998e:	2303      	movs	r3, #3
 8009990:	e06d      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009992:	4b3b      	ldr	r3, [pc, #236]	; (8009a80 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800999a:	2b00      	cmp	r3, #0
 800999c:	d0f0      	beq.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800999e:	4b36      	ldr	r3, [pc, #216]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099a6:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d02f      	beq.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099b6:	69ba      	ldr	r2, [r7, #24]
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d028      	beq.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80099bc:	4b2e      	ldr	r3, [pc, #184]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099c4:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80099c6:	4b2f      	ldr	r3, [pc, #188]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80099c8:	2201      	movs	r2, #1
 80099ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80099cc:	4b2d      	ldr	r3, [pc, #180]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80099ce:	2200      	movs	r2, #0
 80099d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80099d2:	4a29      	ldr	r2, [pc, #164]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099d4:	69bb      	ldr	r3, [r7, #24]
 80099d6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80099d8:	4b27      	ldr	r3, [pc, #156]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099dc:	f003 0301 	and.w	r3, r3, #1
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d114      	bne.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80099e4:	f7fd f976 	bl	8006cd4 <HAL_GetTick>
 80099e8:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099ea:	e00a      	b.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80099ec:	f7fd f972 	bl	8006cd4 <HAL_GetTick>
 80099f0:	4602      	mov	r2, r0
 80099f2:	69fb      	ldr	r3, [r7, #28]
 80099f4:	1ad3      	subs	r3, r2, r3
 80099f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d901      	bls.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 80099fe:	2303      	movs	r3, #3
 8009a00:	e035      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a02:	4b1d      	ldr	r3, [pc, #116]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a06:	f003 0302 	and.w	r3, r3, #2
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d0ee      	beq.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a1a:	d10d      	bne.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8009a1c:	4b16      	ldr	r3, [pc, #88]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a28:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009a2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a30:	4911      	ldr	r1, [pc, #68]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a32:	4313      	orrs	r3, r2
 8009a34:	608b      	str	r3, [r1, #8]
 8009a36:	e005      	b.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8009a38:	4b0f      	ldr	r3, [pc, #60]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	4a0e      	ldr	r2, [pc, #56]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a3e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009a42:	6093      	str	r3, [r2, #8]
 8009a44:	4b0c      	ldr	r3, [pc, #48]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009a50:	4909      	ldr	r1, [pc, #36]	; (8009a78 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a52:	4313      	orrs	r3, r2
 8009a54:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f003 0310 	and.w	r3, r3, #16
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d004      	beq.n	8009a6c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009a68:	4b07      	ldr	r3, [pc, #28]	; (8009a88 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8009a6a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009a6c:	2300      	movs	r3, #0
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3720      	adds	r7, #32
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
 8009a76:	bf00      	nop
 8009a78:	40023800 	.word	0x40023800
 8009a7c:	42470070 	.word	0x42470070
 8009a80:	40007000 	.word	0x40007000
 8009a84:	42470e40 	.word	0x42470e40
 8009a88:	424711e0 	.word	0x424711e0

08009a8c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b086      	sub	sp, #24
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009a94:	2300      	movs	r3, #0
 8009a96:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 0301 	and.w	r3, r3, #1
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d075      	beq.n	8009b90 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009aa4:	4ba2      	ldr	r3, [pc, #648]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f003 030c 	and.w	r3, r3, #12
 8009aac:	2b04      	cmp	r3, #4
 8009aae:	d00c      	beq.n	8009aca <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009ab0:	4b9f      	ldr	r3, [pc, #636]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009ab2:	689b      	ldr	r3, [r3, #8]
 8009ab4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009ab8:	2b08      	cmp	r3, #8
 8009aba:	d112      	bne.n	8009ae2 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009abc:	4b9c      	ldr	r3, [pc, #624]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ac4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009ac8:	d10b      	bne.n	8009ae2 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009aca:	4b99      	ldr	r3, [pc, #612]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d05b      	beq.n	8009b8e <HAL_RCC_OscConfig+0x102>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d157      	bne.n	8009b8e <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	e20b      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	685b      	ldr	r3, [r3, #4]
 8009ae6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009aea:	d106      	bne.n	8009afa <HAL_RCC_OscConfig+0x6e>
 8009aec:	4b90      	ldr	r3, [pc, #576]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a8f      	ldr	r2, [pc, #572]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009af2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009af6:	6013      	str	r3, [r2, #0]
 8009af8:	e01d      	b.n	8009b36 <HAL_RCC_OscConfig+0xaa>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009b02:	d10c      	bne.n	8009b1e <HAL_RCC_OscConfig+0x92>
 8009b04:	4b8a      	ldr	r3, [pc, #552]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	4a89      	ldr	r2, [pc, #548]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009b0e:	6013      	str	r3, [r2, #0]
 8009b10:	4b87      	ldr	r3, [pc, #540]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a86      	ldr	r2, [pc, #536]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b1a:	6013      	str	r3, [r2, #0]
 8009b1c:	e00b      	b.n	8009b36 <HAL_RCC_OscConfig+0xaa>
 8009b1e:	4b84      	ldr	r3, [pc, #528]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	4a83      	ldr	r2, [pc, #524]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b28:	6013      	str	r3, [r2, #0]
 8009b2a:	4b81      	ldr	r3, [pc, #516]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a80      	ldr	r2, [pc, #512]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b34:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d013      	beq.n	8009b66 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b3e:	f7fd f8c9 	bl	8006cd4 <HAL_GetTick>
 8009b42:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b44:	e008      	b.n	8009b58 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009b46:	f7fd f8c5 	bl	8006cd4 <HAL_GetTick>
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	1ad3      	subs	r3, r2, r3
 8009b50:	2b64      	cmp	r3, #100	; 0x64
 8009b52:	d901      	bls.n	8009b58 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8009b54:	2303      	movs	r3, #3
 8009b56:	e1d0      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b58:	4b75      	ldr	r3, [pc, #468]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d0f0      	beq.n	8009b46 <HAL_RCC_OscConfig+0xba>
 8009b64:	e014      	b.n	8009b90 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b66:	f7fd f8b5 	bl	8006cd4 <HAL_GetTick>
 8009b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b6c:	e008      	b.n	8009b80 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009b6e:	f7fd f8b1 	bl	8006cd4 <HAL_GetTick>
 8009b72:	4602      	mov	r2, r0
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	1ad3      	subs	r3, r2, r3
 8009b78:	2b64      	cmp	r3, #100	; 0x64
 8009b7a:	d901      	bls.n	8009b80 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	e1bc      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b80:	4b6b      	ldr	r3, [pc, #428]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1f0      	bne.n	8009b6e <HAL_RCC_OscConfig+0xe2>
 8009b8c:	e000      	b.n	8009b90 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b8e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f003 0302 	and.w	r3, r3, #2
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d063      	beq.n	8009c64 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009b9c:	4b64      	ldr	r3, [pc, #400]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009b9e:	689b      	ldr	r3, [r3, #8]
 8009ba0:	f003 030c 	and.w	r3, r3, #12
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d00b      	beq.n	8009bc0 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009ba8:	4b61      	ldr	r3, [pc, #388]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009baa:	689b      	ldr	r3, [r3, #8]
 8009bac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009bb0:	2b08      	cmp	r3, #8
 8009bb2:	d11c      	bne.n	8009bee <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009bb4:	4b5e      	ldr	r3, [pc, #376]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d116      	bne.n	8009bee <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009bc0:	4b5b      	ldr	r3, [pc, #364]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f003 0302 	and.w	r3, r3, #2
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d005      	beq.n	8009bd8 <HAL_RCC_OscConfig+0x14c>
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	68db      	ldr	r3, [r3, #12]
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d001      	beq.n	8009bd8 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e190      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009bd8:	4b55      	ldr	r3, [pc, #340]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	691b      	ldr	r3, [r3, #16]
 8009be4:	00db      	lsls	r3, r3, #3
 8009be6:	4952      	ldr	r1, [pc, #328]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009be8:	4313      	orrs	r3, r2
 8009bea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009bec:	e03a      	b.n	8009c64 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d020      	beq.n	8009c38 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009bf6:	4b4f      	ldr	r3, [pc, #316]	; (8009d34 <HAL_RCC_OscConfig+0x2a8>)
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bfc:	f7fd f86a 	bl	8006cd4 <HAL_GetTick>
 8009c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c02:	e008      	b.n	8009c16 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009c04:	f7fd f866 	bl	8006cd4 <HAL_GetTick>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	1ad3      	subs	r3, r2, r3
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	d901      	bls.n	8009c16 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8009c12:	2303      	movs	r3, #3
 8009c14:	e171      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c16:	4b46      	ldr	r3, [pc, #280]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f003 0302 	and.w	r3, r3, #2
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d0f0      	beq.n	8009c04 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c22:	4b43      	ldr	r3, [pc, #268]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	691b      	ldr	r3, [r3, #16]
 8009c2e:	00db      	lsls	r3, r3, #3
 8009c30:	493f      	ldr	r1, [pc, #252]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009c32:	4313      	orrs	r3, r2
 8009c34:	600b      	str	r3, [r1, #0]
 8009c36:	e015      	b.n	8009c64 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009c38:	4b3e      	ldr	r3, [pc, #248]	; (8009d34 <HAL_RCC_OscConfig+0x2a8>)
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c3e:	f7fd f849 	bl	8006cd4 <HAL_GetTick>
 8009c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c44:	e008      	b.n	8009c58 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009c46:	f7fd f845 	bl	8006cd4 <HAL_GetTick>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	2b02      	cmp	r3, #2
 8009c52:	d901      	bls.n	8009c58 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8009c54:	2303      	movs	r3, #3
 8009c56:	e150      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c58:	4b35      	ldr	r3, [pc, #212]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f003 0302 	and.w	r3, r3, #2
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d1f0      	bne.n	8009c46 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f003 0308 	and.w	r3, r3, #8
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d030      	beq.n	8009cd2 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	695b      	ldr	r3, [r3, #20]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d016      	beq.n	8009ca6 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009c78:	4b2f      	ldr	r3, [pc, #188]	; (8009d38 <HAL_RCC_OscConfig+0x2ac>)
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c7e:	f7fd f829 	bl	8006cd4 <HAL_GetTick>
 8009c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009c84:	e008      	b.n	8009c98 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009c86:	f7fd f825 	bl	8006cd4 <HAL_GetTick>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	1ad3      	subs	r3, r2, r3
 8009c90:	2b02      	cmp	r3, #2
 8009c92:	d901      	bls.n	8009c98 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8009c94:	2303      	movs	r3, #3
 8009c96:	e130      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009c98:	4b25      	ldr	r3, [pc, #148]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009c9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d0f0      	beq.n	8009c86 <HAL_RCC_OscConfig+0x1fa>
 8009ca4:	e015      	b.n	8009cd2 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009ca6:	4b24      	ldr	r3, [pc, #144]	; (8009d38 <HAL_RCC_OscConfig+0x2ac>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cac:	f7fd f812 	bl	8006cd4 <HAL_GetTick>
 8009cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009cb2:	e008      	b.n	8009cc6 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009cb4:	f7fd f80e 	bl	8006cd4 <HAL_GetTick>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	1ad3      	subs	r3, r2, r3
 8009cbe:	2b02      	cmp	r3, #2
 8009cc0:	d901      	bls.n	8009cc6 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8009cc2:	2303      	movs	r3, #3
 8009cc4:	e119      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009cc6:	4b1a      	ldr	r3, [pc, #104]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009cca:	f003 0302 	and.w	r3, r3, #2
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d1f0      	bne.n	8009cb4 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 0304 	and.w	r3, r3, #4
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	f000 809f 	beq.w	8009e1e <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ce4:	4b12      	ldr	r3, [pc, #72]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d10f      	bne.n	8009d10 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	60fb      	str	r3, [r7, #12]
 8009cf4:	4b0e      	ldr	r3, [pc, #56]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf8:	4a0d      	ldr	r2, [pc, #52]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009cfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009cfe:	6413      	str	r3, [r2, #64]	; 0x40
 8009d00:	4b0b      	ldr	r3, [pc, #44]	; (8009d30 <HAL_RCC_OscConfig+0x2a4>)
 8009d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d08:	60fb      	str	r3, [r7, #12]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d10:	4b0a      	ldr	r3, [pc, #40]	; (8009d3c <HAL_RCC_OscConfig+0x2b0>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d120      	bne.n	8009d5e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009d1c:	4b07      	ldr	r3, [pc, #28]	; (8009d3c <HAL_RCC_OscConfig+0x2b0>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a06      	ldr	r2, [pc, #24]	; (8009d3c <HAL_RCC_OscConfig+0x2b0>)
 8009d22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d28:	f7fc ffd4 	bl	8006cd4 <HAL_GetTick>
 8009d2c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d2e:	e010      	b.n	8009d52 <HAL_RCC_OscConfig+0x2c6>
 8009d30:	40023800 	.word	0x40023800
 8009d34:	42470000 	.word	0x42470000
 8009d38:	42470e80 	.word	0x42470e80
 8009d3c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d40:	f7fc ffc8 	bl	8006cd4 <HAL_GetTick>
 8009d44:	4602      	mov	r2, r0
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	1ad3      	subs	r3, r2, r3
 8009d4a:	2b02      	cmp	r3, #2
 8009d4c:	d901      	bls.n	8009d52 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8009d4e:	2303      	movs	r3, #3
 8009d50:	e0d3      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d52:	4b6c      	ldr	r3, [pc, #432]	; (8009f04 <HAL_RCC_OscConfig+0x478>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d0f0      	beq.n	8009d40 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	689b      	ldr	r3, [r3, #8]
 8009d62:	2b01      	cmp	r3, #1
 8009d64:	d106      	bne.n	8009d74 <HAL_RCC_OscConfig+0x2e8>
 8009d66:	4b68      	ldr	r3, [pc, #416]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d6a:	4a67      	ldr	r2, [pc, #412]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009d6c:	f043 0301 	orr.w	r3, r3, #1
 8009d70:	6713      	str	r3, [r2, #112]	; 0x70
 8009d72:	e01c      	b.n	8009dae <HAL_RCC_OscConfig+0x322>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	2b05      	cmp	r3, #5
 8009d7a:	d10c      	bne.n	8009d96 <HAL_RCC_OscConfig+0x30a>
 8009d7c:	4b62      	ldr	r3, [pc, #392]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d80:	4a61      	ldr	r2, [pc, #388]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009d82:	f043 0304 	orr.w	r3, r3, #4
 8009d86:	6713      	str	r3, [r2, #112]	; 0x70
 8009d88:	4b5f      	ldr	r3, [pc, #380]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d8c:	4a5e      	ldr	r2, [pc, #376]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009d8e:	f043 0301 	orr.w	r3, r3, #1
 8009d92:	6713      	str	r3, [r2, #112]	; 0x70
 8009d94:	e00b      	b.n	8009dae <HAL_RCC_OscConfig+0x322>
 8009d96:	4b5c      	ldr	r3, [pc, #368]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d9a:	4a5b      	ldr	r2, [pc, #364]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009d9c:	f023 0301 	bic.w	r3, r3, #1
 8009da0:	6713      	str	r3, [r2, #112]	; 0x70
 8009da2:	4b59      	ldr	r3, [pc, #356]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009da6:	4a58      	ldr	r2, [pc, #352]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009da8:	f023 0304 	bic.w	r3, r3, #4
 8009dac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	689b      	ldr	r3, [r3, #8]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d015      	beq.n	8009de2 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009db6:	f7fc ff8d 	bl	8006cd4 <HAL_GetTick>
 8009dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009dbc:	e00a      	b.n	8009dd4 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009dbe:	f7fc ff89 	bl	8006cd4 <HAL_GetTick>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d901      	bls.n	8009dd4 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8009dd0:	2303      	movs	r3, #3
 8009dd2:	e092      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009dd4:	4b4c      	ldr	r3, [pc, #304]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dd8:	f003 0302 	and.w	r3, r3, #2
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d0ee      	beq.n	8009dbe <HAL_RCC_OscConfig+0x332>
 8009de0:	e014      	b.n	8009e0c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009de2:	f7fc ff77 	bl	8006cd4 <HAL_GetTick>
 8009de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009de8:	e00a      	b.n	8009e00 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009dea:	f7fc ff73 	bl	8006cd4 <HAL_GetTick>
 8009dee:	4602      	mov	r2, r0
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	1ad3      	subs	r3, r2, r3
 8009df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d901      	bls.n	8009e00 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8009dfc:	2303      	movs	r3, #3
 8009dfe:	e07c      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e00:	4b41      	ldr	r3, [pc, #260]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e04:	f003 0302 	and.w	r3, r3, #2
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d1ee      	bne.n	8009dea <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009e0c:	7dfb      	ldrb	r3, [r7, #23]
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d105      	bne.n	8009e1e <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e12:	4b3d      	ldr	r3, [pc, #244]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e16:	4a3c      	ldr	r2, [pc, #240]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	699b      	ldr	r3, [r3, #24]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d068      	beq.n	8009ef8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009e26:	4b38      	ldr	r3, [pc, #224]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009e28:	689b      	ldr	r3, [r3, #8]
 8009e2a:	f003 030c 	and.w	r3, r3, #12
 8009e2e:	2b08      	cmp	r3, #8
 8009e30:	d060      	beq.n	8009ef4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	699b      	ldr	r3, [r3, #24]
 8009e36:	2b02      	cmp	r3, #2
 8009e38:	d145      	bne.n	8009ec6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e3a:	4b34      	ldr	r3, [pc, #208]	; (8009f0c <HAL_RCC_OscConfig+0x480>)
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e40:	f7fc ff48 	bl	8006cd4 <HAL_GetTick>
 8009e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e46:	e008      	b.n	8009e5a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009e48:	f7fc ff44 	bl	8006cd4 <HAL_GetTick>
 8009e4c:	4602      	mov	r2, r0
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	1ad3      	subs	r3, r2, r3
 8009e52:	2b02      	cmp	r3, #2
 8009e54:	d901      	bls.n	8009e5a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8009e56:	2303      	movs	r3, #3
 8009e58:	e04f      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e5a:	4b2b      	ldr	r3, [pc, #172]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d1f0      	bne.n	8009e48 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	69da      	ldr	r2, [r3, #28]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a1b      	ldr	r3, [r3, #32]
 8009e6e:	431a      	orrs	r2, r3
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e74:	019b      	lsls	r3, r3, #6
 8009e76:	431a      	orrs	r2, r3
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e7c:	085b      	lsrs	r3, r3, #1
 8009e7e:	3b01      	subs	r3, #1
 8009e80:	041b      	lsls	r3, r3, #16
 8009e82:	431a      	orrs	r2, r3
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e88:	061b      	lsls	r3, r3, #24
 8009e8a:	431a      	orrs	r2, r3
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e90:	071b      	lsls	r3, r3, #28
 8009e92:	491d      	ldr	r1, [pc, #116]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009e94:	4313      	orrs	r3, r2
 8009e96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e98:	4b1c      	ldr	r3, [pc, #112]	; (8009f0c <HAL_RCC_OscConfig+0x480>)
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e9e:	f7fc ff19 	bl	8006cd4 <HAL_GetTick>
 8009ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009ea4:	e008      	b.n	8009eb8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ea6:	f7fc ff15 	bl	8006cd4 <HAL_GetTick>
 8009eaa:	4602      	mov	r2, r0
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	1ad3      	subs	r3, r2, r3
 8009eb0:	2b02      	cmp	r3, #2
 8009eb2:	d901      	bls.n	8009eb8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8009eb4:	2303      	movs	r3, #3
 8009eb6:	e020      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009eb8:	4b13      	ldr	r3, [pc, #76]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d0f0      	beq.n	8009ea6 <HAL_RCC_OscConfig+0x41a>
 8009ec4:	e018      	b.n	8009ef8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ec6:	4b11      	ldr	r3, [pc, #68]	; (8009f0c <HAL_RCC_OscConfig+0x480>)
 8009ec8:	2200      	movs	r2, #0
 8009eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ecc:	f7fc ff02 	bl	8006cd4 <HAL_GetTick>
 8009ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ed2:	e008      	b.n	8009ee6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ed4:	f7fc fefe 	bl	8006cd4 <HAL_GetTick>
 8009ed8:	4602      	mov	r2, r0
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	1ad3      	subs	r3, r2, r3
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	d901      	bls.n	8009ee6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8009ee2:	2303      	movs	r3, #3
 8009ee4:	e009      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ee6:	4b08      	ldr	r3, [pc, #32]	; (8009f08 <HAL_RCC_OscConfig+0x47c>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d1f0      	bne.n	8009ed4 <HAL_RCC_OscConfig+0x448>
 8009ef2:	e001      	b.n	8009ef8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e000      	b.n	8009efa <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8009ef8:	2300      	movs	r3, #0
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3718      	adds	r7, #24
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
 8009f02:	bf00      	nop
 8009f04:	40007000 	.word	0x40007000
 8009f08:	40023800 	.word	0x40023800
 8009f0c:	42470060 	.word	0x42470060

08009f10 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d101      	bne.n	8009f22 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	e022      	b.n	8009f68 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d105      	bne.n	8009f3a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2200      	movs	r2, #0
 8009f32:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f7fa ff0f 	bl	8004d58 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2203      	movs	r2, #3
 8009f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f000 f814 	bl	8009f70 <HAL_SD_InitCard>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d001      	beq.n	8009f52 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e00a      	b.n	8009f68 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2201      	movs	r2, #1
 8009f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009f66:	2300      	movs	r3, #0
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	3708      	adds	r7, #8
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009f70:	b5b0      	push	{r4, r5, r7, lr}
 8009f72:	b08e      	sub	sp, #56	; 0x38
 8009f74:	af04      	add	r7, sp, #16
 8009f76:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009f80:	2300      	movs	r3, #0
 8009f82:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8009f84:	2300      	movs	r3, #0
 8009f86:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8009f8c:	2376      	movs	r3, #118	; 0x76
 8009f8e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681d      	ldr	r5, [r3, #0]
 8009f94:	466c      	mov	r4, sp
 8009f96:	f107 0314 	add.w	r3, r7, #20
 8009f9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009f9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009fa2:	f107 0308 	add.w	r3, r7, #8
 8009fa6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009fa8:	4628      	mov	r0, r5
 8009faa:	f003 fa87 	bl	800d4bc <SDIO_Init>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8009fb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d001      	beq.n	8009fc0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e031      	b.n	800a024 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8009fc0:	4b1a      	ldr	r3, [pc, #104]	; (800a02c <HAL_SD_InitCard+0xbc>)
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f003 fabf 	bl	800d54e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8009fd0:	4b16      	ldr	r3, [pc, #88]	; (800a02c <HAL_SD_InitCard+0xbc>)
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f000 ffc6 	bl	800af68 <SD_PowerON>
 8009fdc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009fde:	6a3b      	ldr	r3, [r7, #32]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00b      	beq.n	8009ffc <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ff0:	6a3b      	ldr	r3, [r7, #32]
 8009ff2:	431a      	orrs	r2, r3
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	e013      	b.n	800a024 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f000 fee5 	bl	800adcc <SD_InitCard>
 800a002:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a004:	6a3b      	ldr	r3, [r7, #32]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d00b      	beq.n	800a022 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2201      	movs	r2, #1
 800a00e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a016:	6a3b      	ldr	r3, [r7, #32]
 800a018:	431a      	orrs	r2, r3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a01e:	2301      	movs	r3, #1
 800a020:	e000      	b.n	800a024 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800a022:	2300      	movs	r3, #0
}
 800a024:	4618      	mov	r0, r3
 800a026:	3728      	adds	r7, #40	; 0x28
 800a028:	46bd      	mov	sp, r7
 800a02a:	bdb0      	pop	{r4, r5, r7, pc}
 800a02c:	422580a0 	.word	0x422580a0

0800a030 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b08c      	sub	sp, #48	; 0x30
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	607a      	str	r2, [r7, #4]
 800a03c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d107      	bne.n	800a058 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a04c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a054:	2301      	movs	r3, #1
 800a056:	e0c7      	b.n	800a1e8 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a05e:	b2db      	uxtb	r3, r3
 800a060:	2b01      	cmp	r3, #1
 800a062:	f040 80c0 	bne.w	800a1e6 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	2200      	movs	r2, #0
 800a06a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a06c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	441a      	add	r2, r3
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a076:	429a      	cmp	r2, r3
 800a078:	d907      	bls.n	800a08a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a07e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	e0ae      	b.n	800a1e8 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	2203      	movs	r2, #3
 800a08e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	2200      	movs	r2, #0
 800a098:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800a0a8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ae:	4a50      	ldr	r2, [pc, #320]	; (800a1f0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a0b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0b6:	4a4f      	ldr	r2, [pc, #316]	; (800a1f4 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800a0b8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0be:	2200      	movs	r2, #0
 800a0c0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	3380      	adds	r3, #128	; 0x80
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	68ba      	ldr	r2, [r7, #8]
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	025b      	lsls	r3, r3, #9
 800a0d4:	089b      	lsrs	r3, r3, #2
 800a0d6:	f7fd fbef 	bl	80078b8 <HAL_DMA_Start_IT>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d017      	beq.n	800a110 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800a0ee:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a40      	ldr	r2, [pc, #256]	; (800a1f8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a0f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0fc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2201      	movs	r2, #1
 800a108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	e06b      	b.n	800a1e8 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800a110:	4b3a      	ldr	r3, [pc, #232]	; (800a1fc <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800a112:	2201      	movs	r2, #1
 800a114:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	d002      	beq.n	800a124 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800a11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a120:	025b      	lsls	r3, r3, #9
 800a122:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a12c:	4618      	mov	r0, r3
 800a12e:	f003 faa1 	bl	800d674 <SDMMC_CmdBlockLength>
 800a132:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800a134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a136:	2b00      	cmp	r3, #0
 800a138:	d00f      	beq.n	800a15a <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a2e      	ldr	r2, [pc, #184]	; (800a1f8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a140:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a148:	431a      	orrs	r2, r3
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2201      	movs	r2, #1
 800a152:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800a156:	2301      	movs	r3, #1
 800a158:	e046      	b.n	800a1e8 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a15a:	f04f 33ff 	mov.w	r3, #4294967295
 800a15e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	025b      	lsls	r3, r3, #9
 800a164:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800a166:	2390      	movs	r3, #144	; 0x90
 800a168:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800a16a:	2302      	movs	r3, #2
 800a16c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a16e:	2300      	movs	r3, #0
 800a170:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800a172:	2301      	movs	r3, #1
 800a174:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f107 0210 	add.w	r2, r7, #16
 800a17e:	4611      	mov	r1, r2
 800a180:	4618      	mov	r0, r3
 800a182:	f003 fa4b 	bl	800d61c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	2b01      	cmp	r3, #1
 800a18a:	d90a      	bls.n	800a1a2 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2282      	movs	r2, #130	; 0x82
 800a190:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a198:	4618      	mov	r0, r3
 800a19a:	f003 faaf 	bl	800d6fc <SDMMC_CmdReadMultiBlock>
 800a19e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a1a0:	e009      	b.n	800a1b6 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2281      	movs	r2, #129	; 0x81
 800a1a6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f003 fa82 	bl	800d6b8 <SDMMC_CmdReadSingleBlock>
 800a1b4:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800a1b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d012      	beq.n	800a1e2 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a0d      	ldr	r2, [pc, #52]	; (800a1f8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a1c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ca:	431a      	orrs	r2, r3
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e002      	b.n	800a1e8 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	e000      	b.n	800a1e8 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800a1e6:	2302      	movs	r3, #2
  }
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3730      	adds	r7, #48	; 0x30
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	0800abdb 	.word	0x0800abdb
 800a1f4:	0800ac4d 	.word	0x0800ac4d
 800a1f8:	004005ff 	.word	0x004005ff
 800a1fc:	4225858c 	.word	0x4225858c

0800a200 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b08c      	sub	sp, #48	; 0x30
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	60b9      	str	r1, [r7, #8]
 800a20a:	607a      	str	r2, [r7, #4]
 800a20c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d107      	bne.n	800a228 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a21c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	e0ca      	b.n	800a3be <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	2b01      	cmp	r3, #1
 800a232:	f040 80c3 	bne.w	800a3bc <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2200      	movs	r2, #0
 800a23a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a23c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	441a      	add	r2, r3
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a246:	429a      	cmp	r2, r3
 800a248:	d907      	bls.n	800a25a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a24e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e0b1      	b.n	800a3be <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	2203      	movs	r2, #3
 800a25e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	2200      	movs	r2, #0
 800a268:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f042 021a 	orr.w	r2, r2, #26
 800a278:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a27e:	4a52      	ldr	r2, [pc, #328]	; (800a3c8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a280:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a286:	4a51      	ldr	r2, [pc, #324]	; (800a3cc <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800a288:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a28e:	2200      	movs	r2, #0
 800a290:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a296:	2b01      	cmp	r3, #1
 800a298:	d002      	beq.n	800a2a0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800a29a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29c:	025b      	lsls	r3, r3, #9
 800a29e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	f003 f9e3 	bl	800d674 <SDMMC_CmdBlockLength>
 800a2ae:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a2b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d00f      	beq.n	800a2d6 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a45      	ldr	r2, [pc, #276]	; (800a3d0 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a2bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c4:	431a      	orrs	r2, r3
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	e073      	b.n	800a3be <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d90a      	bls.n	800a2f2 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	22a0      	movs	r2, #160	; 0xa0
 800a2e0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f003 fa4b 	bl	800d784 <SDMMC_CmdWriteMultiBlock>
 800a2ee:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a2f0:	e009      	b.n	800a306 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	2290      	movs	r2, #144	; 0x90
 800a2f6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a2fe:	4618      	mov	r0, r3
 800a300:	f003 fa1e 	bl	800d740 <SDMMC_CmdWriteSingleBlock>
 800a304:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800a306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d012      	beq.n	800a332 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4a2f      	ldr	r2, [pc, #188]	; (800a3d0 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a312:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a31a:	431a      	orrs	r2, r3
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	2201      	movs	r2, #1
 800a324:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2200      	movs	r2, #0
 800a32c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800a32e:	2301      	movs	r3, #1
 800a330:	e045      	b.n	800a3be <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800a332:	4b28      	ldr	r3, [pc, #160]	; (800a3d4 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800a334:	2201      	movs	r2, #1
 800a336:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a33c:	68b9      	ldr	r1, [r7, #8]
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	3380      	adds	r3, #128	; 0x80
 800a344:	461a      	mov	r2, r3
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	025b      	lsls	r3, r3, #9
 800a34a:	089b      	lsrs	r3, r3, #2
 800a34c:	f7fd fab4 	bl	80078b8 <HAL_DMA_Start_IT>
 800a350:	4603      	mov	r3, r0
 800a352:	2b00      	cmp	r3, #0
 800a354:	d01a      	beq.n	800a38c <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f022 021a 	bic.w	r2, r2, #26
 800a364:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4a19      	ldr	r2, [pc, #100]	; (800a3d0 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a36c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a372:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2201      	movs	r2, #1
 800a37e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2200      	movs	r2, #0
 800a386:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800a388:	2301      	movs	r3, #1
 800a38a:	e018      	b.n	800a3be <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a38c:	f04f 33ff 	mov.w	r3, #4294967295
 800a390:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	025b      	lsls	r3, r3, #9
 800a396:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800a398:	2390      	movs	r3, #144	; 0x90
 800a39a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800a39c:	2300      	movs	r3, #0
 800a39e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f107 0210 	add.w	r2, r7, #16
 800a3b0:	4611      	mov	r1, r2
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f003 f932 	bl	800d61c <SDIO_ConfigData>

      return HAL_OK;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	e000      	b.n	800a3be <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800a3bc:	2302      	movs	r3, #2
  }
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3730      	adds	r7, #48	; 0x30
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}
 800a3c6:	bf00      	nop
 800a3c8:	0800abb1 	.word	0x0800abb1
 800a3cc:	0800ac4d 	.word	0x0800ac4d
 800a3d0:	004005ff 	.word	0x004005ff
 800a3d4:	4225858c 	.word	0x4225858c

0800a3d8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3e4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d008      	beq.n	800a406 <HAL_SD_IRQHandler+0x2e>
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	f003 0308 	and.w	r3, r3, #8
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d003      	beq.n	800a406 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 ffc8 	bl	800b394 <SD_Read_IT>
 800a404:	e155      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a40c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a410:	2b00      	cmp	r3, #0
 800a412:	f000 808f 	beq.w	800a534 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a41e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	6812      	ldr	r2, [r2, #0]
 800a42a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800a42e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800a432:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f022 0201 	bic.w	r2, r2, #1
 800a442:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f003 0308 	and.w	r3, r3, #8
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d039      	beq.n	800a4c2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	f003 0302 	and.w	r3, r3, #2
 800a454:	2b00      	cmp	r3, #0
 800a456:	d104      	bne.n	800a462 <HAL_SD_IRQHandler+0x8a>
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f003 0320 	and.w	r3, r3, #32
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d011      	beq.n	800a486 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4618      	mov	r0, r3
 800a468:	f003 f9ae 	bl	800d7c8 <SDMMC_CmdStopTransfer>
 800a46c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800a46e:	68bb      	ldr	r3, [r7, #8]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d008      	beq.n	800a486 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	431a      	orrs	r2, r3
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 f91f 	bl	800a6c4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f240 523a 	movw	r2, #1338	; 0x53a
 800a48e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2201      	movs	r2, #1
 800a494:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2200      	movs	r2, #0
 800a49c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f003 0301 	and.w	r3, r3, #1
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d104      	bne.n	800a4b2 <HAL_SD_IRQHandler+0xda>
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f003 0302 	and.w	r3, r3, #2
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d003      	beq.n	800a4ba <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f003 fe04 	bl	800e0c0 <HAL_SD_RxCpltCallback>
 800a4b8:	e0fb      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f003 fdf6 	bl	800e0ac <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a4c0:	e0f7      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f000 80f2 	beq.w	800a6b2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f003 0320 	and.w	r3, r3, #32
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d011      	beq.n	800a4fc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f003 f973 	bl	800d7c8 <SDMMC_CmdStopTransfer>
 800a4e2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d008      	beq.n	800a4fc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	431a      	orrs	r2, r3
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 f8e4 	bl	800a6c4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f003 0301 	and.w	r3, r3, #1
 800a502:	2b00      	cmp	r3, #0
 800a504:	f040 80d5 	bne.w	800a6b2 <HAL_SD_IRQHandler+0x2da>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f003 0302 	and.w	r3, r3, #2
 800a50e:	2b00      	cmp	r3, #0
 800a510:	f040 80cf 	bne.w	800a6b2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f022 0208 	bic.w	r2, r2, #8
 800a522:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f003 fdbd 	bl	800e0ac <HAL_SD_TxCpltCallback>
}
 800a532:	e0be      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a53a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d008      	beq.n	800a554 <HAL_SD_IRQHandler+0x17c>
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	f003 0308 	and.w	r3, r3, #8
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d003      	beq.n	800a554 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	f000 ff72 	bl	800b436 <SD_Write_IT>
 800a552:	e0ae      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a55a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800a55e:	2b00      	cmp	r3, #0
 800a560:	f000 80a7 	beq.w	800a6b2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a56a:	f003 0302 	and.w	r3, r3, #2
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d005      	beq.n	800a57e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a576:	f043 0202 	orr.w	r2, r3, #2
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a584:	f003 0308 	and.w	r3, r3, #8
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d005      	beq.n	800a598 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a590:	f043 0208 	orr.w	r2, r3, #8
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a59e:	f003 0320 	and.w	r3, r3, #32
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d005      	beq.n	800a5b2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5aa:	f043 0220 	orr.w	r2, r3, #32
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5b8:	f003 0310 	and.w	r3, r3, #16
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d005      	beq.n	800a5cc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5c4:	f043 0210 	orr.w	r2, r3, #16
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f240 523a 	movw	r2, #1338	; 0x53a
 800a5d4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800a5e4:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f003 f8ec 	bl	800d7c8 <SDMMC_CmdStopTransfer>
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5f6:	431a      	orrs	r2, r3
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f003 0308 	and.w	r3, r3, #8
 800a602:	2b00      	cmp	r3, #0
 800a604:	d00a      	beq.n	800a61c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2201      	movs	r2, #1
 800a60a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2200      	movs	r2, #0
 800a612:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f000 f855 	bl	800a6c4 <HAL_SD_ErrorCallback>
}
 800a61a:	e04a      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a622:	2b00      	cmp	r3, #0
 800a624:	d045      	beq.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	f003 0310 	and.w	r3, r3, #16
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d104      	bne.n	800a63a <HAL_SD_IRQHandler+0x262>
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f003 0320 	and.w	r3, r3, #32
 800a636:	2b00      	cmp	r3, #0
 800a638:	d011      	beq.n	800a65e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a63e:	4a1f      	ldr	r2, [pc, #124]	; (800a6bc <HAL_SD_IRQHandler+0x2e4>)
 800a640:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a646:	4618      	mov	r0, r3
 800a648:	f7fd f98e 	bl	8007968 <HAL_DMA_Abort_IT>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d02f      	beq.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a656:	4618      	mov	r0, r3
 800a658:	f000 fb4a 	bl	800acf0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a65c:	e029      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f003 0301 	and.w	r3, r3, #1
 800a664:	2b00      	cmp	r3, #0
 800a666:	d104      	bne.n	800a672 <HAL_SD_IRQHandler+0x29a>
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f003 0302 	and.w	r3, r3, #2
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d011      	beq.n	800a696 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a676:	4a12      	ldr	r2, [pc, #72]	; (800a6c0 <HAL_SD_IRQHandler+0x2e8>)
 800a678:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a67e:	4618      	mov	r0, r3
 800a680:	f7fd f972 	bl	8007968 <HAL_DMA_Abort_IT>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d013      	beq.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a68e:	4618      	mov	r0, r3
 800a690:	f000 fb65 	bl	800ad5e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800a694:	e00d      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2200      	movs	r2, #0
 800a69a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f003 fcf4 	bl	800e098 <HAL_SD_AbortCallback>
}
 800a6b0:	e7ff      	b.n	800a6b2 <HAL_SD_IRQHandler+0x2da>
 800a6b2:	bf00      	nop
 800a6b4:	3710      	adds	r7, #16
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}
 800a6ba:	bf00      	nop
 800a6bc:	0800acf1 	.word	0x0800acf1
 800a6c0:	0800ad5f 	.word	0x0800ad5f

0800a6c4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a6cc:	bf00      	nop
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b083      	sub	sp, #12
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a6e6:	0f9b      	lsrs	r3, r3, #30
 800a6e8:	b2da      	uxtb	r2, r3
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a6f2:	0e9b      	lsrs	r3, r3, #26
 800a6f4:	b2db      	uxtb	r3, r3
 800a6f6:	f003 030f 	and.w	r3, r3, #15
 800a6fa:	b2da      	uxtb	r2, r3
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a704:	0e1b      	lsrs	r3, r3, #24
 800a706:	b2db      	uxtb	r3, r3
 800a708:	f003 0303 	and.w	r3, r3, #3
 800a70c:	b2da      	uxtb	r2, r3
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a716:	0c1b      	lsrs	r3, r3, #16
 800a718:	b2da      	uxtb	r2, r3
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a722:	0a1b      	lsrs	r3, r3, #8
 800a724:	b2da      	uxtb	r2, r3
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a72e:	b2da      	uxtb	r2, r3
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a738:	0d1b      	lsrs	r3, r3, #20
 800a73a:	b29a      	uxth	r2, r3
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a744:	0c1b      	lsrs	r3, r3, #16
 800a746:	b2db      	uxtb	r3, r3
 800a748:	f003 030f 	and.w	r3, r3, #15
 800a74c:	b2da      	uxtb	r2, r3
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a756:	0bdb      	lsrs	r3, r3, #15
 800a758:	b2db      	uxtb	r3, r3
 800a75a:	f003 0301 	and.w	r3, r3, #1
 800a75e:	b2da      	uxtb	r2, r3
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a768:	0b9b      	lsrs	r3, r3, #14
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	f003 0301 	and.w	r3, r3, #1
 800a770:	b2da      	uxtb	r2, r3
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a77a:	0b5b      	lsrs	r3, r3, #13
 800a77c:	b2db      	uxtb	r3, r3
 800a77e:	f003 0301 	and.w	r3, r3, #1
 800a782:	b2da      	uxtb	r2, r3
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a78c:	0b1b      	lsrs	r3, r3, #12
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	f003 0301 	and.w	r3, r3, #1
 800a794:	b2da      	uxtb	r2, r3
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	2200      	movs	r2, #0
 800a79e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d163      	bne.n	800a870 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a7ac:	009a      	lsls	r2, r3, #2
 800a7ae:	f640 73fc 	movw	r3, #4092	; 0xffc
 800a7b2:	4013      	ands	r3, r2
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a7b8:	0f92      	lsrs	r2, r2, #30
 800a7ba:	431a      	orrs	r2, r3
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7c4:	0edb      	lsrs	r3, r3, #27
 800a7c6:	b2db      	uxtb	r3, r3
 800a7c8:	f003 0307 	and.w	r3, r3, #7
 800a7cc:	b2da      	uxtb	r2, r3
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7d6:	0e1b      	lsrs	r3, r3, #24
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	f003 0307 	and.w	r3, r3, #7
 800a7de:	b2da      	uxtb	r2, r3
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7e8:	0d5b      	lsrs	r3, r3, #21
 800a7ea:	b2db      	uxtb	r3, r3
 800a7ec:	f003 0307 	and.w	r3, r3, #7
 800a7f0:	b2da      	uxtb	r2, r3
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7fa:	0c9b      	lsrs	r3, r3, #18
 800a7fc:	b2db      	uxtb	r3, r3
 800a7fe:	f003 0307 	and.w	r3, r3, #7
 800a802:	b2da      	uxtb	r2, r3
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a80c:	0bdb      	lsrs	r3, r3, #15
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	f003 0307 	and.w	r3, r3, #7
 800a814:	b2da      	uxtb	r2, r3
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	691b      	ldr	r3, [r3, #16]
 800a81e:	1c5a      	adds	r2, r3, #1
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	7e1b      	ldrb	r3, [r3, #24]
 800a828:	b2db      	uxtb	r3, r3
 800a82a:	f003 0307 	and.w	r3, r3, #7
 800a82e:	3302      	adds	r3, #2
 800a830:	2201      	movs	r2, #1
 800a832:	fa02 f303 	lsl.w	r3, r2, r3
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800a83a:	fb02 f203 	mul.w	r2, r2, r3
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	7a1b      	ldrb	r3, [r3, #8]
 800a846:	b2db      	uxtb	r3, r3
 800a848:	f003 030f 	and.w	r3, r3, #15
 800a84c:	2201      	movs	r2, #1
 800a84e:	409a      	lsls	r2, r3
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800a85c:	0a52      	lsrs	r2, r2, #9
 800a85e:	fb02 f203 	mul.w	r2, r2, r3
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a86c:	661a      	str	r2, [r3, #96]	; 0x60
 800a86e:	e031      	b.n	800a8d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a874:	2b01      	cmp	r3, #1
 800a876:	d11d      	bne.n	800a8b4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a87c:	041b      	lsls	r3, r3, #16
 800a87e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a886:	0c1b      	lsrs	r3, r3, #16
 800a888:	431a      	orrs	r2, r3
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	691b      	ldr	r3, [r3, #16]
 800a892:	3301      	adds	r3, #1
 800a894:	029a      	lsls	r2, r3, #10
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a8a8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	661a      	str	r2, [r3, #96]	; 0x60
 800a8b2:	e00f      	b.n	800a8d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a58      	ldr	r2, [pc, #352]	; (800aa1c <HAL_SD_GetCardCSD+0x344>)
 800a8ba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8c0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	e09d      	b.n	800aa10 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8d8:	0b9b      	lsrs	r3, r3, #14
 800a8da:	b2db      	uxtb	r3, r3
 800a8dc:	f003 0301 	and.w	r3, r3, #1
 800a8e0:	b2da      	uxtb	r2, r3
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8ea:	09db      	lsrs	r3, r3, #7
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8f2:	b2da      	uxtb	r2, r3
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a902:	b2da      	uxtb	r2, r3
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a90c:	0fdb      	lsrs	r3, r3, #31
 800a90e:	b2da      	uxtb	r2, r3
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a918:	0f5b      	lsrs	r3, r3, #29
 800a91a:	b2db      	uxtb	r3, r3
 800a91c:	f003 0303 	and.w	r3, r3, #3
 800a920:	b2da      	uxtb	r2, r3
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a92a:	0e9b      	lsrs	r3, r3, #26
 800a92c:	b2db      	uxtb	r3, r3
 800a92e:	f003 0307 	and.w	r3, r3, #7
 800a932:	b2da      	uxtb	r2, r3
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a93c:	0d9b      	lsrs	r3, r3, #22
 800a93e:	b2db      	uxtb	r3, r3
 800a940:	f003 030f 	and.w	r3, r3, #15
 800a944:	b2da      	uxtb	r2, r3
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a94e:	0d5b      	lsrs	r3, r3, #21
 800a950:	b2db      	uxtb	r3, r3
 800a952:	f003 0301 	and.w	r3, r3, #1
 800a956:	b2da      	uxtb	r2, r3
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	2200      	movs	r2, #0
 800a962:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a96a:	0c1b      	lsrs	r3, r3, #16
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	f003 0301 	and.w	r3, r3, #1
 800a972:	b2da      	uxtb	r2, r3
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a97e:	0bdb      	lsrs	r3, r3, #15
 800a980:	b2db      	uxtb	r3, r3
 800a982:	f003 0301 	and.w	r3, r3, #1
 800a986:	b2da      	uxtb	r2, r3
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a992:	0b9b      	lsrs	r3, r3, #14
 800a994:	b2db      	uxtb	r3, r3
 800a996:	f003 0301 	and.w	r3, r3, #1
 800a99a:	b2da      	uxtb	r2, r3
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9a6:	0b5b      	lsrs	r3, r3, #13
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	f003 0301 	and.w	r3, r3, #1
 800a9ae:	b2da      	uxtb	r2, r3
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9ba:	0b1b      	lsrs	r3, r3, #12
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	f003 0301 	and.w	r3, r3, #1
 800a9c2:	b2da      	uxtb	r2, r3
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9ce:	0a9b      	lsrs	r3, r3, #10
 800a9d0:	b2db      	uxtb	r3, r3
 800a9d2:	f003 0303 	and.w	r3, r3, #3
 800a9d6:	b2da      	uxtb	r2, r3
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9e2:	0a1b      	lsrs	r3, r3, #8
 800a9e4:	b2db      	uxtb	r3, r3
 800a9e6:	f003 0303 	and.w	r3, r3, #3
 800a9ea:	b2da      	uxtb	r2, r3
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9f6:	085b      	lsrs	r3, r3, #1
 800a9f8:	b2db      	uxtb	r3, r3
 800a9fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9fe:	b2da      	uxtb	r2, r3
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	2201      	movs	r2, #1
 800aa0a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800aa0e:	2300      	movs	r3, #0
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr
 800aa1c:	004005ff 	.word	0x004005ff

0800aa20 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800aa6a:	2300      	movs	r3, #0
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	370c      	adds	r7, #12
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr

0800aa78 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800aa78:	b5b0      	push	{r4, r5, r7, lr}
 800aa7a:	b08e      	sub	sp, #56	; 0x38
 800aa7c:	af04      	add	r7, sp, #16
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2203      	movs	r2, #3
 800aa86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa8e:	2b03      	cmp	r3, #3
 800aa90:	d02e      	beq.n	800aaf0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa98:	d106      	bne.n	800aaa8 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa9e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	639a      	str	r2, [r3, #56]	; 0x38
 800aaa6:	e029      	b.n	800aafc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aaae:	d10a      	bne.n	800aac6 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f000 fb0f 	bl	800b0d4 <SD_WideBus_Enable>
 800aab6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aabe:	431a      	orrs	r2, r3
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	639a      	str	r2, [r3, #56]	; 0x38
 800aac4:	e01a      	b.n	800aafc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d10a      	bne.n	800aae2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f000 fb4c 	bl	800b16a <SD_WideBus_Disable>
 800aad2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aada:	431a      	orrs	r2, r3
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	639a      	str	r2, [r3, #56]	; 0x38
 800aae0:	e00c      	b.n	800aafc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aae6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	639a      	str	r2, [r3, #56]	; 0x38
 800aaee:	e005      	b.n	800aafc <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaf4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d009      	beq.n	800ab18 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a18      	ldr	r2, [pc, #96]	; (800ab6c <HAL_SD_ConfigWideBusOperation+0xf4>)
 800ab0a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800ab14:	2301      	movs	r3, #1
 800ab16:	e024      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	68db      	ldr	r3, [r3, #12]
 800ab28:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	695b      	ldr	r3, [r3, #20]
 800ab32:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	699b      	ldr	r3, [r3, #24]
 800ab38:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681d      	ldr	r5, [r3, #0]
 800ab3e:	466c      	mov	r4, sp
 800ab40:	f107 0318 	add.w	r3, r7, #24
 800ab44:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ab48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ab4c:	f107 030c 	add.w	r3, r7, #12
 800ab50:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ab52:	4628      	mov	r0, r5
 800ab54:	f002 fcb2 	bl	800d4bc <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ab60:	2300      	movs	r3, #0
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3728      	adds	r7, #40	; 0x28
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bdb0      	pop	{r4, r5, r7, pc}
 800ab6a:	bf00      	nop
 800ab6c:	004005ff 	.word	0x004005ff

0800ab70 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b086      	sub	sp, #24
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ab7c:	f107 030c 	add.w	r3, r7, #12
 800ab80:	4619      	mov	r1, r3
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 fa7e 	bl	800b084 <SD_SendStatus>
 800ab88:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d005      	beq.n	800ab9c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	431a      	orrs	r2, r3
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	0a5b      	lsrs	r3, r3, #9
 800aba0:	f003 030f 	and.w	r3, r3, #15
 800aba4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800aba6:	693b      	ldr	r3, [r7, #16]
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3718      	adds	r7, #24
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b085      	sub	sp, #20
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abbc:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800abcc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800abce:	bf00      	nop
 800abd0:	3714      	adds	r7, #20
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr

0800abda <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800abda:	b580      	push	{r7, lr}
 800abdc:	b084      	sub	sp, #16
 800abde:	af00      	add	r7, sp, #0
 800abe0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abe6:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abec:	2b82      	cmp	r3, #130	; 0x82
 800abee:	d111      	bne.n	800ac14 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	4618      	mov	r0, r3
 800abf6:	f002 fde7 	bl	800d7c8 <SDMMC_CmdStopTransfer>
 800abfa:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d008      	beq.n	800ac14 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	431a      	orrs	r2, r3
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f7ff fd58 	bl	800a6c4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f022 0208 	bic.w	r2, r2, #8
 800ac22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f240 523a 	movw	r2, #1338	; 0x53a
 800ac2c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	2201      	movs	r2, #1
 800ac32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800ac3c:	68f8      	ldr	r0, [r7, #12]
 800ac3e:	f003 fa3f 	bl	800e0c0 <HAL_SD_RxCpltCallback>
#endif
}
 800ac42:	bf00      	nop
 800ac44:	3710      	adds	r7, #16
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
	...

0800ac4c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b086      	sub	sp, #24
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac58:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f7fd f830 	bl	8007cc0 <HAL_DMA_GetError>
 800ac60:	4603      	mov	r3, r0
 800ac62:	2b02      	cmp	r3, #2
 800ac64:	d03e      	beq.n	800ace4 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac6c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac74:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d002      	beq.n	800ac82 <SD_DMAError+0x36>
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	d12d      	bne.n	800acde <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	4a19      	ldr	r2, [pc, #100]	; (800acec <SD_DMAError+0xa0>)
 800ac88:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800ac98:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac9e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800aca6:	6978      	ldr	r0, [r7, #20]
 800aca8:	f7ff ff62 	bl	800ab70 <HAL_SD_GetCardState>
 800acac:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	2b06      	cmp	r3, #6
 800acb2:	d002      	beq.n	800acba <SD_DMAError+0x6e>
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	2b05      	cmp	r3, #5
 800acb8:	d10a      	bne.n	800acd0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	4618      	mov	r0, r3
 800acc0:	f002 fd82 	bl	800d7c8 <SDMMC_CmdStopTransfer>
 800acc4:	4602      	mov	r2, r0
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acca:	431a      	orrs	r2, r3
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	2201      	movs	r2, #1
 800acd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	2200      	movs	r2, #0
 800acdc:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800acde:	6978      	ldr	r0, [r7, #20]
 800ace0:	f7ff fcf0 	bl	800a6c4 <HAL_SD_ErrorCallback>
#endif
  }
}
 800ace4:	bf00      	nop
 800ace6:	3718      	adds	r7, #24
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	004005ff 	.word	0x004005ff

0800acf0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acfc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f240 523a 	movw	r2, #1338	; 0x53a
 800ad06:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800ad08:	68f8      	ldr	r0, [r7, #12]
 800ad0a:	f7ff ff31 	bl	800ab70 <HAL_SD_GetCardState>
 800ad0e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2201      	movs	r2, #1
 800ad14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ad1e:	68bb      	ldr	r3, [r7, #8]
 800ad20:	2b06      	cmp	r3, #6
 800ad22:	d002      	beq.n	800ad2a <SD_DMATxAbort+0x3a>
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	2b05      	cmp	r3, #5
 800ad28:	d10a      	bne.n	800ad40 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f002 fd4a 	bl	800d7c8 <SDMMC_CmdStopTransfer>
 800ad34:	4602      	mov	r2, r0
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad3a:	431a      	orrs	r2, r3
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d103      	bne.n	800ad50 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800ad48:	68f8      	ldr	r0, [r7, #12]
 800ad4a:	f003 f9a5 	bl	800e098 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800ad4e:	e002      	b.n	800ad56 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f7ff fcb7 	bl	800a6c4 <HAL_SD_ErrorCallback>
}
 800ad56:	bf00      	nop
 800ad58:	3710      	adds	r7, #16
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}

0800ad5e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800ad5e:	b580      	push	{r7, lr}
 800ad60:	b084      	sub	sp, #16
 800ad62:	af00      	add	r7, sp, #0
 800ad64:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad6a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f240 523a 	movw	r2, #1338	; 0x53a
 800ad74:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800ad76:	68f8      	ldr	r0, [r7, #12]
 800ad78:	f7ff fefa 	bl	800ab70 <HAL_SD_GetCardState>
 800ad7c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	2201      	movs	r2, #1
 800ad82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	2b06      	cmp	r3, #6
 800ad90:	d002      	beq.n	800ad98 <SD_DMARxAbort+0x3a>
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	2b05      	cmp	r3, #5
 800ad96:	d10a      	bne.n	800adae <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	f002 fd13 	bl	800d7c8 <SDMMC_CmdStopTransfer>
 800ada2:	4602      	mov	r2, r0
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ada8:	431a      	orrs	r2, r3
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d103      	bne.n	800adbe <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f003 f96e 	bl	800e098 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800adbc:	e002      	b.n	800adc4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800adbe:	68f8      	ldr	r0, [r7, #12]
 800adc0:	f7ff fc80 	bl	800a6c4 <HAL_SD_ErrorCallback>
}
 800adc4:	bf00      	nop
 800adc6:	3710      	adds	r7, #16
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}

0800adcc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800adcc:	b5b0      	push	{r4, r5, r7, lr}
 800adce:	b094      	sub	sp, #80	; 0x50
 800add0:	af04      	add	r7, sp, #16
 800add2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800add4:	2301      	movs	r3, #1
 800add6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4618      	mov	r0, r3
 800adde:	f002 fbc5 	bl	800d56c <SDIO_GetPowerState>
 800ade2:	4603      	mov	r3, r0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d102      	bne.n	800adee <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ade8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800adec:	e0b7      	b.n	800af5e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800adf2:	2b03      	cmp	r3, #3
 800adf4:	d02f      	beq.n	800ae56 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	4618      	mov	r0, r3
 800adfc:	f002 fdee 	bl	800d9dc <SDMMC_CmdSendCID>
 800ae00:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ae02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d001      	beq.n	800ae0c <SD_InitCard+0x40>
    {
      return errorstate;
 800ae08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae0a:	e0a8      	b.n	800af5e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2100      	movs	r1, #0
 800ae12:	4618      	mov	r0, r3
 800ae14:	f002 fbef 	bl	800d5f6 <SDIO_GetResponse>
 800ae18:	4602      	mov	r2, r0
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	2104      	movs	r1, #4
 800ae24:	4618      	mov	r0, r3
 800ae26:	f002 fbe6 	bl	800d5f6 <SDIO_GetResponse>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	2108      	movs	r1, #8
 800ae36:	4618      	mov	r0, r3
 800ae38:	f002 fbdd 	bl	800d5f6 <SDIO_GetResponse>
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	210c      	movs	r1, #12
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f002 fbd4 	bl	800d5f6 <SDIO_GetResponse>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae5a:	2b03      	cmp	r3, #3
 800ae5c:	d00d      	beq.n	800ae7a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f107 020e 	add.w	r2, r7, #14
 800ae66:	4611      	mov	r1, r2
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f002 fdf4 	bl	800da56 <SDMMC_CmdSetRelAdd>
 800ae6e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ae70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d001      	beq.n	800ae7a <SD_InitCard+0xae>
    {
      return errorstate;
 800ae76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae78:	e071      	b.n	800af5e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae7e:	2b03      	cmp	r3, #3
 800ae80:	d036      	beq.n	800aef0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ae82:	89fb      	ldrh	r3, [r7, #14]
 800ae84:	461a      	mov	r2, r3
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681a      	ldr	r2, [r3, #0]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae92:	041b      	lsls	r3, r3, #16
 800ae94:	4619      	mov	r1, r3
 800ae96:	4610      	mov	r0, r2
 800ae98:	f002 fdbe 	bl	800da18 <SDMMC_CmdSendCSD>
 800ae9c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ae9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d001      	beq.n	800aea8 <SD_InitCard+0xdc>
    {
      return errorstate;
 800aea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aea6:	e05a      	b.n	800af5e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	2100      	movs	r1, #0
 800aeae:	4618      	mov	r0, r3
 800aeb0:	f002 fba1 	bl	800d5f6 <SDIO_GetResponse>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2104      	movs	r1, #4
 800aec0:	4618      	mov	r0, r3
 800aec2:	f002 fb98 	bl	800d5f6 <SDIO_GetResponse>
 800aec6:	4602      	mov	r2, r0
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	2108      	movs	r1, #8
 800aed2:	4618      	mov	r0, r3
 800aed4:	f002 fb8f 	bl	800d5f6 <SDIO_GetResponse>
 800aed8:	4602      	mov	r2, r0
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	210c      	movs	r1, #12
 800aee4:	4618      	mov	r0, r3
 800aee6:	f002 fb86 	bl	800d5f6 <SDIO_GetResponse>
 800aeea:	4602      	mov	r2, r0
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	2104      	movs	r1, #4
 800aef6:	4618      	mov	r0, r3
 800aef8:	f002 fb7d 	bl	800d5f6 <SDIO_GetResponse>
 800aefc:	4603      	mov	r3, r0
 800aefe:	0d1a      	lsrs	r2, r3, #20
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800af04:	f107 0310 	add.w	r3, r7, #16
 800af08:	4619      	mov	r1, r3
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f7ff fbe4 	bl	800a6d8 <HAL_SD_GetCardCSD>
 800af10:	4603      	mov	r3, r0
 800af12:	2b00      	cmp	r3, #0
 800af14:	d002      	beq.n	800af1c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800af16:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800af1a:	e020      	b.n	800af5e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	6819      	ldr	r1, [r3, #0]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af24:	041b      	lsls	r3, r3, #16
 800af26:	f04f 0400 	mov.w	r4, #0
 800af2a:	461a      	mov	r2, r3
 800af2c:	4623      	mov	r3, r4
 800af2e:	4608      	mov	r0, r1
 800af30:	f002 fc6c 	bl	800d80c <SDMMC_CmdSelDesel>
 800af34:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800af36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d001      	beq.n	800af40 <SD_InitCard+0x174>
  {
    return errorstate;
 800af3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af3e:	e00e      	b.n	800af5e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681d      	ldr	r5, [r3, #0]
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	466c      	mov	r4, sp
 800af48:	f103 0210 	add.w	r2, r3, #16
 800af4c:	ca07      	ldmia	r2, {r0, r1, r2}
 800af4e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800af52:	3304      	adds	r3, #4
 800af54:	cb0e      	ldmia	r3, {r1, r2, r3}
 800af56:	4628      	mov	r0, r5
 800af58:	f002 fab0 	bl	800d4bc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800af5c:	2300      	movs	r3, #0
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3740      	adds	r7, #64	; 0x40
 800af62:	46bd      	mov	sp, r7
 800af64:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800af68 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b086      	sub	sp, #24
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800af70:	2300      	movs	r3, #0
 800af72:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800af74:	2300      	movs	r3, #0
 800af76:	617b      	str	r3, [r7, #20]
 800af78:	2300      	movs	r3, #0
 800af7a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4618      	mov	r0, r3
 800af82:	f002 fc66 	bl	800d852 <SDMMC_CmdGoIdleState>
 800af86:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d001      	beq.n	800af92 <SD_PowerON+0x2a>
  {
    return errorstate;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	e072      	b.n	800b078 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	4618      	mov	r0, r3
 800af98:	f002 fc79 	bl	800d88e <SDMMC_CmdOperCond>
 800af9c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d00d      	beq.n	800afc0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4618      	mov	r0, r3
 800afb0:	f002 fc4f 	bl	800d852 <SDMMC_CmdGoIdleState>
 800afb4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d004      	beq.n	800afc6 <SD_PowerON+0x5e>
    {
      return errorstate;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	e05b      	b.n	800b078 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2201      	movs	r2, #1
 800afc4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800afca:	2b01      	cmp	r3, #1
 800afcc:	d137      	bne.n	800b03e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	2100      	movs	r1, #0
 800afd4:	4618      	mov	r0, r3
 800afd6:	f002 fc79 	bl	800d8cc <SDMMC_CmdAppCommand>
 800afda:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d02d      	beq.n	800b03e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800afe2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800afe6:	e047      	b.n	800b078 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	2100      	movs	r1, #0
 800afee:	4618      	mov	r0, r3
 800aff0:	f002 fc6c 	bl	800d8cc <SDMMC_CmdAppCommand>
 800aff4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d001      	beq.n	800b000 <SD_PowerON+0x98>
    {
      return errorstate;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	e03b      	b.n	800b078 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	491e      	ldr	r1, [pc, #120]	; (800b080 <SD_PowerON+0x118>)
 800b006:	4618      	mov	r0, r3
 800b008:	f002 fc82 	bl	800d910 <SDMMC_CmdAppOperCommand>
 800b00c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d002      	beq.n	800b01a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b014:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b018:	e02e      	b.n	800b078 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	2100      	movs	r1, #0
 800b020:	4618      	mov	r0, r3
 800b022:	f002 fae8 	bl	800d5f6 <SDIO_GetResponse>
 800b026:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	0fdb      	lsrs	r3, r3, #31
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d101      	bne.n	800b034 <SD_PowerON+0xcc>
 800b030:	2301      	movs	r3, #1
 800b032:	e000      	b.n	800b036 <SD_PowerON+0xce>
 800b034:	2300      	movs	r3, #0
 800b036:	613b      	str	r3, [r7, #16]

    count++;
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	3301      	adds	r3, #1
 800b03c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b044:	4293      	cmp	r3, r2
 800b046:	d802      	bhi.n	800b04e <SD_PowerON+0xe6>
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d0cc      	beq.n	800afe8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b054:	4293      	cmp	r3, r2
 800b056:	d902      	bls.n	800b05e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b058:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b05c:	e00c      	b.n	800b078 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b064:	2b00      	cmp	r3, #0
 800b066:	d003      	beq.n	800b070 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2201      	movs	r2, #1
 800b06c:	645a      	str	r2, [r3, #68]	; 0x44
 800b06e:	e002      	b.n	800b076 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800b076:	2300      	movs	r3, #0
}
 800b078:	4618      	mov	r0, r3
 800b07a:	3718      	adds	r7, #24
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}
 800b080:	c1100000 	.word	0xc1100000

0800b084 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b084      	sub	sp, #16
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d102      	bne.n	800b09a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b094:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b098:	e018      	b.n	800b0cc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681a      	ldr	r2, [r3, #0]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0a2:	041b      	lsls	r3, r3, #16
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	4610      	mov	r0, r2
 800b0a8:	f002 fcf6 	bl	800da98 <SDMMC_CmdSendStatus>
 800b0ac:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d001      	beq.n	800b0b8 <SD_SendStatus+0x34>
  {
    return errorstate;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	e009      	b.n	800b0cc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	2100      	movs	r1, #0
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f002 fa99 	bl	800d5f6 <SDIO_GetResponse>
 800b0c4:	4602      	mov	r2, r0
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b0ca:	2300      	movs	r3, #0
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	3710      	adds	r7, #16
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b086      	sub	sp, #24
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b0dc:	2300      	movs	r3, #0
 800b0de:	60fb      	str	r3, [r7, #12]
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	2100      	movs	r1, #0
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f002 fa83 	bl	800d5f6 <SDIO_GetResponse>
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b0f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b0fa:	d102      	bne.n	800b102 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b0fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b100:	e02f      	b.n	800b162 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b102:	f107 030c 	add.w	r3, r7, #12
 800b106:	4619      	mov	r1, r3
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 f879 	bl	800b200 <SD_FindSCR>
 800b10e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d001      	beq.n	800b11a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	e023      	b.n	800b162 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b120:	2b00      	cmp	r3, #0
 800b122:	d01c      	beq.n	800b15e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681a      	ldr	r2, [r3, #0]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b12c:	041b      	lsls	r3, r3, #16
 800b12e:	4619      	mov	r1, r3
 800b130:	4610      	mov	r0, r2
 800b132:	f002 fbcb 	bl	800d8cc <SDMMC_CmdAppCommand>
 800b136:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d001      	beq.n	800b142 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	e00f      	b.n	800b162 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2102      	movs	r1, #2
 800b148:	4618      	mov	r0, r3
 800b14a:	f002 fc04 	bl	800d956 <SDMMC_CmdBusWidth>
 800b14e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d001      	beq.n	800b15a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	e003      	b.n	800b162 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b15a:	2300      	movs	r3, #0
 800b15c:	e001      	b.n	800b162 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b15e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b162:	4618      	mov	r0, r3
 800b164:	3718      	adds	r7, #24
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}

0800b16a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b16a:	b580      	push	{r7, lr}
 800b16c:	b086      	sub	sp, #24
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b172:	2300      	movs	r3, #0
 800b174:	60fb      	str	r3, [r7, #12]
 800b176:	2300      	movs	r3, #0
 800b178:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	2100      	movs	r1, #0
 800b180:	4618      	mov	r0, r3
 800b182:	f002 fa38 	bl	800d5f6 <SDIO_GetResponse>
 800b186:	4603      	mov	r3, r0
 800b188:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b18c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b190:	d102      	bne.n	800b198 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b192:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b196:	e02f      	b.n	800b1f8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b198:	f107 030c 	add.w	r3, r7, #12
 800b19c:	4619      	mov	r1, r3
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 f82e 	bl	800b200 <SD_FindSCR>
 800b1a4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d001      	beq.n	800b1b0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b1ac:	697b      	ldr	r3, [r7, #20]
 800b1ae:	e023      	b.n	800b1f8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b1b0:	693b      	ldr	r3, [r7, #16]
 800b1b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d01c      	beq.n	800b1f4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681a      	ldr	r2, [r3, #0]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1c2:	041b      	lsls	r3, r3, #16
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	4610      	mov	r0, r2
 800b1c8:	f002 fb80 	bl	800d8cc <SDMMC_CmdAppCommand>
 800b1cc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d001      	beq.n	800b1d8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	e00f      	b.n	800b1f8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	2100      	movs	r1, #0
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f002 fbb9 	bl	800d956 <SDMMC_CmdBusWidth>
 800b1e4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d001      	beq.n	800b1f0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	e003      	b.n	800b1f8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	e001      	b.n	800b1f8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b1f4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3718      	adds	r7, #24
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b200:	b590      	push	{r4, r7, lr}
 800b202:	b08f      	sub	sp, #60	; 0x3c
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
 800b208:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b20a:	f7fb fd63 	bl	8006cd4 <HAL_GetTick>
 800b20e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800b210:	2300      	movs	r3, #0
 800b212:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800b214:	2300      	movs	r3, #0
 800b216:	60bb      	str	r3, [r7, #8]
 800b218:	2300      	movs	r3, #0
 800b21a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	2108      	movs	r1, #8
 800b226:	4618      	mov	r0, r3
 800b228:	f002 fa24 	bl	800d674 <SDMMC_CmdBlockLength>
 800b22c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b230:	2b00      	cmp	r3, #0
 800b232:	d001      	beq.n	800b238 <SD_FindSCR+0x38>
  {
    return errorstate;
 800b234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b236:	e0a9      	b.n	800b38c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b240:	041b      	lsls	r3, r3, #16
 800b242:	4619      	mov	r1, r3
 800b244:	4610      	mov	r0, r2
 800b246:	f002 fb41 	bl	800d8cc <SDMMC_CmdAppCommand>
 800b24a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d001      	beq.n	800b256 <SD_FindSCR+0x56>
  {
    return errorstate;
 800b252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b254:	e09a      	b.n	800b38c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b256:	f04f 33ff 	mov.w	r3, #4294967295
 800b25a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b25c:	2308      	movs	r3, #8
 800b25e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800b260:	2330      	movs	r3, #48	; 0x30
 800b262:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800b264:	2302      	movs	r3, #2
 800b266:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b268:	2300      	movs	r3, #0
 800b26a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800b26c:	2301      	movs	r3, #1
 800b26e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	f107 0210 	add.w	r2, r7, #16
 800b278:	4611      	mov	r1, r2
 800b27a:	4618      	mov	r0, r3
 800b27c:	f002 f9ce 	bl	800d61c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	4618      	mov	r0, r3
 800b286:	f002 fb88 	bl	800d99a <SDMMC_CmdSendSCR>
 800b28a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b28c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d022      	beq.n	800b2d8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800b292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b294:	e07a      	b.n	800b38c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b29c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d00e      	beq.n	800b2c2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6819      	ldr	r1, [r3, #0]
 800b2a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2aa:	009b      	lsls	r3, r3, #2
 800b2ac:	f107 0208 	add.w	r2, r7, #8
 800b2b0:	18d4      	adds	r4, r2, r3
 800b2b2:	4608      	mov	r0, r1
 800b2b4:	f002 f92d 	bl	800d512 <SDIO_ReadFIFO>
 800b2b8:	4603      	mov	r3, r0
 800b2ba:	6023      	str	r3, [r4, #0]
      index++;
 800b2bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2be:	3301      	adds	r3, #1
 800b2c0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b2c2:	f7fb fd07 	bl	8006cd4 <HAL_GetTick>
 800b2c6:	4602      	mov	r2, r0
 800b2c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2ca:	1ad3      	subs	r3, r2, r3
 800b2cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2d0:	d102      	bne.n	800b2d8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b2d2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b2d6:	e059      	b.n	800b38c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b2de:	f240 432a 	movw	r3, #1066	; 0x42a
 800b2e2:	4013      	ands	r3, r2
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d0d6      	beq.n	800b296 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2ee:	f003 0308 	and.w	r3, r3, #8
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d005      	beq.n	800b302 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2208      	movs	r2, #8
 800b2fc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b2fe:	2308      	movs	r3, #8
 800b300:	e044      	b.n	800b38c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b308:	f003 0302 	and.w	r3, r3, #2
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d005      	beq.n	800b31c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	2202      	movs	r2, #2
 800b316:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b318:	2302      	movs	r3, #2
 800b31a:	e037      	b.n	800b38c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b322:	f003 0320 	and.w	r3, r3, #32
 800b326:	2b00      	cmp	r3, #0
 800b328:	d005      	beq.n	800b336 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	2220      	movs	r2, #32
 800b330:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b332:	2320      	movs	r3, #32
 800b334:	e02a      	b.n	800b38c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f240 523a 	movw	r2, #1338	; 0x53a
 800b33e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	061a      	lsls	r2, r3, #24
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	021b      	lsls	r3, r3, #8
 800b348:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b34c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	0a1b      	lsrs	r3, r3, #8
 800b352:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b356:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	0e1b      	lsrs	r3, r3, #24
 800b35c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b35e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b360:	601a      	str	r2, [r3, #0]
    scr++;
 800b362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b364:	3304      	adds	r3, #4
 800b366:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	061a      	lsls	r2, r3, #24
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	021b      	lsls	r3, r3, #8
 800b370:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b374:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	0a1b      	lsrs	r3, r3, #8
 800b37a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b37e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	0e1b      	lsrs	r3, r3, #24
 800b384:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b388:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b38a:	2300      	movs	r3, #0
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	373c      	adds	r7, #60	; 0x3c
 800b390:	46bd      	mov	sp, r7
 800b392:	bd90      	pop	{r4, r7, pc}

0800b394 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b086      	sub	sp, #24
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3a0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3a6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d03f      	beq.n	800b42e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	617b      	str	r3, [r7, #20]
 800b3b2:	e033      	b.n	800b41c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f002 f8aa 	bl	800d512 <SDIO_ReadFIFO>
 800b3be:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	b2da      	uxtb	r2, r3
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	3301      	adds	r3, #1
 800b3cc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	3b01      	subs	r3, #1
 800b3d2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	0a1b      	lsrs	r3, r3, #8
 800b3d8:	b2da      	uxtb	r2, r3
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	3b01      	subs	r3, #1
 800b3e8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	0c1b      	lsrs	r3, r3, #16
 800b3ee:	b2da      	uxtb	r2, r3
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	3b01      	subs	r3, #1
 800b3fe:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	0e1b      	lsrs	r3, r3, #24
 800b404:	b2da      	uxtb	r2, r3
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	3301      	adds	r3, #1
 800b40e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	3b01      	subs	r3, #1
 800b414:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	3301      	adds	r3, #1
 800b41a:	617b      	str	r3, [r7, #20]
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	2b07      	cmp	r3, #7
 800b420:	d9c8      	bls.n	800b3b4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	68fa      	ldr	r2, [r7, #12]
 800b426:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	693a      	ldr	r2, [r7, #16]
 800b42c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800b42e:	bf00      	nop
 800b430:	3718      	adds	r7, #24
 800b432:	46bd      	mov	sp, r7
 800b434:	bd80      	pop	{r7, pc}

0800b436 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800b436:	b580      	push	{r7, lr}
 800b438:	b086      	sub	sp, #24
 800b43a:	af00      	add	r7, sp, #0
 800b43c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6a1b      	ldr	r3, [r3, #32]
 800b442:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b448:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d043      	beq.n	800b4d8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800b450:	2300      	movs	r3, #0
 800b452:	617b      	str	r3, [r7, #20]
 800b454:	e037      	b.n	800b4c6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	781b      	ldrb	r3, [r3, #0]
 800b45a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	3301      	adds	r3, #1
 800b460:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	3b01      	subs	r3, #1
 800b466:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	781b      	ldrb	r3, [r3, #0]
 800b46c:	021a      	lsls	r2, r3, #8
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	4313      	orrs	r3, r2
 800b472:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	3301      	adds	r3, #1
 800b478:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	3b01      	subs	r3, #1
 800b47e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	041a      	lsls	r2, r3, #16
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	4313      	orrs	r3, r2
 800b48a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	3301      	adds	r3, #1
 800b490:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	3b01      	subs	r3, #1
 800b496:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	781b      	ldrb	r3, [r3, #0]
 800b49c:	061a      	lsls	r2, r3, #24
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	3301      	adds	r3, #1
 800b4a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	3b01      	subs	r3, #1
 800b4ae:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	f107 0208 	add.w	r2, r7, #8
 800b4b8:	4611      	mov	r1, r2
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f002 f836 	bl	800d52c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800b4c0:	697b      	ldr	r3, [r7, #20]
 800b4c2:	3301      	adds	r3, #1
 800b4c4:	617b      	str	r3, [r7, #20]
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	2b07      	cmp	r3, #7
 800b4ca:	d9c4      	bls.n	800b456 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	68fa      	ldr	r2, [r7, #12]
 800b4d0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	693a      	ldr	r2, [r7, #16]
 800b4d6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800b4d8:	bf00      	nop
 800b4da:	3718      	adds	r7, #24
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b082      	sub	sp, #8
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d101      	bne.n	800b4f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e056      	b.n	800b5a0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b4fe:	b2db      	uxtb	r3, r3
 800b500:	2b00      	cmp	r3, #0
 800b502:	d106      	bne.n	800b512 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2200      	movs	r2, #0
 800b508:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f7f9 fd15 	bl	8004f3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2202      	movs	r2, #2
 800b516:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	681a      	ldr	r2, [r3, #0]
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b528:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	685a      	ldr	r2, [r3, #4]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	431a      	orrs	r2, r3
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	431a      	orrs	r2, r3
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	691b      	ldr	r3, [r3, #16]
 800b53e:	431a      	orrs	r2, r3
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	695b      	ldr	r3, [r3, #20]
 800b544:	431a      	orrs	r2, r3
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	699b      	ldr	r3, [r3, #24]
 800b54a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b54e:	431a      	orrs	r2, r3
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	69db      	ldr	r3, [r3, #28]
 800b554:	431a      	orrs	r2, r3
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6a1b      	ldr	r3, [r3, #32]
 800b55a:	ea42 0103 	orr.w	r1, r2, r3
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	430a      	orrs	r2, r1
 800b568:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	699b      	ldr	r3, [r3, #24]
 800b56e:	0c1b      	lsrs	r3, r3, #16
 800b570:	f003 0104 	and.w	r1, r3, #4
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	430a      	orrs	r2, r1
 800b57e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	69da      	ldr	r2, [r3, #28]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b58e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2200      	movs	r2, #0
 800b594:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2201      	movs	r2, #1
 800b59a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b59e:	2300      	movs	r3, #0
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3708      	adds	r7, #8
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}

0800b5a8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b088      	sub	sp, #32
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	60f8      	str	r0, [r7, #12]
 800b5b0:	60b9      	str	r1, [r7, #8]
 800b5b2:	603b      	str	r3, [r7, #0]
 800b5b4:	4613      	mov	r3, r2
 800b5b6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	d101      	bne.n	800b5ca <HAL_SPI_Transmit+0x22>
 800b5c6:	2302      	movs	r3, #2
 800b5c8:	e11e      	b.n	800b808 <HAL_SPI_Transmit+0x260>
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b5d2:	f7fb fb7f 	bl	8006cd4 <HAL_GetTick>
 800b5d6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b5d8:	88fb      	ldrh	r3, [r7, #6]
 800b5da:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	d002      	beq.n	800b5ee <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b5e8:	2302      	movs	r3, #2
 800b5ea:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b5ec:	e103      	b.n	800b7f6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d002      	beq.n	800b5fa <HAL_SPI_Transmit+0x52>
 800b5f4:	88fb      	ldrh	r3, [r7, #6]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d102      	bne.n	800b600 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b5fe:	e0fa      	b.n	800b7f6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	2203      	movs	r2, #3
 800b604:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	2200      	movs	r2, #0
 800b60c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	68ba      	ldr	r2, [r7, #8]
 800b612:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	88fa      	ldrh	r2, [r7, #6]
 800b618:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	88fa      	ldrh	r2, [r7, #6]
 800b61e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	2200      	movs	r2, #0
 800b624:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	2200      	movs	r2, #0
 800b62a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	2200      	movs	r2, #0
 800b630:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2200      	movs	r2, #0
 800b636:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2200      	movs	r2, #0
 800b63c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	689b      	ldr	r3, [r3, #8]
 800b642:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b646:	d107      	bne.n	800b658 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	681a      	ldr	r2, [r3, #0]
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b656:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b662:	2b40      	cmp	r3, #64	; 0x40
 800b664:	d007      	beq.n	800b676 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	681a      	ldr	r2, [r3, #0]
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b674:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	68db      	ldr	r3, [r3, #12]
 800b67a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b67e:	d14b      	bne.n	800b718 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d002      	beq.n	800b68e <HAL_SPI_Transmit+0xe6>
 800b688:	8afb      	ldrh	r3, [r7, #22]
 800b68a:	2b01      	cmp	r3, #1
 800b68c:	d13e      	bne.n	800b70c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b692:	881a      	ldrh	r2, [r3, #0]
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b69e:	1c9a      	adds	r2, r3, #2
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6a8:	b29b      	uxth	r3, r3
 800b6aa:	3b01      	subs	r3, #1
 800b6ac:	b29a      	uxth	r2, r3
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b6b2:	e02b      	b.n	800b70c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	689b      	ldr	r3, [r3, #8]
 800b6ba:	f003 0302 	and.w	r3, r3, #2
 800b6be:	2b02      	cmp	r3, #2
 800b6c0:	d112      	bne.n	800b6e8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6c6:	881a      	ldrh	r2, [r3, #0]
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6d2:	1c9a      	adds	r2, r3, #2
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6dc:	b29b      	uxth	r3, r3
 800b6de:	3b01      	subs	r3, #1
 800b6e0:	b29a      	uxth	r2, r3
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	86da      	strh	r2, [r3, #54]	; 0x36
 800b6e6:	e011      	b.n	800b70c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b6e8:	f7fb faf4 	bl	8006cd4 <HAL_GetTick>
 800b6ec:	4602      	mov	r2, r0
 800b6ee:	69bb      	ldr	r3, [r7, #24]
 800b6f0:	1ad3      	subs	r3, r2, r3
 800b6f2:	683a      	ldr	r2, [r7, #0]
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d803      	bhi.n	800b700 <HAL_SPI_Transmit+0x158>
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6fe:	d102      	bne.n	800b706 <HAL_SPI_Transmit+0x15e>
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d102      	bne.n	800b70c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800b706:	2303      	movs	r3, #3
 800b708:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b70a:	e074      	b.n	800b7f6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b710:	b29b      	uxth	r3, r3
 800b712:	2b00      	cmp	r3, #0
 800b714:	d1ce      	bne.n	800b6b4 <HAL_SPI_Transmit+0x10c>
 800b716:	e04c      	b.n	800b7b2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d002      	beq.n	800b726 <HAL_SPI_Transmit+0x17e>
 800b720:	8afb      	ldrh	r3, [r7, #22]
 800b722:	2b01      	cmp	r3, #1
 800b724:	d140      	bne.n	800b7a8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	330c      	adds	r3, #12
 800b730:	7812      	ldrb	r2, [r2, #0]
 800b732:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b738:	1c5a      	adds	r2, r3, #1
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b742:	b29b      	uxth	r3, r3
 800b744:	3b01      	subs	r3, #1
 800b746:	b29a      	uxth	r2, r3
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b74c:	e02c      	b.n	800b7a8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	689b      	ldr	r3, [r3, #8]
 800b754:	f003 0302 	and.w	r3, r3, #2
 800b758:	2b02      	cmp	r3, #2
 800b75a:	d113      	bne.n	800b784 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	330c      	adds	r3, #12
 800b766:	7812      	ldrb	r2, [r2, #0]
 800b768:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b76e:	1c5a      	adds	r2, r3, #1
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b778:	b29b      	uxth	r3, r3
 800b77a:	3b01      	subs	r3, #1
 800b77c:	b29a      	uxth	r2, r3
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	86da      	strh	r2, [r3, #54]	; 0x36
 800b782:	e011      	b.n	800b7a8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b784:	f7fb faa6 	bl	8006cd4 <HAL_GetTick>
 800b788:	4602      	mov	r2, r0
 800b78a:	69bb      	ldr	r3, [r7, #24]
 800b78c:	1ad3      	subs	r3, r2, r3
 800b78e:	683a      	ldr	r2, [r7, #0]
 800b790:	429a      	cmp	r2, r3
 800b792:	d803      	bhi.n	800b79c <HAL_SPI_Transmit+0x1f4>
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b79a:	d102      	bne.n	800b7a2 <HAL_SPI_Transmit+0x1fa>
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d102      	bne.n	800b7a8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800b7a2:	2303      	movs	r3, #3
 800b7a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b7a6:	e026      	b.n	800b7f6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d1cd      	bne.n	800b74e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b7b2:	69ba      	ldr	r2, [r7, #24]
 800b7b4:	6839      	ldr	r1, [r7, #0]
 800b7b6:	68f8      	ldr	r0, [r7, #12]
 800b7b8:	f000 fba4 	bl	800bf04 <SPI_EndRxTxTransaction>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d002      	beq.n	800b7c8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	2220      	movs	r2, #32
 800b7c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	689b      	ldr	r3, [r3, #8]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d10a      	bne.n	800b7e6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	613b      	str	r3, [r7, #16]
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	68db      	ldr	r3, [r3, #12]
 800b7da:	613b      	str	r3, [r7, #16]
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	689b      	ldr	r3, [r3, #8]
 800b7e2:	613b      	str	r3, [r7, #16]
 800b7e4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d002      	beq.n	800b7f4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	77fb      	strb	r3, [r7, #31]
 800b7f2:	e000      	b.n	800b7f6 <HAL_SPI_Transmit+0x24e>
  }

error:
 800b7f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	2200      	movs	r2, #0
 800b802:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b806:	7ffb      	ldrb	r3, [r7, #31]
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3720      	adds	r7, #32
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b088      	sub	sp, #32
 800b814:	af02      	add	r7, sp, #8
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	603b      	str	r3, [r7, #0]
 800b81c:	4613      	mov	r3, r2
 800b81e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b820:	2300      	movs	r3, #0
 800b822:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	685b      	ldr	r3, [r3, #4]
 800b828:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b82c:	d112      	bne.n	800b854 <HAL_SPI_Receive+0x44>
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	689b      	ldr	r3, [r3, #8]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d10e      	bne.n	800b854 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2204      	movs	r2, #4
 800b83a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b83e:	88fa      	ldrh	r2, [r7, #6]
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	9300      	str	r3, [sp, #0]
 800b844:	4613      	mov	r3, r2
 800b846:	68ba      	ldr	r2, [r7, #8]
 800b848:	68b9      	ldr	r1, [r7, #8]
 800b84a:	68f8      	ldr	r0, [r7, #12]
 800b84c:	f000 f8e9 	bl	800ba22 <HAL_SPI_TransmitReceive>
 800b850:	4603      	mov	r3, r0
 800b852:	e0e2      	b.n	800ba1a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b85a:	2b01      	cmp	r3, #1
 800b85c:	d101      	bne.n	800b862 <HAL_SPI_Receive+0x52>
 800b85e:	2302      	movs	r3, #2
 800b860:	e0db      	b.n	800ba1a <HAL_SPI_Receive+0x20a>
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2201      	movs	r2, #1
 800b866:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b86a:	f7fb fa33 	bl	8006cd4 <HAL_GetTick>
 800b86e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b876:	b2db      	uxtb	r3, r3
 800b878:	2b01      	cmp	r3, #1
 800b87a:	d002      	beq.n	800b882 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b87c:	2302      	movs	r3, #2
 800b87e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b880:	e0c2      	b.n	800ba08 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d002      	beq.n	800b88e <HAL_SPI_Receive+0x7e>
 800b888:	88fb      	ldrh	r3, [r7, #6]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d102      	bne.n	800b894 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b88e:	2301      	movs	r3, #1
 800b890:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b892:	e0b9      	b.n	800ba08 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2204      	movs	r2, #4
 800b898:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	2200      	movs	r2, #0
 800b8a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	68ba      	ldr	r2, [r7, #8]
 800b8a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	88fa      	ldrh	r2, [r7, #6]
 800b8ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	88fa      	ldrh	r2, [r7, #6]
 800b8b2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b8da:	d107      	bne.n	800b8ec <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	681a      	ldr	r2, [r3, #0]
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b8ea:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8f6:	2b40      	cmp	r3, #64	; 0x40
 800b8f8:	d007      	beq.n	800b90a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	681a      	ldr	r2, [r3, #0]
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b908:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	68db      	ldr	r3, [r3, #12]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d162      	bne.n	800b9d8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b912:	e02e      	b.n	800b972 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	689b      	ldr	r3, [r3, #8]
 800b91a:	f003 0301 	and.w	r3, r3, #1
 800b91e:	2b01      	cmp	r3, #1
 800b920:	d115      	bne.n	800b94e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f103 020c 	add.w	r2, r3, #12
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b92e:	7812      	ldrb	r2, [r2, #0]
 800b930:	b2d2      	uxtb	r2, r2
 800b932:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b938:	1c5a      	adds	r2, r3, #1
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b942:	b29b      	uxth	r3, r3
 800b944:	3b01      	subs	r3, #1
 800b946:	b29a      	uxth	r2, r3
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b94c:	e011      	b.n	800b972 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b94e:	f7fb f9c1 	bl	8006cd4 <HAL_GetTick>
 800b952:	4602      	mov	r2, r0
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	1ad3      	subs	r3, r2, r3
 800b958:	683a      	ldr	r2, [r7, #0]
 800b95a:	429a      	cmp	r2, r3
 800b95c:	d803      	bhi.n	800b966 <HAL_SPI_Receive+0x156>
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b964:	d102      	bne.n	800b96c <HAL_SPI_Receive+0x15c>
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d102      	bne.n	800b972 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800b96c:	2303      	movs	r3, #3
 800b96e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b970:	e04a      	b.n	800ba08 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b976:	b29b      	uxth	r3, r3
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d1cb      	bne.n	800b914 <HAL_SPI_Receive+0x104>
 800b97c:	e031      	b.n	800b9e2 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	689b      	ldr	r3, [r3, #8]
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d113      	bne.n	800b9b4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	68da      	ldr	r2, [r3, #12]
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b996:	b292      	uxth	r2, r2
 800b998:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b99e:	1c9a      	adds	r2, r3, #2
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9a8:	b29b      	uxth	r3, r3
 800b9aa:	3b01      	subs	r3, #1
 800b9ac:	b29a      	uxth	r2, r3
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b9b2:	e011      	b.n	800b9d8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b9b4:	f7fb f98e 	bl	8006cd4 <HAL_GetTick>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	1ad3      	subs	r3, r2, r3
 800b9be:	683a      	ldr	r2, [r7, #0]
 800b9c0:	429a      	cmp	r2, r3
 800b9c2:	d803      	bhi.n	800b9cc <HAL_SPI_Receive+0x1bc>
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9ca:	d102      	bne.n	800b9d2 <HAL_SPI_Receive+0x1c2>
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d102      	bne.n	800b9d8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800b9d2:	2303      	movs	r3, #3
 800b9d4:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b9d6:	e017      	b.n	800ba08 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9dc:	b29b      	uxth	r3, r3
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d1cd      	bne.n	800b97e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b9e2:	693a      	ldr	r2, [r7, #16]
 800b9e4:	6839      	ldr	r1, [r7, #0]
 800b9e6:	68f8      	ldr	r0, [r7, #12]
 800b9e8:	f000 fa27 	bl	800be3a <SPI_EndRxTransaction>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d002      	beq.n	800b9f8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	2220      	movs	r2, #32
 800b9f6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d002      	beq.n	800ba06 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800ba00:	2301      	movs	r3, #1
 800ba02:	75fb      	strb	r3, [r7, #23]
 800ba04:	e000      	b.n	800ba08 <HAL_SPI_Receive+0x1f8>
  }

error :
 800ba06:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	2200      	movs	r2, #0
 800ba14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ba18:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3718      	adds	r7, #24
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}

0800ba22 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ba22:	b580      	push	{r7, lr}
 800ba24:	b08c      	sub	sp, #48	; 0x30
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	60f8      	str	r0, [r7, #12]
 800ba2a:	60b9      	str	r1, [r7, #8]
 800ba2c:	607a      	str	r2, [r7, #4]
 800ba2e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ba30:	2301      	movs	r3, #1
 800ba32:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ba34:	2300      	movs	r3, #0
 800ba36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	d101      	bne.n	800ba48 <HAL_SPI_TransmitReceive+0x26>
 800ba44:	2302      	movs	r3, #2
 800ba46:	e18a      	b.n	800bd5e <HAL_SPI_TransmitReceive+0x33c>
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba50:	f7fb f940 	bl	8006cd4 <HAL_GetTick>
 800ba54:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	685b      	ldr	r3, [r3, #4]
 800ba64:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ba66:	887b      	ldrh	r3, [r7, #2]
 800ba68:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ba6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d00f      	beq.n	800ba92 <HAL_SPI_TransmitReceive+0x70>
 800ba72:	69fb      	ldr	r3, [r7, #28]
 800ba74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba78:	d107      	bne.n	800ba8a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	689b      	ldr	r3, [r3, #8]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d103      	bne.n	800ba8a <HAL_SPI_TransmitReceive+0x68>
 800ba82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ba86:	2b04      	cmp	r3, #4
 800ba88:	d003      	beq.n	800ba92 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800ba8a:	2302      	movs	r3, #2
 800ba8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ba90:	e15b      	b.n	800bd4a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d005      	beq.n	800baa4 <HAL_SPI_TransmitReceive+0x82>
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d002      	beq.n	800baa4 <HAL_SPI_TransmitReceive+0x82>
 800ba9e:	887b      	ldrh	r3, [r7, #2]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d103      	bne.n	800baac <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800baa4:	2301      	movs	r3, #1
 800baa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800baaa:	e14e      	b.n	800bd4a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bab2:	b2db      	uxtb	r3, r3
 800bab4:	2b04      	cmp	r3, #4
 800bab6:	d003      	beq.n	800bac0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	2205      	movs	r2, #5
 800babc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2200      	movs	r2, #0
 800bac4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	687a      	ldr	r2, [r7, #4]
 800baca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	887a      	ldrh	r2, [r7, #2]
 800bad0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	887a      	ldrh	r2, [r7, #2]
 800bad6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	68ba      	ldr	r2, [r7, #8]
 800badc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	887a      	ldrh	r2, [r7, #2]
 800bae2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	887a      	ldrh	r2, [r7, #2]
 800bae8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	2200      	movs	r2, #0
 800baee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	2200      	movs	r2, #0
 800baf4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb00:	2b40      	cmp	r3, #64	; 0x40
 800bb02:	d007      	beq.n	800bb14 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	681a      	ldr	r2, [r3, #0]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bb12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	68db      	ldr	r3, [r3, #12]
 800bb18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bb1c:	d178      	bne.n	800bc10 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	685b      	ldr	r3, [r3, #4]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d002      	beq.n	800bb2c <HAL_SPI_TransmitReceive+0x10a>
 800bb26:	8b7b      	ldrh	r3, [r7, #26]
 800bb28:	2b01      	cmp	r3, #1
 800bb2a:	d166      	bne.n	800bbfa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb30:	881a      	ldrh	r2, [r3, #0]
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb3c:	1c9a      	adds	r2, r3, #2
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	3b01      	subs	r3, #1
 800bb4a:	b29a      	uxth	r2, r3
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bb50:	e053      	b.n	800bbfa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	689b      	ldr	r3, [r3, #8]
 800bb58:	f003 0302 	and.w	r3, r3, #2
 800bb5c:	2b02      	cmp	r3, #2
 800bb5e:	d11b      	bne.n	800bb98 <HAL_SPI_TransmitReceive+0x176>
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d016      	beq.n	800bb98 <HAL_SPI_TransmitReceive+0x176>
 800bb6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d113      	bne.n	800bb98 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb74:	881a      	ldrh	r2, [r3, #0]
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb80:	1c9a      	adds	r2, r3, #2
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb8a:	b29b      	uxth	r3, r3
 800bb8c:	3b01      	subs	r3, #1
 800bb8e:	b29a      	uxth	r2, r3
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bb94:	2300      	movs	r3, #0
 800bb96:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	f003 0301 	and.w	r3, r3, #1
 800bba2:	2b01      	cmp	r3, #1
 800bba4:	d119      	bne.n	800bbda <HAL_SPI_TransmitReceive+0x1b8>
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbaa:	b29b      	uxth	r3, r3
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d014      	beq.n	800bbda <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	68da      	ldr	r2, [r3, #12]
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbba:	b292      	uxth	r2, r2
 800bbbc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbc2:	1c9a      	adds	r2, r3, #2
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbcc:	b29b      	uxth	r3, r3
 800bbce:	3b01      	subs	r3, #1
 800bbd0:	b29a      	uxth	r2, r3
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bbda:	f7fb f87b 	bl	8006cd4 <HAL_GetTick>
 800bbde:	4602      	mov	r2, r0
 800bbe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbe2:	1ad3      	subs	r3, r2, r3
 800bbe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d807      	bhi.n	800bbfa <HAL_SPI_TransmitReceive+0x1d8>
 800bbea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbf0:	d003      	beq.n	800bbfa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800bbf2:	2303      	movs	r3, #3
 800bbf4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bbf8:	e0a7      	b.n	800bd4a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbfe:	b29b      	uxth	r3, r3
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d1a6      	bne.n	800bb52 <HAL_SPI_TransmitReceive+0x130>
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc08:	b29b      	uxth	r3, r3
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d1a1      	bne.n	800bb52 <HAL_SPI_TransmitReceive+0x130>
 800bc0e:	e07c      	b.n	800bd0a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d002      	beq.n	800bc1e <HAL_SPI_TransmitReceive+0x1fc>
 800bc18:	8b7b      	ldrh	r3, [r7, #26]
 800bc1a:	2b01      	cmp	r3, #1
 800bc1c:	d16b      	bne.n	800bcf6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	330c      	adds	r3, #12
 800bc28:	7812      	ldrb	r2, [r2, #0]
 800bc2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc30:	1c5a      	adds	r2, r3, #1
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc3a:	b29b      	uxth	r3, r3
 800bc3c:	3b01      	subs	r3, #1
 800bc3e:	b29a      	uxth	r2, r3
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bc44:	e057      	b.n	800bcf6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	689b      	ldr	r3, [r3, #8]
 800bc4c:	f003 0302 	and.w	r3, r3, #2
 800bc50:	2b02      	cmp	r3, #2
 800bc52:	d11c      	bne.n	800bc8e <HAL_SPI_TransmitReceive+0x26c>
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc58:	b29b      	uxth	r3, r3
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d017      	beq.n	800bc8e <HAL_SPI_TransmitReceive+0x26c>
 800bc5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d114      	bne.n	800bc8e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	330c      	adds	r3, #12
 800bc6e:	7812      	ldrb	r2, [r2, #0]
 800bc70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc76:	1c5a      	adds	r2, r3, #1
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc80:	b29b      	uxth	r3, r3
 800bc82:	3b01      	subs	r3, #1
 800bc84:	b29a      	uxth	r2, r3
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	f003 0301 	and.w	r3, r3, #1
 800bc98:	2b01      	cmp	r3, #1
 800bc9a:	d119      	bne.n	800bcd0 <HAL_SPI_TransmitReceive+0x2ae>
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d014      	beq.n	800bcd0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	68da      	ldr	r2, [r3, #12]
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcb0:	b2d2      	uxtb	r2, r2
 800bcb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcb8:	1c5a      	adds	r2, r3, #1
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcc2:	b29b      	uxth	r3, r3
 800bcc4:	3b01      	subs	r3, #1
 800bcc6:	b29a      	uxth	r2, r3
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bccc:	2301      	movs	r3, #1
 800bcce:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bcd0:	f7fb f800 	bl	8006cd4 <HAL_GetTick>
 800bcd4:	4602      	mov	r2, r0
 800bcd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcd8:	1ad3      	subs	r3, r2, r3
 800bcda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d803      	bhi.n	800bce8 <HAL_SPI_TransmitReceive+0x2c6>
 800bce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce6:	d102      	bne.n	800bcee <HAL_SPI_TransmitReceive+0x2cc>
 800bce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d103      	bne.n	800bcf6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800bcee:	2303      	movs	r3, #3
 800bcf0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bcf4:	e029      	b.n	800bd4a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bcfa:	b29b      	uxth	r3, r3
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d1a2      	bne.n	800bc46 <HAL_SPI_TransmitReceive+0x224>
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd04:	b29b      	uxth	r3, r3
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d19d      	bne.n	800bc46 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bd0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd0c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bd0e:	68f8      	ldr	r0, [r7, #12]
 800bd10:	f000 f8f8 	bl	800bf04 <SPI_EndRxTxTransaction>
 800bd14:	4603      	mov	r3, r0
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d006      	beq.n	800bd28 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	2220      	movs	r2, #32
 800bd24:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800bd26:	e010      	b.n	800bd4a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	689b      	ldr	r3, [r3, #8]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d10b      	bne.n	800bd48 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bd30:	2300      	movs	r3, #0
 800bd32:	617b      	str	r3, [r7, #20]
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	68db      	ldr	r3, [r3, #12]
 800bd3a:	617b      	str	r3, [r7, #20]
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	689b      	ldr	r3, [r3, #8]
 800bd42:	617b      	str	r3, [r7, #20]
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	e000      	b.n	800bd4a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800bd48:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	2200      	movs	r2, #0
 800bd56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bd5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800bd5e:	4618      	mov	r0, r3
 800bd60:	3730      	adds	r7, #48	; 0x30
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}

0800bd66 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bd66:	b580      	push	{r7, lr}
 800bd68:	b084      	sub	sp, #16
 800bd6a:	af00      	add	r7, sp, #0
 800bd6c:	60f8      	str	r0, [r7, #12]
 800bd6e:	60b9      	str	r1, [r7, #8]
 800bd70:	603b      	str	r3, [r7, #0]
 800bd72:	4613      	mov	r3, r2
 800bd74:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bd76:	e04c      	b.n	800be12 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd7e:	d048      	beq.n	800be12 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800bd80:	f7fa ffa8 	bl	8006cd4 <HAL_GetTick>
 800bd84:	4602      	mov	r2, r0
 800bd86:	69bb      	ldr	r3, [r7, #24]
 800bd88:	1ad3      	subs	r3, r2, r3
 800bd8a:	683a      	ldr	r2, [r7, #0]
 800bd8c:	429a      	cmp	r2, r3
 800bd8e:	d902      	bls.n	800bd96 <SPI_WaitFlagStateUntilTimeout+0x30>
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d13d      	bne.n	800be12 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	685a      	ldr	r2, [r3, #4]
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bda4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	685b      	ldr	r3, [r3, #4]
 800bdaa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdae:	d111      	bne.n	800bdd4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	689b      	ldr	r3, [r3, #8]
 800bdb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bdb8:	d004      	beq.n	800bdc4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	689b      	ldr	r3, [r3, #8]
 800bdbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdc2:	d107      	bne.n	800bdd4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bdd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bddc:	d10f      	bne.n	800bdfe <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	681a      	ldr	r2, [r3, #0]
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bdec:	601a      	str	r2, [r3, #0]
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	681a      	ldr	r2, [r3, #0]
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bdfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	2201      	movs	r2, #1
 800be02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	2200      	movs	r2, #0
 800be0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800be0e:	2303      	movs	r3, #3
 800be10:	e00f      	b.n	800be32 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	689a      	ldr	r2, [r3, #8]
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	4013      	ands	r3, r2
 800be1c:	68ba      	ldr	r2, [r7, #8]
 800be1e:	429a      	cmp	r2, r3
 800be20:	bf0c      	ite	eq
 800be22:	2301      	moveq	r3, #1
 800be24:	2300      	movne	r3, #0
 800be26:	b2db      	uxtb	r3, r3
 800be28:	461a      	mov	r2, r3
 800be2a:	79fb      	ldrb	r3, [r7, #7]
 800be2c:	429a      	cmp	r2, r3
 800be2e:	d1a3      	bne.n	800bd78 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800be30:	2300      	movs	r3, #0
}
 800be32:	4618      	mov	r0, r3
 800be34:	3710      	adds	r7, #16
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}

0800be3a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800be3a:	b580      	push	{r7, lr}
 800be3c:	b086      	sub	sp, #24
 800be3e:	af02      	add	r7, sp, #8
 800be40:	60f8      	str	r0, [r7, #12]
 800be42:	60b9      	str	r1, [r7, #8]
 800be44:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	685b      	ldr	r3, [r3, #4]
 800be4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be4e:	d111      	bne.n	800be74 <SPI_EndRxTransaction+0x3a>
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	689b      	ldr	r3, [r3, #8]
 800be54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be58:	d004      	beq.n	800be64 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	689b      	ldr	r3, [r3, #8]
 800be5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be62:	d107      	bne.n	800be74 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	681a      	ldr	r2, [r3, #0]
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be72:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be7c:	d12a      	bne.n	800bed4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	689b      	ldr	r3, [r3, #8]
 800be82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be86:	d012      	beq.n	800beae <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	9300      	str	r3, [sp, #0]
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	2200      	movs	r2, #0
 800be90:	2180      	movs	r1, #128	; 0x80
 800be92:	68f8      	ldr	r0, [r7, #12]
 800be94:	f7ff ff67 	bl	800bd66 <SPI_WaitFlagStateUntilTimeout>
 800be98:	4603      	mov	r3, r0
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d02d      	beq.n	800befa <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bea2:	f043 0220 	orr.w	r2, r3, #32
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800beaa:	2303      	movs	r3, #3
 800beac:	e026      	b.n	800befc <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	9300      	str	r3, [sp, #0]
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	2200      	movs	r2, #0
 800beb6:	2101      	movs	r1, #1
 800beb8:	68f8      	ldr	r0, [r7, #12]
 800beba:	f7ff ff54 	bl	800bd66 <SPI_WaitFlagStateUntilTimeout>
 800bebe:	4603      	mov	r3, r0
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d01a      	beq.n	800befa <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bec8:	f043 0220 	orr.w	r2, r3, #32
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bed0:	2303      	movs	r3, #3
 800bed2:	e013      	b.n	800befc <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	9300      	str	r3, [sp, #0]
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	2200      	movs	r2, #0
 800bedc:	2101      	movs	r1, #1
 800bede:	68f8      	ldr	r0, [r7, #12]
 800bee0:	f7ff ff41 	bl	800bd66 <SPI_WaitFlagStateUntilTimeout>
 800bee4:	4603      	mov	r3, r0
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d007      	beq.n	800befa <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beee:	f043 0220 	orr.w	r2, r3, #32
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bef6:	2303      	movs	r3, #3
 800bef8:	e000      	b.n	800befc <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800befa:	2300      	movs	r3, #0
}
 800befc:	4618      	mov	r0, r3
 800befe:	3710      	adds	r7, #16
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b088      	sub	sp, #32
 800bf08:	af02      	add	r7, sp, #8
 800bf0a:	60f8      	str	r0, [r7, #12]
 800bf0c:	60b9      	str	r1, [r7, #8]
 800bf0e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800bf10:	4b1b      	ldr	r3, [pc, #108]	; (800bf80 <SPI_EndRxTxTransaction+0x7c>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	4a1b      	ldr	r2, [pc, #108]	; (800bf84 <SPI_EndRxTxTransaction+0x80>)
 800bf16:	fba2 2303 	umull	r2, r3, r2, r3
 800bf1a:	0d5b      	lsrs	r3, r3, #21
 800bf1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bf20:	fb02 f303 	mul.w	r3, r2, r3
 800bf24:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	685b      	ldr	r3, [r3, #4]
 800bf2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf2e:	d112      	bne.n	800bf56 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	9300      	str	r3, [sp, #0]
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	2200      	movs	r2, #0
 800bf38:	2180      	movs	r1, #128	; 0x80
 800bf3a:	68f8      	ldr	r0, [r7, #12]
 800bf3c:	f7ff ff13 	bl	800bd66 <SPI_WaitFlagStateUntilTimeout>
 800bf40:	4603      	mov	r3, r0
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d016      	beq.n	800bf74 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf4a:	f043 0220 	orr.w	r2, r3, #32
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bf52:	2303      	movs	r3, #3
 800bf54:	e00f      	b.n	800bf76 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800bf56:	697b      	ldr	r3, [r7, #20]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d00a      	beq.n	800bf72 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	3b01      	subs	r3, #1
 800bf60:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	689b      	ldr	r3, [r3, #8]
 800bf68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf6c:	2b80      	cmp	r3, #128	; 0x80
 800bf6e:	d0f2      	beq.n	800bf56 <SPI_EndRxTxTransaction+0x52>
 800bf70:	e000      	b.n	800bf74 <SPI_EndRxTxTransaction+0x70>
        break;
 800bf72:	bf00      	nop
  }

  return HAL_OK;
 800bf74:	2300      	movs	r3, #0
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3718      	adds	r7, #24
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}
 800bf7e:	bf00      	nop
 800bf80:	20000000 	.word	0x20000000
 800bf84:	165e9f81 	.word	0x165e9f81

0800bf88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b082      	sub	sp, #8
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d101      	bne.n	800bf9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bf96:	2301      	movs	r3, #1
 800bf98:	e01d      	b.n	800bfd6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bfa0:	b2db      	uxtb	r3, r3
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d106      	bne.n	800bfb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f7f9 f880 	bl	80050b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2202      	movs	r2, #2
 800bfb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	3304      	adds	r3, #4
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	4610      	mov	r0, r2
 800bfc8:	f000 fb56 	bl	800c678 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2201      	movs	r2, #1
 800bfd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bfd4:	2300      	movs	r3, #0
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	3708      	adds	r7, #8
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}

0800bfde <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bfde:	b480      	push	{r7}
 800bfe0:	b085      	sub	sp, #20
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	68da      	ldr	r2, [r3, #12]
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	f042 0201 	orr.w	r2, r2, #1
 800bff4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	689b      	ldr	r3, [r3, #8]
 800bffc:	f003 0307 	and.w	r3, r3, #7
 800c000:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2b06      	cmp	r3, #6
 800c006:	d007      	beq.n	800c018 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	681a      	ldr	r2, [r3, #0]
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f042 0201 	orr.w	r2, r2, #1
 800c016:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c018:	2300      	movs	r3, #0
}
 800c01a:	4618      	mov	r0, r3
 800c01c:	3714      	adds	r7, #20
 800c01e:	46bd      	mov	sp, r7
 800c020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c024:	4770      	bx	lr

0800c026 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c026:	b580      	push	{r7, lr}
 800c028:	b082      	sub	sp, #8
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d101      	bne.n	800c038 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c034:	2301      	movs	r3, #1
 800c036:	e01d      	b.n	800c074 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	2b00      	cmp	r3, #0
 800c042:	d106      	bne.n	800c052 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2200      	movs	r2, #0
 800c048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c04c:	6878      	ldr	r0, [r7, #4]
 800c04e:	f7f8 ffbd 	bl	8004fcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2202      	movs	r2, #2
 800c056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681a      	ldr	r2, [r3, #0]
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	3304      	adds	r3, #4
 800c062:	4619      	mov	r1, r3
 800c064:	4610      	mov	r0, r2
 800c066:	f000 fb07 	bl	800c678 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2201      	movs	r2, #1
 800c06e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c072:	2300      	movs	r3, #0
}
 800c074:	4618      	mov	r0, r3
 800c076:	3708      	adds	r7, #8
 800c078:	46bd      	mov	sp, r7
 800c07a:	bd80      	pop	{r7, pc}

0800c07c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b084      	sub	sp, #16
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
 800c084:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	2201      	movs	r2, #1
 800c08c:	6839      	ldr	r1, [r7, #0]
 800c08e:	4618      	mov	r0, r3
 800c090:	f000 fd42 	bl	800cb18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a15      	ldr	r2, [pc, #84]	; (800c0f0 <HAL_TIM_PWM_Start+0x74>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d004      	beq.n	800c0a8 <HAL_TIM_PWM_Start+0x2c>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a14      	ldr	r2, [pc, #80]	; (800c0f4 <HAL_TIM_PWM_Start+0x78>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d101      	bne.n	800c0ac <HAL_TIM_PWM_Start+0x30>
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e000      	b.n	800c0ae <HAL_TIM_PWM_Start+0x32>
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d007      	beq.n	800c0c2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c0c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	689b      	ldr	r3, [r3, #8]
 800c0c8:	f003 0307 	and.w	r3, r3, #7
 800c0cc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2b06      	cmp	r3, #6
 800c0d2:	d007      	beq.n	800c0e4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	681a      	ldr	r2, [r3, #0]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f042 0201 	orr.w	r2, r2, #1
 800c0e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c0e4:	2300      	movs	r3, #0
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3710      	adds	r7, #16
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	bf00      	nop
 800c0f0:	40010000 	.word	0x40010000
 800c0f4:	40010400 	.word	0x40010400

0800c0f8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b086      	sub	sp, #24
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d101      	bne.n	800c10c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c108:	2301      	movs	r3, #1
 800c10a:	e083      	b.n	800c214 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c112:	b2db      	uxtb	r3, r3
 800c114:	2b00      	cmp	r3, #0
 800c116:	d106      	bne.n	800c126 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2200      	movs	r2, #0
 800c11c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f7f9 f857 	bl	80051d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2202      	movs	r2, #2
 800c12a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	689b      	ldr	r3, [r3, #8]
 800c134:	687a      	ldr	r2, [r7, #4]
 800c136:	6812      	ldr	r2, [r2, #0]
 800c138:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c13c:	f023 0307 	bic.w	r3, r3, #7
 800c140:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681a      	ldr	r2, [r3, #0]
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	3304      	adds	r3, #4
 800c14a:	4619      	mov	r1, r3
 800c14c:	4610      	mov	r0, r2
 800c14e:	f000 fa93 	bl	800c678 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	689b      	ldr	r3, [r3, #8]
 800c158:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	699b      	ldr	r3, [r3, #24]
 800c160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	6a1b      	ldr	r3, [r3, #32]
 800c168:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	697a      	ldr	r2, [r7, #20]
 800c170:	4313      	orrs	r3, r2
 800c172:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c17a:	f023 0303 	bic.w	r3, r3, #3
 800c17e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	689a      	ldr	r2, [r3, #8]
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	699b      	ldr	r3, [r3, #24]
 800c188:	021b      	lsls	r3, r3, #8
 800c18a:	4313      	orrs	r3, r2
 800c18c:	693a      	ldr	r2, [r7, #16]
 800c18e:	4313      	orrs	r3, r2
 800c190:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c192:	693b      	ldr	r3, [r7, #16]
 800c194:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c198:	f023 030c 	bic.w	r3, r3, #12
 800c19c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c1a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c1a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	68da      	ldr	r2, [r3, #12]
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	69db      	ldr	r3, [r3, #28]
 800c1b2:	021b      	lsls	r3, r3, #8
 800c1b4:	4313      	orrs	r3, r2
 800c1b6:	693a      	ldr	r2, [r7, #16]
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	691b      	ldr	r3, [r3, #16]
 800c1c0:	011a      	lsls	r2, r3, #4
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	6a1b      	ldr	r3, [r3, #32]
 800c1c6:	031b      	lsls	r3, r3, #12
 800c1c8:	4313      	orrs	r3, r2
 800c1ca:	693a      	ldr	r2, [r7, #16]
 800c1cc:	4313      	orrs	r3, r2
 800c1ce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c1d6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c1de:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	685a      	ldr	r2, [r3, #4]
 800c1e4:	683b      	ldr	r3, [r7, #0]
 800c1e6:	695b      	ldr	r3, [r3, #20]
 800c1e8:	011b      	lsls	r3, r3, #4
 800c1ea:	4313      	orrs	r3, r2
 800c1ec:	68fa      	ldr	r2, [r7, #12]
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	697a      	ldr	r2, [r7, #20]
 800c1f8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	693a      	ldr	r2, [r7, #16]
 800c200:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	68fa      	ldr	r2, [r7, #12]
 800c208:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2201      	movs	r2, #1
 800c20e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c212:	2300      	movs	r3, #0
}
 800c214:	4618      	mov	r0, r3
 800c216:	3718      	adds	r7, #24
 800c218:	46bd      	mov	sp, r7
 800c21a:	bd80      	pop	{r7, pc}

0800c21c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b082      	sub	sp, #8
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
 800c224:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d002      	beq.n	800c232 <HAL_TIM_Encoder_Start+0x16>
 800c22c:	2b04      	cmp	r3, #4
 800c22e:	d008      	beq.n	800c242 <HAL_TIM_Encoder_Start+0x26>
 800c230:	e00f      	b.n	800c252 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	2201      	movs	r2, #1
 800c238:	2100      	movs	r1, #0
 800c23a:	4618      	mov	r0, r3
 800c23c:	f000 fc6c 	bl	800cb18 <TIM_CCxChannelCmd>
      break;
 800c240:	e016      	b.n	800c270 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	2201      	movs	r2, #1
 800c248:	2104      	movs	r1, #4
 800c24a:	4618      	mov	r0, r3
 800c24c:	f000 fc64 	bl	800cb18 <TIM_CCxChannelCmd>
      break;
 800c250:	e00e      	b.n	800c270 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	2201      	movs	r2, #1
 800c258:	2100      	movs	r1, #0
 800c25a:	4618      	mov	r0, r3
 800c25c:	f000 fc5c 	bl	800cb18 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	2201      	movs	r2, #1
 800c266:	2104      	movs	r1, #4
 800c268:	4618      	mov	r0, r3
 800c26a:	f000 fc55 	bl	800cb18 <TIM_CCxChannelCmd>
      break;
 800c26e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	681a      	ldr	r2, [r3, #0]
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f042 0201 	orr.w	r2, r2, #1
 800c27e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c280:	2300      	movs	r3, #0
}
 800c282:	4618      	mov	r0, r3
 800c284:	3708      	adds	r7, #8
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}

0800c28a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c28a:	b580      	push	{r7, lr}
 800c28c:	b082      	sub	sp, #8
 800c28e:	af00      	add	r7, sp, #0
 800c290:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	691b      	ldr	r3, [r3, #16]
 800c298:	f003 0302 	and.w	r3, r3, #2
 800c29c:	2b02      	cmp	r3, #2
 800c29e:	d122      	bne.n	800c2e6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	f003 0302 	and.w	r3, r3, #2
 800c2aa:	2b02      	cmp	r3, #2
 800c2ac:	d11b      	bne.n	800c2e6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f06f 0202 	mvn.w	r2, #2
 800c2b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2201      	movs	r2, #1
 800c2bc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	699b      	ldr	r3, [r3, #24]
 800c2c4:	f003 0303 	and.w	r3, r3, #3
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d003      	beq.n	800c2d4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f000 f9b5 	bl	800c63c <HAL_TIM_IC_CaptureCallback>
 800c2d2:	e005      	b.n	800c2e0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f000 f9a7 	bl	800c628 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2da:	6878      	ldr	r0, [r7, #4]
 800c2dc:	f000 f9b8 	bl	800c650 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	691b      	ldr	r3, [r3, #16]
 800c2ec:	f003 0304 	and.w	r3, r3, #4
 800c2f0:	2b04      	cmp	r3, #4
 800c2f2:	d122      	bne.n	800c33a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	68db      	ldr	r3, [r3, #12]
 800c2fa:	f003 0304 	and.w	r3, r3, #4
 800c2fe:	2b04      	cmp	r3, #4
 800c300:	d11b      	bne.n	800c33a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f06f 0204 	mvn.w	r2, #4
 800c30a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2202      	movs	r2, #2
 800c310:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	699b      	ldr	r3, [r3, #24]
 800c318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d003      	beq.n	800c328 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f000 f98b 	bl	800c63c <HAL_TIM_IC_CaptureCallback>
 800c326:	e005      	b.n	800c334 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f000 f97d 	bl	800c628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f000 f98e 	bl	800c650 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2200      	movs	r2, #0
 800c338:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	691b      	ldr	r3, [r3, #16]
 800c340:	f003 0308 	and.w	r3, r3, #8
 800c344:	2b08      	cmp	r3, #8
 800c346:	d122      	bne.n	800c38e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	68db      	ldr	r3, [r3, #12]
 800c34e:	f003 0308 	and.w	r3, r3, #8
 800c352:	2b08      	cmp	r3, #8
 800c354:	d11b      	bne.n	800c38e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f06f 0208 	mvn.w	r2, #8
 800c35e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2204      	movs	r2, #4
 800c364:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	69db      	ldr	r3, [r3, #28]
 800c36c:	f003 0303 	and.w	r3, r3, #3
 800c370:	2b00      	cmp	r3, #0
 800c372:	d003      	beq.n	800c37c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 f961 	bl	800c63c <HAL_TIM_IC_CaptureCallback>
 800c37a:	e005      	b.n	800c388 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	f000 f953 	bl	800c628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f000 f964 	bl	800c650 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2200      	movs	r2, #0
 800c38c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	691b      	ldr	r3, [r3, #16]
 800c394:	f003 0310 	and.w	r3, r3, #16
 800c398:	2b10      	cmp	r3, #16
 800c39a:	d122      	bne.n	800c3e2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	68db      	ldr	r3, [r3, #12]
 800c3a2:	f003 0310 	and.w	r3, r3, #16
 800c3a6:	2b10      	cmp	r3, #16
 800c3a8:	d11b      	bne.n	800c3e2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	f06f 0210 	mvn.w	r2, #16
 800c3b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2208      	movs	r2, #8
 800c3b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	69db      	ldr	r3, [r3, #28]
 800c3c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d003      	beq.n	800c3d0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3c8:	6878      	ldr	r0, [r7, #4]
 800c3ca:	f000 f937 	bl	800c63c <HAL_TIM_IC_CaptureCallback>
 800c3ce:	e005      	b.n	800c3dc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3d0:	6878      	ldr	r0, [r7, #4]
 800c3d2:	f000 f929 	bl	800c628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f000 f93a 	bl	800c650 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2200      	movs	r2, #0
 800c3e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	691b      	ldr	r3, [r3, #16]
 800c3e8:	f003 0301 	and.w	r3, r3, #1
 800c3ec:	2b01      	cmp	r3, #1
 800c3ee:	d10e      	bne.n	800c40e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	68db      	ldr	r3, [r3, #12]
 800c3f6:	f003 0301 	and.w	r3, r3, #1
 800c3fa:	2b01      	cmp	r3, #1
 800c3fc:	d107      	bne.n	800c40e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f06f 0201 	mvn.w	r2, #1
 800c406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	f7f7 fbb9 	bl	8003b80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	691b      	ldr	r3, [r3, #16]
 800c414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c418:	2b80      	cmp	r3, #128	; 0x80
 800c41a:	d10e      	bne.n	800c43a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	68db      	ldr	r3, [r3, #12]
 800c422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c426:	2b80      	cmp	r3, #128	; 0x80
 800c428:	d107      	bne.n	800c43a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c432:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c434:	6878      	ldr	r0, [r7, #4]
 800c436:	f000 fc6d 	bl	800cd14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	691b      	ldr	r3, [r3, #16]
 800c440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c444:	2b40      	cmp	r3, #64	; 0x40
 800c446:	d10e      	bne.n	800c466 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	68db      	ldr	r3, [r3, #12]
 800c44e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c452:	2b40      	cmp	r3, #64	; 0x40
 800c454:	d107      	bne.n	800c466 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c45e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c460:	6878      	ldr	r0, [r7, #4]
 800c462:	f000 f8ff 	bl	800c664 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	691b      	ldr	r3, [r3, #16]
 800c46c:	f003 0320 	and.w	r3, r3, #32
 800c470:	2b20      	cmp	r3, #32
 800c472:	d10e      	bne.n	800c492 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	68db      	ldr	r3, [r3, #12]
 800c47a:	f003 0320 	and.w	r3, r3, #32
 800c47e:	2b20      	cmp	r3, #32
 800c480:	d107      	bne.n	800c492 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f06f 0220 	mvn.w	r2, #32
 800c48a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f000 fc37 	bl	800cd00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c492:	bf00      	nop
 800c494:	3708      	adds	r7, #8
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
	...

0800c49c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b084      	sub	sp, #16
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	60f8      	str	r0, [r7, #12]
 800c4a4:	60b9      	str	r1, [r7, #8]
 800c4a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c4ae:	2b01      	cmp	r3, #1
 800c4b0:	d101      	bne.n	800c4b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c4b2:	2302      	movs	r3, #2
 800c4b4:	e0b4      	b.n	800c620 <HAL_TIM_PWM_ConfigChannel+0x184>
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	2201      	movs	r2, #1
 800c4ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2202      	movs	r2, #2
 800c4c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	2b0c      	cmp	r3, #12
 800c4ca:	f200 809f 	bhi.w	800c60c <HAL_TIM_PWM_ConfigChannel+0x170>
 800c4ce:	a201      	add	r2, pc, #4	; (adr r2, 800c4d4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c4d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4d4:	0800c509 	.word	0x0800c509
 800c4d8:	0800c60d 	.word	0x0800c60d
 800c4dc:	0800c60d 	.word	0x0800c60d
 800c4e0:	0800c60d 	.word	0x0800c60d
 800c4e4:	0800c549 	.word	0x0800c549
 800c4e8:	0800c60d 	.word	0x0800c60d
 800c4ec:	0800c60d 	.word	0x0800c60d
 800c4f0:	0800c60d 	.word	0x0800c60d
 800c4f4:	0800c58b 	.word	0x0800c58b
 800c4f8:	0800c60d 	.word	0x0800c60d
 800c4fc:	0800c60d 	.word	0x0800c60d
 800c500:	0800c60d 	.word	0x0800c60d
 800c504:	0800c5cb 	.word	0x0800c5cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	68b9      	ldr	r1, [r7, #8]
 800c50e:	4618      	mov	r0, r3
 800c510:	f000 f952 	bl	800c7b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	699a      	ldr	r2, [r3, #24]
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f042 0208 	orr.w	r2, r2, #8
 800c522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	699a      	ldr	r2, [r3, #24]
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f022 0204 	bic.w	r2, r2, #4
 800c532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	6999      	ldr	r1, [r3, #24]
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	691a      	ldr	r2, [r3, #16]
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	430a      	orrs	r2, r1
 800c544:	619a      	str	r2, [r3, #24]
      break;
 800c546:	e062      	b.n	800c60e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	68b9      	ldr	r1, [r7, #8]
 800c54e:	4618      	mov	r0, r3
 800c550:	f000 f9a2 	bl	800c898 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	699a      	ldr	r2, [r3, #24]
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	699a      	ldr	r2, [r3, #24]
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	6999      	ldr	r1, [r3, #24]
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	691b      	ldr	r3, [r3, #16]
 800c57e:	021a      	lsls	r2, r3, #8
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	430a      	orrs	r2, r1
 800c586:	619a      	str	r2, [r3, #24]
      break;
 800c588:	e041      	b.n	800c60e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	68b9      	ldr	r1, [r7, #8]
 800c590:	4618      	mov	r0, r3
 800c592:	f000 f9f7 	bl	800c984 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	69da      	ldr	r2, [r3, #28]
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f042 0208 	orr.w	r2, r2, #8
 800c5a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	69da      	ldr	r2, [r3, #28]
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	f022 0204 	bic.w	r2, r2, #4
 800c5b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	69d9      	ldr	r1, [r3, #28]
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	691a      	ldr	r2, [r3, #16]
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	430a      	orrs	r2, r1
 800c5c6:	61da      	str	r2, [r3, #28]
      break;
 800c5c8:	e021      	b.n	800c60e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	68b9      	ldr	r1, [r7, #8]
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	f000 fa4b 	bl	800ca6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	69da      	ldr	r2, [r3, #28]
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c5e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	69da      	ldr	r2, [r3, #28]
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c5f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	69d9      	ldr	r1, [r3, #28]
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	691b      	ldr	r3, [r3, #16]
 800c600:	021a      	lsls	r2, r3, #8
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	430a      	orrs	r2, r1
 800c608:	61da      	str	r2, [r3, #28]
      break;
 800c60a:	e000      	b.n	800c60e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c60c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	2201      	movs	r2, #1
 800c612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	2200      	movs	r2, #0
 800c61a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c61e:	2300      	movs	r3, #0
}
 800c620:	4618      	mov	r0, r3
 800c622:	3710      	adds	r7, #16
 800c624:	46bd      	mov	sp, r7
 800c626:	bd80      	pop	{r7, pc}

0800c628 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c628:	b480      	push	{r7}
 800c62a:	b083      	sub	sp, #12
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c630:	bf00      	nop
 800c632:	370c      	adds	r7, #12
 800c634:	46bd      	mov	sp, r7
 800c636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63a:	4770      	bx	lr

0800c63c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c63c:	b480      	push	{r7}
 800c63e:	b083      	sub	sp, #12
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c644:	bf00      	nop
 800c646:	370c      	adds	r7, #12
 800c648:	46bd      	mov	sp, r7
 800c64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64e:	4770      	bx	lr

0800c650 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c650:	b480      	push	{r7}
 800c652:	b083      	sub	sp, #12
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c658:	bf00      	nop
 800c65a:	370c      	adds	r7, #12
 800c65c:	46bd      	mov	sp, r7
 800c65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c662:	4770      	bx	lr

0800c664 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c664:	b480      	push	{r7}
 800c666:	b083      	sub	sp, #12
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c66c:	bf00      	nop
 800c66e:	370c      	adds	r7, #12
 800c670:	46bd      	mov	sp, r7
 800c672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c676:	4770      	bx	lr

0800c678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c678:	b480      	push	{r7}
 800c67a:	b085      	sub	sp, #20
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
 800c680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	4a40      	ldr	r2, [pc, #256]	; (800c78c <TIM_Base_SetConfig+0x114>)
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d013      	beq.n	800c6b8 <TIM_Base_SetConfig+0x40>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c696:	d00f      	beq.n	800c6b8 <TIM_Base_SetConfig+0x40>
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	4a3d      	ldr	r2, [pc, #244]	; (800c790 <TIM_Base_SetConfig+0x118>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d00b      	beq.n	800c6b8 <TIM_Base_SetConfig+0x40>
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	4a3c      	ldr	r2, [pc, #240]	; (800c794 <TIM_Base_SetConfig+0x11c>)
 800c6a4:	4293      	cmp	r3, r2
 800c6a6:	d007      	beq.n	800c6b8 <TIM_Base_SetConfig+0x40>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	4a3b      	ldr	r2, [pc, #236]	; (800c798 <TIM_Base_SetConfig+0x120>)
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	d003      	beq.n	800c6b8 <TIM_Base_SetConfig+0x40>
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	4a3a      	ldr	r2, [pc, #232]	; (800c79c <TIM_Base_SetConfig+0x124>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d108      	bne.n	800c6ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c6be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	68fa      	ldr	r2, [r7, #12]
 800c6c6:	4313      	orrs	r3, r2
 800c6c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	4a2f      	ldr	r2, [pc, #188]	; (800c78c <TIM_Base_SetConfig+0x114>)
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	d02b      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6d8:	d027      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	4a2c      	ldr	r2, [pc, #176]	; (800c790 <TIM_Base_SetConfig+0x118>)
 800c6de:	4293      	cmp	r3, r2
 800c6e0:	d023      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	4a2b      	ldr	r2, [pc, #172]	; (800c794 <TIM_Base_SetConfig+0x11c>)
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	d01f      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	4a2a      	ldr	r2, [pc, #168]	; (800c798 <TIM_Base_SetConfig+0x120>)
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	d01b      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	4a29      	ldr	r2, [pc, #164]	; (800c79c <TIM_Base_SetConfig+0x124>)
 800c6f6:	4293      	cmp	r3, r2
 800c6f8:	d017      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	4a28      	ldr	r2, [pc, #160]	; (800c7a0 <TIM_Base_SetConfig+0x128>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	d013      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	4a27      	ldr	r2, [pc, #156]	; (800c7a4 <TIM_Base_SetConfig+0x12c>)
 800c706:	4293      	cmp	r3, r2
 800c708:	d00f      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	4a26      	ldr	r2, [pc, #152]	; (800c7a8 <TIM_Base_SetConfig+0x130>)
 800c70e:	4293      	cmp	r3, r2
 800c710:	d00b      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	4a25      	ldr	r2, [pc, #148]	; (800c7ac <TIM_Base_SetConfig+0x134>)
 800c716:	4293      	cmp	r3, r2
 800c718:	d007      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	4a24      	ldr	r2, [pc, #144]	; (800c7b0 <TIM_Base_SetConfig+0x138>)
 800c71e:	4293      	cmp	r3, r2
 800c720:	d003      	beq.n	800c72a <TIM_Base_SetConfig+0xb2>
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	4a23      	ldr	r2, [pc, #140]	; (800c7b4 <TIM_Base_SetConfig+0x13c>)
 800c726:	4293      	cmp	r3, r2
 800c728:	d108      	bne.n	800c73c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c730:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	68db      	ldr	r3, [r3, #12]
 800c736:	68fa      	ldr	r2, [r7, #12]
 800c738:	4313      	orrs	r3, r2
 800c73a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	695b      	ldr	r3, [r3, #20]
 800c746:	4313      	orrs	r3, r2
 800c748:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	68fa      	ldr	r2, [r7, #12]
 800c74e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	689a      	ldr	r2, [r3, #8]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	681a      	ldr	r2, [r3, #0]
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	4a0a      	ldr	r2, [pc, #40]	; (800c78c <TIM_Base_SetConfig+0x114>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d003      	beq.n	800c770 <TIM_Base_SetConfig+0xf8>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	4a0c      	ldr	r2, [pc, #48]	; (800c79c <TIM_Base_SetConfig+0x124>)
 800c76c:	4293      	cmp	r3, r2
 800c76e:	d103      	bne.n	800c778 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	691a      	ldr	r2, [r3, #16]
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2201      	movs	r2, #1
 800c77c:	615a      	str	r2, [r3, #20]
}
 800c77e:	bf00      	nop
 800c780:	3714      	adds	r7, #20
 800c782:	46bd      	mov	sp, r7
 800c784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c788:	4770      	bx	lr
 800c78a:	bf00      	nop
 800c78c:	40010000 	.word	0x40010000
 800c790:	40000400 	.word	0x40000400
 800c794:	40000800 	.word	0x40000800
 800c798:	40000c00 	.word	0x40000c00
 800c79c:	40010400 	.word	0x40010400
 800c7a0:	40014000 	.word	0x40014000
 800c7a4:	40014400 	.word	0x40014400
 800c7a8:	40014800 	.word	0x40014800
 800c7ac:	40001800 	.word	0x40001800
 800c7b0:	40001c00 	.word	0x40001c00
 800c7b4:	40002000 	.word	0x40002000

0800c7b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b087      	sub	sp, #28
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6a1b      	ldr	r3, [r3, #32]
 800c7c6:	f023 0201 	bic.w	r2, r3, #1
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6a1b      	ldr	r3, [r3, #32]
 800c7d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	685b      	ldr	r3, [r3, #4]
 800c7d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	699b      	ldr	r3, [r3, #24]
 800c7de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c7e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	f023 0303 	bic.w	r3, r3, #3
 800c7ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	68fa      	ldr	r2, [r7, #12]
 800c7f6:	4313      	orrs	r3, r2
 800c7f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c7fa:	697b      	ldr	r3, [r7, #20]
 800c7fc:	f023 0302 	bic.w	r3, r3, #2
 800c800:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	689b      	ldr	r3, [r3, #8]
 800c806:	697a      	ldr	r2, [r7, #20]
 800c808:	4313      	orrs	r3, r2
 800c80a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	4a20      	ldr	r2, [pc, #128]	; (800c890 <TIM_OC1_SetConfig+0xd8>)
 800c810:	4293      	cmp	r3, r2
 800c812:	d003      	beq.n	800c81c <TIM_OC1_SetConfig+0x64>
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	4a1f      	ldr	r2, [pc, #124]	; (800c894 <TIM_OC1_SetConfig+0xdc>)
 800c818:	4293      	cmp	r3, r2
 800c81a:	d10c      	bne.n	800c836 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	f023 0308 	bic.w	r3, r3, #8
 800c822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	68db      	ldr	r3, [r3, #12]
 800c828:	697a      	ldr	r2, [r7, #20]
 800c82a:	4313      	orrs	r3, r2
 800c82c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c82e:	697b      	ldr	r3, [r7, #20]
 800c830:	f023 0304 	bic.w	r3, r3, #4
 800c834:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	4a15      	ldr	r2, [pc, #84]	; (800c890 <TIM_OC1_SetConfig+0xd8>)
 800c83a:	4293      	cmp	r3, r2
 800c83c:	d003      	beq.n	800c846 <TIM_OC1_SetConfig+0x8e>
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	4a14      	ldr	r2, [pc, #80]	; (800c894 <TIM_OC1_SetConfig+0xdc>)
 800c842:	4293      	cmp	r3, r2
 800c844:	d111      	bne.n	800c86a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c84c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c84e:	693b      	ldr	r3, [r7, #16]
 800c850:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c854:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	695b      	ldr	r3, [r3, #20]
 800c85a:	693a      	ldr	r2, [r7, #16]
 800c85c:	4313      	orrs	r3, r2
 800c85e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	693a      	ldr	r2, [r7, #16]
 800c866:	4313      	orrs	r3, r2
 800c868:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	693a      	ldr	r2, [r7, #16]
 800c86e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	68fa      	ldr	r2, [r7, #12]
 800c874:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	685a      	ldr	r2, [r3, #4]
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	697a      	ldr	r2, [r7, #20]
 800c882:	621a      	str	r2, [r3, #32]
}
 800c884:	bf00      	nop
 800c886:	371c      	adds	r7, #28
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr
 800c890:	40010000 	.word	0x40010000
 800c894:	40010400 	.word	0x40010400

0800c898 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c898:	b480      	push	{r7}
 800c89a:	b087      	sub	sp, #28
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
 800c8a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	6a1b      	ldr	r3, [r3, #32]
 800c8a6:	f023 0210 	bic.w	r2, r3, #16
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6a1b      	ldr	r3, [r3, #32]
 800c8b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	685b      	ldr	r3, [r3, #4]
 800c8b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	699b      	ldr	r3, [r3, #24]
 800c8be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c8c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	021b      	lsls	r3, r3, #8
 800c8d6:	68fa      	ldr	r2, [r7, #12]
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	f023 0320 	bic.w	r3, r3, #32
 800c8e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	011b      	lsls	r3, r3, #4
 800c8ea:	697a      	ldr	r2, [r7, #20]
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	4a22      	ldr	r2, [pc, #136]	; (800c97c <TIM_OC2_SetConfig+0xe4>)
 800c8f4:	4293      	cmp	r3, r2
 800c8f6:	d003      	beq.n	800c900 <TIM_OC2_SetConfig+0x68>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	4a21      	ldr	r2, [pc, #132]	; (800c980 <TIM_OC2_SetConfig+0xe8>)
 800c8fc:	4293      	cmp	r3, r2
 800c8fe:	d10d      	bne.n	800c91c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c900:	697b      	ldr	r3, [r7, #20]
 800c902:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c906:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	68db      	ldr	r3, [r3, #12]
 800c90c:	011b      	lsls	r3, r3, #4
 800c90e:	697a      	ldr	r2, [r7, #20]
 800c910:	4313      	orrs	r3, r2
 800c912:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c914:	697b      	ldr	r3, [r7, #20]
 800c916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c91a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	4a17      	ldr	r2, [pc, #92]	; (800c97c <TIM_OC2_SetConfig+0xe4>)
 800c920:	4293      	cmp	r3, r2
 800c922:	d003      	beq.n	800c92c <TIM_OC2_SetConfig+0x94>
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	4a16      	ldr	r2, [pc, #88]	; (800c980 <TIM_OC2_SetConfig+0xe8>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d113      	bne.n	800c954 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c92c:	693b      	ldr	r3, [r7, #16]
 800c92e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c932:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c93a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	695b      	ldr	r3, [r3, #20]
 800c940:	009b      	lsls	r3, r3, #2
 800c942:	693a      	ldr	r2, [r7, #16]
 800c944:	4313      	orrs	r3, r2
 800c946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	699b      	ldr	r3, [r3, #24]
 800c94c:	009b      	lsls	r3, r3, #2
 800c94e:	693a      	ldr	r2, [r7, #16]
 800c950:	4313      	orrs	r3, r2
 800c952:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	693a      	ldr	r2, [r7, #16]
 800c958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	68fa      	ldr	r2, [r7, #12]
 800c95e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	685a      	ldr	r2, [r3, #4]
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	697a      	ldr	r2, [r7, #20]
 800c96c:	621a      	str	r2, [r3, #32]
}
 800c96e:	bf00      	nop
 800c970:	371c      	adds	r7, #28
 800c972:	46bd      	mov	sp, r7
 800c974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c978:	4770      	bx	lr
 800c97a:	bf00      	nop
 800c97c:	40010000 	.word	0x40010000
 800c980:	40010400 	.word	0x40010400

0800c984 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c984:	b480      	push	{r7}
 800c986:	b087      	sub	sp, #28
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
 800c98c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	6a1b      	ldr	r3, [r3, #32]
 800c992:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6a1b      	ldr	r3, [r3, #32]
 800c99e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	69db      	ldr	r3, [r3, #28]
 800c9aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	f023 0303 	bic.w	r3, r3, #3
 800c9ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	68fa      	ldr	r2, [r7, #12]
 800c9c2:	4313      	orrs	r3, r2
 800c9c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c9c6:	697b      	ldr	r3, [r7, #20]
 800c9c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c9cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	689b      	ldr	r3, [r3, #8]
 800c9d2:	021b      	lsls	r3, r3, #8
 800c9d4:	697a      	ldr	r2, [r7, #20]
 800c9d6:	4313      	orrs	r3, r2
 800c9d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	4a21      	ldr	r2, [pc, #132]	; (800ca64 <TIM_OC3_SetConfig+0xe0>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d003      	beq.n	800c9ea <TIM_OC3_SetConfig+0x66>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	4a20      	ldr	r2, [pc, #128]	; (800ca68 <TIM_OC3_SetConfig+0xe4>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d10d      	bne.n	800ca06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c9f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	68db      	ldr	r3, [r3, #12]
 800c9f6:	021b      	lsls	r3, r3, #8
 800c9f8:	697a      	ldr	r2, [r7, #20]
 800c9fa:	4313      	orrs	r3, r2
 800c9fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ca04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	4a16      	ldr	r2, [pc, #88]	; (800ca64 <TIM_OC3_SetConfig+0xe0>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d003      	beq.n	800ca16 <TIM_OC3_SetConfig+0x92>
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	4a15      	ldr	r2, [pc, #84]	; (800ca68 <TIM_OC3_SetConfig+0xe4>)
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d113      	bne.n	800ca3e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ca24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	695b      	ldr	r3, [r3, #20]
 800ca2a:	011b      	lsls	r3, r3, #4
 800ca2c:	693a      	ldr	r2, [r7, #16]
 800ca2e:	4313      	orrs	r3, r2
 800ca30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	699b      	ldr	r3, [r3, #24]
 800ca36:	011b      	lsls	r3, r3, #4
 800ca38:	693a      	ldr	r2, [r7, #16]
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	693a      	ldr	r2, [r7, #16]
 800ca42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	68fa      	ldr	r2, [r7, #12]
 800ca48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	685a      	ldr	r2, [r3, #4]
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	697a      	ldr	r2, [r7, #20]
 800ca56:	621a      	str	r2, [r3, #32]
}
 800ca58:	bf00      	nop
 800ca5a:	371c      	adds	r7, #28
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr
 800ca64:	40010000 	.word	0x40010000
 800ca68:	40010400 	.word	0x40010400

0800ca6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b087      	sub	sp, #28
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
 800ca74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	6a1b      	ldr	r3, [r3, #32]
 800ca7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6a1b      	ldr	r3, [r3, #32]
 800ca86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	69db      	ldr	r3, [r3, #28]
 800ca92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ca9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800caa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	021b      	lsls	r3, r3, #8
 800caaa:	68fa      	ldr	r2, [r7, #12]
 800caac:	4313      	orrs	r3, r2
 800caae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cab6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	689b      	ldr	r3, [r3, #8]
 800cabc:	031b      	lsls	r3, r3, #12
 800cabe:	693a      	ldr	r2, [r7, #16]
 800cac0:	4313      	orrs	r3, r2
 800cac2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	4a12      	ldr	r2, [pc, #72]	; (800cb10 <TIM_OC4_SetConfig+0xa4>)
 800cac8:	4293      	cmp	r3, r2
 800caca:	d003      	beq.n	800cad4 <TIM_OC4_SetConfig+0x68>
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	4a11      	ldr	r2, [pc, #68]	; (800cb14 <TIM_OC4_SetConfig+0xa8>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d109      	bne.n	800cae8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cad4:	697b      	ldr	r3, [r7, #20]
 800cad6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cada:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	695b      	ldr	r3, [r3, #20]
 800cae0:	019b      	lsls	r3, r3, #6
 800cae2:	697a      	ldr	r2, [r7, #20]
 800cae4:	4313      	orrs	r3, r2
 800cae6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	697a      	ldr	r2, [r7, #20]
 800caec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	68fa      	ldr	r2, [r7, #12]
 800caf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	685a      	ldr	r2, [r3, #4]
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	693a      	ldr	r2, [r7, #16]
 800cb00:	621a      	str	r2, [r3, #32]
}
 800cb02:	bf00      	nop
 800cb04:	371c      	adds	r7, #28
 800cb06:	46bd      	mov	sp, r7
 800cb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0c:	4770      	bx	lr
 800cb0e:	bf00      	nop
 800cb10:	40010000 	.word	0x40010000
 800cb14:	40010400 	.word	0x40010400

0800cb18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b087      	sub	sp, #28
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	60f8      	str	r0, [r7, #12]
 800cb20:	60b9      	str	r1, [r7, #8]
 800cb22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cb24:	68bb      	ldr	r3, [r7, #8]
 800cb26:	f003 031f 	and.w	r3, r3, #31
 800cb2a:	2201      	movs	r2, #1
 800cb2c:	fa02 f303 	lsl.w	r3, r2, r3
 800cb30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	6a1a      	ldr	r2, [r3, #32]
 800cb36:	697b      	ldr	r3, [r7, #20]
 800cb38:	43db      	mvns	r3, r3
 800cb3a:	401a      	ands	r2, r3
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	6a1a      	ldr	r2, [r3, #32]
 800cb44:	68bb      	ldr	r3, [r7, #8]
 800cb46:	f003 031f 	and.w	r3, r3, #31
 800cb4a:	6879      	ldr	r1, [r7, #4]
 800cb4c:	fa01 f303 	lsl.w	r3, r1, r3
 800cb50:	431a      	orrs	r2, r3
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	621a      	str	r2, [r3, #32]
}
 800cb56:	bf00      	nop
 800cb58:	371c      	adds	r7, #28
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb60:	4770      	bx	lr
	...

0800cb64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cb64:	b480      	push	{r7}
 800cb66:	b085      	sub	sp, #20
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
 800cb6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cb74:	2b01      	cmp	r3, #1
 800cb76:	d101      	bne.n	800cb7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cb78:	2302      	movs	r3, #2
 800cb7a:	e05a      	b.n	800cc32 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2201      	movs	r2, #1
 800cb80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2202      	movs	r2, #2
 800cb88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	689b      	ldr	r3, [r3, #8]
 800cb9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cba2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	68fa      	ldr	r2, [r7, #12]
 800cbaa:	4313      	orrs	r3, r2
 800cbac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	68fa      	ldr	r2, [r7, #12]
 800cbb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	4a21      	ldr	r2, [pc, #132]	; (800cc40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d022      	beq.n	800cc06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cbc8:	d01d      	beq.n	800cc06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	4a1d      	ldr	r2, [pc, #116]	; (800cc44 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cbd0:	4293      	cmp	r3, r2
 800cbd2:	d018      	beq.n	800cc06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	4a1b      	ldr	r2, [pc, #108]	; (800cc48 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	d013      	beq.n	800cc06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	4a1a      	ldr	r2, [pc, #104]	; (800cc4c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cbe4:	4293      	cmp	r3, r2
 800cbe6:	d00e      	beq.n	800cc06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	4a18      	ldr	r2, [pc, #96]	; (800cc50 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cbee:	4293      	cmp	r3, r2
 800cbf0:	d009      	beq.n	800cc06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	4a17      	ldr	r2, [pc, #92]	; (800cc54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d004      	beq.n	800cc06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	4a15      	ldr	r2, [pc, #84]	; (800cc58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d10c      	bne.n	800cc20 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cc06:	68bb      	ldr	r3, [r7, #8]
 800cc08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cc0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	685b      	ldr	r3, [r3, #4]
 800cc12:	68ba      	ldr	r2, [r7, #8]
 800cc14:	4313      	orrs	r3, r2
 800cc16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	68ba      	ldr	r2, [r7, #8]
 800cc1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2201      	movs	r2, #1
 800cc24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cc30:	2300      	movs	r3, #0
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3714      	adds	r7, #20
 800cc36:	46bd      	mov	sp, r7
 800cc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3c:	4770      	bx	lr
 800cc3e:	bf00      	nop
 800cc40:	40010000 	.word	0x40010000
 800cc44:	40000400 	.word	0x40000400
 800cc48:	40000800 	.word	0x40000800
 800cc4c:	40000c00 	.word	0x40000c00
 800cc50:	40010400 	.word	0x40010400
 800cc54:	40014000 	.word	0x40014000
 800cc58:	40001800 	.word	0x40001800

0800cc5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	b085      	sub	sp, #20
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
 800cc64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cc66:	2300      	movs	r3, #0
 800cc68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc70:	2b01      	cmp	r3, #1
 800cc72:	d101      	bne.n	800cc78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800cc74:	2302      	movs	r3, #2
 800cc76:	e03d      	b.n	800ccf4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	68db      	ldr	r3, [r3, #12]
 800cc8a:	4313      	orrs	r3, r2
 800cc8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	689b      	ldr	r3, [r3, #8]
 800cc98:	4313      	orrs	r3, r2
 800cc9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	685b      	ldr	r3, [r3, #4]
 800cca6:	4313      	orrs	r3, r2
 800cca8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	4313      	orrs	r3, r2
 800ccb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	691b      	ldr	r3, [r3, #16]
 800ccc2:	4313      	orrs	r3, r2
 800ccc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	695b      	ldr	r3, [r3, #20]
 800ccd0:	4313      	orrs	r3, r2
 800ccd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	69db      	ldr	r3, [r3, #28]
 800ccde:	4313      	orrs	r3, r2
 800cce0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	68fa      	ldr	r2, [r7, #12]
 800cce8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2200      	movs	r2, #0
 800ccee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ccf2:	2300      	movs	r3, #0
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	3714      	adds	r7, #20
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cd00:	b480      	push	{r7}
 800cd02:	b083      	sub	sp, #12
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cd14:	b480      	push	{r7}
 800cd16:	b083      	sub	sp, #12
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cd1c:	bf00      	nop
 800cd1e:	370c      	adds	r7, #12
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr

0800cd28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b082      	sub	sp, #8
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d101      	bne.n	800cd3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cd36:	2301      	movs	r3, #1
 800cd38:	e03f      	b.n	800cdba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800cd40:	b2db      	uxtb	r3, r3
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d106      	bne.n	800cd54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cd4e:	6878      	ldr	r0, [r7, #4]
 800cd50:	f7f8 fb6a 	bl	8005428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2224      	movs	r2, #36	; 0x24
 800cd58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	68da      	ldr	r2, [r3, #12]
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cd6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f000 f829 	bl	800cdc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	691a      	ldr	r2, [r3, #16]
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cd80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	695a      	ldr	r2, [r3, #20]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cd90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	68da      	ldr	r2, [r3, #12]
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cda0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2200      	movs	r2, #0
 800cda6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2220      	movs	r2, #32
 800cdac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2220      	movs	r2, #32
 800cdb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800cdb8:	2300      	movs	r3, #0
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3708      	adds	r7, #8
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}
	...

0800cdc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cdc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc8:	b085      	sub	sp, #20
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	691b      	ldr	r3, [r3, #16]
 800cdd4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	68da      	ldr	r2, [r3, #12]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	430a      	orrs	r2, r1
 800cde2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	689a      	ldr	r2, [r3, #8]
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	691b      	ldr	r3, [r3, #16]
 800cdec:	431a      	orrs	r2, r3
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	695b      	ldr	r3, [r3, #20]
 800cdf2:	431a      	orrs	r2, r3
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	69db      	ldr	r3, [r3, #28]
 800cdf8:	4313      	orrs	r3, r2
 800cdfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	68db      	ldr	r3, [r3, #12]
 800ce02:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800ce06:	f023 030c 	bic.w	r3, r3, #12
 800ce0a:	687a      	ldr	r2, [r7, #4]
 800ce0c:	6812      	ldr	r2, [r2, #0]
 800ce0e:	68f9      	ldr	r1, [r7, #12]
 800ce10:	430b      	orrs	r3, r1
 800ce12:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	695b      	ldr	r3, [r3, #20]
 800ce1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	699a      	ldr	r2, [r3, #24]
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	430a      	orrs	r2, r1
 800ce28:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	69db      	ldr	r3, [r3, #28]
 800ce2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ce32:	f040 818b 	bne.w	800d14c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	4ac1      	ldr	r2, [pc, #772]	; (800d140 <UART_SetConfig+0x37c>)
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d005      	beq.n	800ce4c <UART_SetConfig+0x88>
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	4abf      	ldr	r2, [pc, #764]	; (800d144 <UART_SetConfig+0x380>)
 800ce46:	4293      	cmp	r3, r2
 800ce48:	f040 80bd 	bne.w	800cfc6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ce4c:	f7fc fbcc 	bl	80095e8 <HAL_RCC_GetPCLK2Freq>
 800ce50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	461d      	mov	r5, r3
 800ce56:	f04f 0600 	mov.w	r6, #0
 800ce5a:	46a8      	mov	r8, r5
 800ce5c:	46b1      	mov	r9, r6
 800ce5e:	eb18 0308 	adds.w	r3, r8, r8
 800ce62:	eb49 0409 	adc.w	r4, r9, r9
 800ce66:	4698      	mov	r8, r3
 800ce68:	46a1      	mov	r9, r4
 800ce6a:	eb18 0805 	adds.w	r8, r8, r5
 800ce6e:	eb49 0906 	adc.w	r9, r9, r6
 800ce72:	f04f 0100 	mov.w	r1, #0
 800ce76:	f04f 0200 	mov.w	r2, #0
 800ce7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ce7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ce82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ce86:	4688      	mov	r8, r1
 800ce88:	4691      	mov	r9, r2
 800ce8a:	eb18 0005 	adds.w	r0, r8, r5
 800ce8e:	eb49 0106 	adc.w	r1, r9, r6
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	685b      	ldr	r3, [r3, #4]
 800ce96:	461d      	mov	r5, r3
 800ce98:	f04f 0600 	mov.w	r6, #0
 800ce9c:	196b      	adds	r3, r5, r5
 800ce9e:	eb46 0406 	adc.w	r4, r6, r6
 800cea2:	461a      	mov	r2, r3
 800cea4:	4623      	mov	r3, r4
 800cea6:	f7f3 ff07 	bl	8000cb8 <__aeabi_uldivmod>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	460c      	mov	r4, r1
 800ceae:	461a      	mov	r2, r3
 800ceb0:	4ba5      	ldr	r3, [pc, #660]	; (800d148 <UART_SetConfig+0x384>)
 800ceb2:	fba3 2302 	umull	r2, r3, r3, r2
 800ceb6:	095b      	lsrs	r3, r3, #5
 800ceb8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	461d      	mov	r5, r3
 800cec0:	f04f 0600 	mov.w	r6, #0
 800cec4:	46a9      	mov	r9, r5
 800cec6:	46b2      	mov	sl, r6
 800cec8:	eb19 0309 	adds.w	r3, r9, r9
 800cecc:	eb4a 040a 	adc.w	r4, sl, sl
 800ced0:	4699      	mov	r9, r3
 800ced2:	46a2      	mov	sl, r4
 800ced4:	eb19 0905 	adds.w	r9, r9, r5
 800ced8:	eb4a 0a06 	adc.w	sl, sl, r6
 800cedc:	f04f 0100 	mov.w	r1, #0
 800cee0:	f04f 0200 	mov.w	r2, #0
 800cee4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cee8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ceec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800cef0:	4689      	mov	r9, r1
 800cef2:	4692      	mov	sl, r2
 800cef4:	eb19 0005 	adds.w	r0, r9, r5
 800cef8:	eb4a 0106 	adc.w	r1, sl, r6
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	461d      	mov	r5, r3
 800cf02:	f04f 0600 	mov.w	r6, #0
 800cf06:	196b      	adds	r3, r5, r5
 800cf08:	eb46 0406 	adc.w	r4, r6, r6
 800cf0c:	461a      	mov	r2, r3
 800cf0e:	4623      	mov	r3, r4
 800cf10:	f7f3 fed2 	bl	8000cb8 <__aeabi_uldivmod>
 800cf14:	4603      	mov	r3, r0
 800cf16:	460c      	mov	r4, r1
 800cf18:	461a      	mov	r2, r3
 800cf1a:	4b8b      	ldr	r3, [pc, #556]	; (800d148 <UART_SetConfig+0x384>)
 800cf1c:	fba3 1302 	umull	r1, r3, r3, r2
 800cf20:	095b      	lsrs	r3, r3, #5
 800cf22:	2164      	movs	r1, #100	; 0x64
 800cf24:	fb01 f303 	mul.w	r3, r1, r3
 800cf28:	1ad3      	subs	r3, r2, r3
 800cf2a:	00db      	lsls	r3, r3, #3
 800cf2c:	3332      	adds	r3, #50	; 0x32
 800cf2e:	4a86      	ldr	r2, [pc, #536]	; (800d148 <UART_SetConfig+0x384>)
 800cf30:	fba2 2303 	umull	r2, r3, r2, r3
 800cf34:	095b      	lsrs	r3, r3, #5
 800cf36:	005b      	lsls	r3, r3, #1
 800cf38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cf3c:	4498      	add	r8, r3
 800cf3e:	68bb      	ldr	r3, [r7, #8]
 800cf40:	461d      	mov	r5, r3
 800cf42:	f04f 0600 	mov.w	r6, #0
 800cf46:	46a9      	mov	r9, r5
 800cf48:	46b2      	mov	sl, r6
 800cf4a:	eb19 0309 	adds.w	r3, r9, r9
 800cf4e:	eb4a 040a 	adc.w	r4, sl, sl
 800cf52:	4699      	mov	r9, r3
 800cf54:	46a2      	mov	sl, r4
 800cf56:	eb19 0905 	adds.w	r9, r9, r5
 800cf5a:	eb4a 0a06 	adc.w	sl, sl, r6
 800cf5e:	f04f 0100 	mov.w	r1, #0
 800cf62:	f04f 0200 	mov.w	r2, #0
 800cf66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cf6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800cf6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800cf72:	4689      	mov	r9, r1
 800cf74:	4692      	mov	sl, r2
 800cf76:	eb19 0005 	adds.w	r0, r9, r5
 800cf7a:	eb4a 0106 	adc.w	r1, sl, r6
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	685b      	ldr	r3, [r3, #4]
 800cf82:	461d      	mov	r5, r3
 800cf84:	f04f 0600 	mov.w	r6, #0
 800cf88:	196b      	adds	r3, r5, r5
 800cf8a:	eb46 0406 	adc.w	r4, r6, r6
 800cf8e:	461a      	mov	r2, r3
 800cf90:	4623      	mov	r3, r4
 800cf92:	f7f3 fe91 	bl	8000cb8 <__aeabi_uldivmod>
 800cf96:	4603      	mov	r3, r0
 800cf98:	460c      	mov	r4, r1
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	4b6a      	ldr	r3, [pc, #424]	; (800d148 <UART_SetConfig+0x384>)
 800cf9e:	fba3 1302 	umull	r1, r3, r3, r2
 800cfa2:	095b      	lsrs	r3, r3, #5
 800cfa4:	2164      	movs	r1, #100	; 0x64
 800cfa6:	fb01 f303 	mul.w	r3, r1, r3
 800cfaa:	1ad3      	subs	r3, r2, r3
 800cfac:	00db      	lsls	r3, r3, #3
 800cfae:	3332      	adds	r3, #50	; 0x32
 800cfb0:	4a65      	ldr	r2, [pc, #404]	; (800d148 <UART_SetConfig+0x384>)
 800cfb2:	fba2 2303 	umull	r2, r3, r2, r3
 800cfb6:	095b      	lsrs	r3, r3, #5
 800cfb8:	f003 0207 	and.w	r2, r3, #7
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	4442      	add	r2, r8
 800cfc2:	609a      	str	r2, [r3, #8]
 800cfc4:	e26f      	b.n	800d4a6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800cfc6:	f7fc fafb 	bl	80095c0 <HAL_RCC_GetPCLK1Freq>
 800cfca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	461d      	mov	r5, r3
 800cfd0:	f04f 0600 	mov.w	r6, #0
 800cfd4:	46a8      	mov	r8, r5
 800cfd6:	46b1      	mov	r9, r6
 800cfd8:	eb18 0308 	adds.w	r3, r8, r8
 800cfdc:	eb49 0409 	adc.w	r4, r9, r9
 800cfe0:	4698      	mov	r8, r3
 800cfe2:	46a1      	mov	r9, r4
 800cfe4:	eb18 0805 	adds.w	r8, r8, r5
 800cfe8:	eb49 0906 	adc.w	r9, r9, r6
 800cfec:	f04f 0100 	mov.w	r1, #0
 800cff0:	f04f 0200 	mov.w	r2, #0
 800cff4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800cff8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800cffc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d000:	4688      	mov	r8, r1
 800d002:	4691      	mov	r9, r2
 800d004:	eb18 0005 	adds.w	r0, r8, r5
 800d008:	eb49 0106 	adc.w	r1, r9, r6
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	685b      	ldr	r3, [r3, #4]
 800d010:	461d      	mov	r5, r3
 800d012:	f04f 0600 	mov.w	r6, #0
 800d016:	196b      	adds	r3, r5, r5
 800d018:	eb46 0406 	adc.w	r4, r6, r6
 800d01c:	461a      	mov	r2, r3
 800d01e:	4623      	mov	r3, r4
 800d020:	f7f3 fe4a 	bl	8000cb8 <__aeabi_uldivmod>
 800d024:	4603      	mov	r3, r0
 800d026:	460c      	mov	r4, r1
 800d028:	461a      	mov	r2, r3
 800d02a:	4b47      	ldr	r3, [pc, #284]	; (800d148 <UART_SetConfig+0x384>)
 800d02c:	fba3 2302 	umull	r2, r3, r3, r2
 800d030:	095b      	lsrs	r3, r3, #5
 800d032:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d036:	68bb      	ldr	r3, [r7, #8]
 800d038:	461d      	mov	r5, r3
 800d03a:	f04f 0600 	mov.w	r6, #0
 800d03e:	46a9      	mov	r9, r5
 800d040:	46b2      	mov	sl, r6
 800d042:	eb19 0309 	adds.w	r3, r9, r9
 800d046:	eb4a 040a 	adc.w	r4, sl, sl
 800d04a:	4699      	mov	r9, r3
 800d04c:	46a2      	mov	sl, r4
 800d04e:	eb19 0905 	adds.w	r9, r9, r5
 800d052:	eb4a 0a06 	adc.w	sl, sl, r6
 800d056:	f04f 0100 	mov.w	r1, #0
 800d05a:	f04f 0200 	mov.w	r2, #0
 800d05e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d062:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d066:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d06a:	4689      	mov	r9, r1
 800d06c:	4692      	mov	sl, r2
 800d06e:	eb19 0005 	adds.w	r0, r9, r5
 800d072:	eb4a 0106 	adc.w	r1, sl, r6
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	685b      	ldr	r3, [r3, #4]
 800d07a:	461d      	mov	r5, r3
 800d07c:	f04f 0600 	mov.w	r6, #0
 800d080:	196b      	adds	r3, r5, r5
 800d082:	eb46 0406 	adc.w	r4, r6, r6
 800d086:	461a      	mov	r2, r3
 800d088:	4623      	mov	r3, r4
 800d08a:	f7f3 fe15 	bl	8000cb8 <__aeabi_uldivmod>
 800d08e:	4603      	mov	r3, r0
 800d090:	460c      	mov	r4, r1
 800d092:	461a      	mov	r2, r3
 800d094:	4b2c      	ldr	r3, [pc, #176]	; (800d148 <UART_SetConfig+0x384>)
 800d096:	fba3 1302 	umull	r1, r3, r3, r2
 800d09a:	095b      	lsrs	r3, r3, #5
 800d09c:	2164      	movs	r1, #100	; 0x64
 800d09e:	fb01 f303 	mul.w	r3, r1, r3
 800d0a2:	1ad3      	subs	r3, r2, r3
 800d0a4:	00db      	lsls	r3, r3, #3
 800d0a6:	3332      	adds	r3, #50	; 0x32
 800d0a8:	4a27      	ldr	r2, [pc, #156]	; (800d148 <UART_SetConfig+0x384>)
 800d0aa:	fba2 2303 	umull	r2, r3, r2, r3
 800d0ae:	095b      	lsrs	r3, r3, #5
 800d0b0:	005b      	lsls	r3, r3, #1
 800d0b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d0b6:	4498      	add	r8, r3
 800d0b8:	68bb      	ldr	r3, [r7, #8]
 800d0ba:	461d      	mov	r5, r3
 800d0bc:	f04f 0600 	mov.w	r6, #0
 800d0c0:	46a9      	mov	r9, r5
 800d0c2:	46b2      	mov	sl, r6
 800d0c4:	eb19 0309 	adds.w	r3, r9, r9
 800d0c8:	eb4a 040a 	adc.w	r4, sl, sl
 800d0cc:	4699      	mov	r9, r3
 800d0ce:	46a2      	mov	sl, r4
 800d0d0:	eb19 0905 	adds.w	r9, r9, r5
 800d0d4:	eb4a 0a06 	adc.w	sl, sl, r6
 800d0d8:	f04f 0100 	mov.w	r1, #0
 800d0dc:	f04f 0200 	mov.w	r2, #0
 800d0e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d0e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d0e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d0ec:	4689      	mov	r9, r1
 800d0ee:	4692      	mov	sl, r2
 800d0f0:	eb19 0005 	adds.w	r0, r9, r5
 800d0f4:	eb4a 0106 	adc.w	r1, sl, r6
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	685b      	ldr	r3, [r3, #4]
 800d0fc:	461d      	mov	r5, r3
 800d0fe:	f04f 0600 	mov.w	r6, #0
 800d102:	196b      	adds	r3, r5, r5
 800d104:	eb46 0406 	adc.w	r4, r6, r6
 800d108:	461a      	mov	r2, r3
 800d10a:	4623      	mov	r3, r4
 800d10c:	f7f3 fdd4 	bl	8000cb8 <__aeabi_uldivmod>
 800d110:	4603      	mov	r3, r0
 800d112:	460c      	mov	r4, r1
 800d114:	461a      	mov	r2, r3
 800d116:	4b0c      	ldr	r3, [pc, #48]	; (800d148 <UART_SetConfig+0x384>)
 800d118:	fba3 1302 	umull	r1, r3, r3, r2
 800d11c:	095b      	lsrs	r3, r3, #5
 800d11e:	2164      	movs	r1, #100	; 0x64
 800d120:	fb01 f303 	mul.w	r3, r1, r3
 800d124:	1ad3      	subs	r3, r2, r3
 800d126:	00db      	lsls	r3, r3, #3
 800d128:	3332      	adds	r3, #50	; 0x32
 800d12a:	4a07      	ldr	r2, [pc, #28]	; (800d148 <UART_SetConfig+0x384>)
 800d12c:	fba2 2303 	umull	r2, r3, r2, r3
 800d130:	095b      	lsrs	r3, r3, #5
 800d132:	f003 0207 	and.w	r2, r3, #7
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	4442      	add	r2, r8
 800d13c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d13e:	e1b2      	b.n	800d4a6 <UART_SetConfig+0x6e2>
 800d140:	40011000 	.word	0x40011000
 800d144:	40011400 	.word	0x40011400
 800d148:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	4ad7      	ldr	r2, [pc, #860]	; (800d4b0 <UART_SetConfig+0x6ec>)
 800d152:	4293      	cmp	r3, r2
 800d154:	d005      	beq.n	800d162 <UART_SetConfig+0x39e>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	4ad6      	ldr	r2, [pc, #856]	; (800d4b4 <UART_SetConfig+0x6f0>)
 800d15c:	4293      	cmp	r3, r2
 800d15e:	f040 80d1 	bne.w	800d304 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d162:	f7fc fa41 	bl	80095e8 <HAL_RCC_GetPCLK2Freq>
 800d166:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d168:	68bb      	ldr	r3, [r7, #8]
 800d16a:	469a      	mov	sl, r3
 800d16c:	f04f 0b00 	mov.w	fp, #0
 800d170:	46d0      	mov	r8, sl
 800d172:	46d9      	mov	r9, fp
 800d174:	eb18 0308 	adds.w	r3, r8, r8
 800d178:	eb49 0409 	adc.w	r4, r9, r9
 800d17c:	4698      	mov	r8, r3
 800d17e:	46a1      	mov	r9, r4
 800d180:	eb18 080a 	adds.w	r8, r8, sl
 800d184:	eb49 090b 	adc.w	r9, r9, fp
 800d188:	f04f 0100 	mov.w	r1, #0
 800d18c:	f04f 0200 	mov.w	r2, #0
 800d190:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d194:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d198:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d19c:	4688      	mov	r8, r1
 800d19e:	4691      	mov	r9, r2
 800d1a0:	eb1a 0508 	adds.w	r5, sl, r8
 800d1a4:	eb4b 0609 	adc.w	r6, fp, r9
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	685b      	ldr	r3, [r3, #4]
 800d1ac:	4619      	mov	r1, r3
 800d1ae:	f04f 0200 	mov.w	r2, #0
 800d1b2:	f04f 0300 	mov.w	r3, #0
 800d1b6:	f04f 0400 	mov.w	r4, #0
 800d1ba:	0094      	lsls	r4, r2, #2
 800d1bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d1c0:	008b      	lsls	r3, r1, #2
 800d1c2:	461a      	mov	r2, r3
 800d1c4:	4623      	mov	r3, r4
 800d1c6:	4628      	mov	r0, r5
 800d1c8:	4631      	mov	r1, r6
 800d1ca:	f7f3 fd75 	bl	8000cb8 <__aeabi_uldivmod>
 800d1ce:	4603      	mov	r3, r0
 800d1d0:	460c      	mov	r4, r1
 800d1d2:	461a      	mov	r2, r3
 800d1d4:	4bb8      	ldr	r3, [pc, #736]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d1d6:	fba3 2302 	umull	r2, r3, r3, r2
 800d1da:	095b      	lsrs	r3, r3, #5
 800d1dc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d1e0:	68bb      	ldr	r3, [r7, #8]
 800d1e2:	469b      	mov	fp, r3
 800d1e4:	f04f 0c00 	mov.w	ip, #0
 800d1e8:	46d9      	mov	r9, fp
 800d1ea:	46e2      	mov	sl, ip
 800d1ec:	eb19 0309 	adds.w	r3, r9, r9
 800d1f0:	eb4a 040a 	adc.w	r4, sl, sl
 800d1f4:	4699      	mov	r9, r3
 800d1f6:	46a2      	mov	sl, r4
 800d1f8:	eb19 090b 	adds.w	r9, r9, fp
 800d1fc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d200:	f04f 0100 	mov.w	r1, #0
 800d204:	f04f 0200 	mov.w	r2, #0
 800d208:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d20c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d210:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d214:	4689      	mov	r9, r1
 800d216:	4692      	mov	sl, r2
 800d218:	eb1b 0509 	adds.w	r5, fp, r9
 800d21c:	eb4c 060a 	adc.w	r6, ip, sl
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	685b      	ldr	r3, [r3, #4]
 800d224:	4619      	mov	r1, r3
 800d226:	f04f 0200 	mov.w	r2, #0
 800d22a:	f04f 0300 	mov.w	r3, #0
 800d22e:	f04f 0400 	mov.w	r4, #0
 800d232:	0094      	lsls	r4, r2, #2
 800d234:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d238:	008b      	lsls	r3, r1, #2
 800d23a:	461a      	mov	r2, r3
 800d23c:	4623      	mov	r3, r4
 800d23e:	4628      	mov	r0, r5
 800d240:	4631      	mov	r1, r6
 800d242:	f7f3 fd39 	bl	8000cb8 <__aeabi_uldivmod>
 800d246:	4603      	mov	r3, r0
 800d248:	460c      	mov	r4, r1
 800d24a:	461a      	mov	r2, r3
 800d24c:	4b9a      	ldr	r3, [pc, #616]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d24e:	fba3 1302 	umull	r1, r3, r3, r2
 800d252:	095b      	lsrs	r3, r3, #5
 800d254:	2164      	movs	r1, #100	; 0x64
 800d256:	fb01 f303 	mul.w	r3, r1, r3
 800d25a:	1ad3      	subs	r3, r2, r3
 800d25c:	011b      	lsls	r3, r3, #4
 800d25e:	3332      	adds	r3, #50	; 0x32
 800d260:	4a95      	ldr	r2, [pc, #596]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d262:	fba2 2303 	umull	r2, r3, r2, r3
 800d266:	095b      	lsrs	r3, r3, #5
 800d268:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d26c:	4498      	add	r8, r3
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	469b      	mov	fp, r3
 800d272:	f04f 0c00 	mov.w	ip, #0
 800d276:	46d9      	mov	r9, fp
 800d278:	46e2      	mov	sl, ip
 800d27a:	eb19 0309 	adds.w	r3, r9, r9
 800d27e:	eb4a 040a 	adc.w	r4, sl, sl
 800d282:	4699      	mov	r9, r3
 800d284:	46a2      	mov	sl, r4
 800d286:	eb19 090b 	adds.w	r9, r9, fp
 800d28a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d28e:	f04f 0100 	mov.w	r1, #0
 800d292:	f04f 0200 	mov.w	r2, #0
 800d296:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d29a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d29e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d2a2:	4689      	mov	r9, r1
 800d2a4:	4692      	mov	sl, r2
 800d2a6:	eb1b 0509 	adds.w	r5, fp, r9
 800d2aa:	eb4c 060a 	adc.w	r6, ip, sl
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	685b      	ldr	r3, [r3, #4]
 800d2b2:	4619      	mov	r1, r3
 800d2b4:	f04f 0200 	mov.w	r2, #0
 800d2b8:	f04f 0300 	mov.w	r3, #0
 800d2bc:	f04f 0400 	mov.w	r4, #0
 800d2c0:	0094      	lsls	r4, r2, #2
 800d2c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d2c6:	008b      	lsls	r3, r1, #2
 800d2c8:	461a      	mov	r2, r3
 800d2ca:	4623      	mov	r3, r4
 800d2cc:	4628      	mov	r0, r5
 800d2ce:	4631      	mov	r1, r6
 800d2d0:	f7f3 fcf2 	bl	8000cb8 <__aeabi_uldivmod>
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	460c      	mov	r4, r1
 800d2d8:	461a      	mov	r2, r3
 800d2da:	4b77      	ldr	r3, [pc, #476]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d2dc:	fba3 1302 	umull	r1, r3, r3, r2
 800d2e0:	095b      	lsrs	r3, r3, #5
 800d2e2:	2164      	movs	r1, #100	; 0x64
 800d2e4:	fb01 f303 	mul.w	r3, r1, r3
 800d2e8:	1ad3      	subs	r3, r2, r3
 800d2ea:	011b      	lsls	r3, r3, #4
 800d2ec:	3332      	adds	r3, #50	; 0x32
 800d2ee:	4a72      	ldr	r2, [pc, #456]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d2f0:	fba2 2303 	umull	r2, r3, r2, r3
 800d2f4:	095b      	lsrs	r3, r3, #5
 800d2f6:	f003 020f 	and.w	r2, r3, #15
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	4442      	add	r2, r8
 800d300:	609a      	str	r2, [r3, #8]
 800d302:	e0d0      	b.n	800d4a6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d304:	f7fc f95c 	bl	80095c0 <HAL_RCC_GetPCLK1Freq>
 800d308:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d30a:	68bb      	ldr	r3, [r7, #8]
 800d30c:	469a      	mov	sl, r3
 800d30e:	f04f 0b00 	mov.w	fp, #0
 800d312:	46d0      	mov	r8, sl
 800d314:	46d9      	mov	r9, fp
 800d316:	eb18 0308 	adds.w	r3, r8, r8
 800d31a:	eb49 0409 	adc.w	r4, r9, r9
 800d31e:	4698      	mov	r8, r3
 800d320:	46a1      	mov	r9, r4
 800d322:	eb18 080a 	adds.w	r8, r8, sl
 800d326:	eb49 090b 	adc.w	r9, r9, fp
 800d32a:	f04f 0100 	mov.w	r1, #0
 800d32e:	f04f 0200 	mov.w	r2, #0
 800d332:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d336:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d33a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d33e:	4688      	mov	r8, r1
 800d340:	4691      	mov	r9, r2
 800d342:	eb1a 0508 	adds.w	r5, sl, r8
 800d346:	eb4b 0609 	adc.w	r6, fp, r9
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	4619      	mov	r1, r3
 800d350:	f04f 0200 	mov.w	r2, #0
 800d354:	f04f 0300 	mov.w	r3, #0
 800d358:	f04f 0400 	mov.w	r4, #0
 800d35c:	0094      	lsls	r4, r2, #2
 800d35e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d362:	008b      	lsls	r3, r1, #2
 800d364:	461a      	mov	r2, r3
 800d366:	4623      	mov	r3, r4
 800d368:	4628      	mov	r0, r5
 800d36a:	4631      	mov	r1, r6
 800d36c:	f7f3 fca4 	bl	8000cb8 <__aeabi_uldivmod>
 800d370:	4603      	mov	r3, r0
 800d372:	460c      	mov	r4, r1
 800d374:	461a      	mov	r2, r3
 800d376:	4b50      	ldr	r3, [pc, #320]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d378:	fba3 2302 	umull	r2, r3, r3, r2
 800d37c:	095b      	lsrs	r3, r3, #5
 800d37e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	469b      	mov	fp, r3
 800d386:	f04f 0c00 	mov.w	ip, #0
 800d38a:	46d9      	mov	r9, fp
 800d38c:	46e2      	mov	sl, ip
 800d38e:	eb19 0309 	adds.w	r3, r9, r9
 800d392:	eb4a 040a 	adc.w	r4, sl, sl
 800d396:	4699      	mov	r9, r3
 800d398:	46a2      	mov	sl, r4
 800d39a:	eb19 090b 	adds.w	r9, r9, fp
 800d39e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d3a2:	f04f 0100 	mov.w	r1, #0
 800d3a6:	f04f 0200 	mov.w	r2, #0
 800d3aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d3ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d3b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d3b6:	4689      	mov	r9, r1
 800d3b8:	4692      	mov	sl, r2
 800d3ba:	eb1b 0509 	adds.w	r5, fp, r9
 800d3be:	eb4c 060a 	adc.w	r6, ip, sl
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	685b      	ldr	r3, [r3, #4]
 800d3c6:	4619      	mov	r1, r3
 800d3c8:	f04f 0200 	mov.w	r2, #0
 800d3cc:	f04f 0300 	mov.w	r3, #0
 800d3d0:	f04f 0400 	mov.w	r4, #0
 800d3d4:	0094      	lsls	r4, r2, #2
 800d3d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d3da:	008b      	lsls	r3, r1, #2
 800d3dc:	461a      	mov	r2, r3
 800d3de:	4623      	mov	r3, r4
 800d3e0:	4628      	mov	r0, r5
 800d3e2:	4631      	mov	r1, r6
 800d3e4:	f7f3 fc68 	bl	8000cb8 <__aeabi_uldivmod>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	460c      	mov	r4, r1
 800d3ec:	461a      	mov	r2, r3
 800d3ee:	4b32      	ldr	r3, [pc, #200]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d3f0:	fba3 1302 	umull	r1, r3, r3, r2
 800d3f4:	095b      	lsrs	r3, r3, #5
 800d3f6:	2164      	movs	r1, #100	; 0x64
 800d3f8:	fb01 f303 	mul.w	r3, r1, r3
 800d3fc:	1ad3      	subs	r3, r2, r3
 800d3fe:	011b      	lsls	r3, r3, #4
 800d400:	3332      	adds	r3, #50	; 0x32
 800d402:	4a2d      	ldr	r2, [pc, #180]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d404:	fba2 2303 	umull	r2, r3, r2, r3
 800d408:	095b      	lsrs	r3, r3, #5
 800d40a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d40e:	4498      	add	r8, r3
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	469b      	mov	fp, r3
 800d414:	f04f 0c00 	mov.w	ip, #0
 800d418:	46d9      	mov	r9, fp
 800d41a:	46e2      	mov	sl, ip
 800d41c:	eb19 0309 	adds.w	r3, r9, r9
 800d420:	eb4a 040a 	adc.w	r4, sl, sl
 800d424:	4699      	mov	r9, r3
 800d426:	46a2      	mov	sl, r4
 800d428:	eb19 090b 	adds.w	r9, r9, fp
 800d42c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d430:	f04f 0100 	mov.w	r1, #0
 800d434:	f04f 0200 	mov.w	r2, #0
 800d438:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d43c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d440:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d444:	4689      	mov	r9, r1
 800d446:	4692      	mov	sl, r2
 800d448:	eb1b 0509 	adds.w	r5, fp, r9
 800d44c:	eb4c 060a 	adc.w	r6, ip, sl
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	685b      	ldr	r3, [r3, #4]
 800d454:	4619      	mov	r1, r3
 800d456:	f04f 0200 	mov.w	r2, #0
 800d45a:	f04f 0300 	mov.w	r3, #0
 800d45e:	f04f 0400 	mov.w	r4, #0
 800d462:	0094      	lsls	r4, r2, #2
 800d464:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d468:	008b      	lsls	r3, r1, #2
 800d46a:	461a      	mov	r2, r3
 800d46c:	4623      	mov	r3, r4
 800d46e:	4628      	mov	r0, r5
 800d470:	4631      	mov	r1, r6
 800d472:	f7f3 fc21 	bl	8000cb8 <__aeabi_uldivmod>
 800d476:	4603      	mov	r3, r0
 800d478:	460c      	mov	r4, r1
 800d47a:	461a      	mov	r2, r3
 800d47c:	4b0e      	ldr	r3, [pc, #56]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d47e:	fba3 1302 	umull	r1, r3, r3, r2
 800d482:	095b      	lsrs	r3, r3, #5
 800d484:	2164      	movs	r1, #100	; 0x64
 800d486:	fb01 f303 	mul.w	r3, r1, r3
 800d48a:	1ad3      	subs	r3, r2, r3
 800d48c:	011b      	lsls	r3, r3, #4
 800d48e:	3332      	adds	r3, #50	; 0x32
 800d490:	4a09      	ldr	r2, [pc, #36]	; (800d4b8 <UART_SetConfig+0x6f4>)
 800d492:	fba2 2303 	umull	r2, r3, r2, r3
 800d496:	095b      	lsrs	r3, r3, #5
 800d498:	f003 020f 	and.w	r2, r3, #15
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	4442      	add	r2, r8
 800d4a2:	609a      	str	r2, [r3, #8]
}
 800d4a4:	e7ff      	b.n	800d4a6 <UART_SetConfig+0x6e2>
 800d4a6:	bf00      	nop
 800d4a8:	3714      	adds	r7, #20
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4b0:	40011000 	.word	0x40011000
 800d4b4:	40011400 	.word	0x40011400
 800d4b8:	51eb851f 	.word	0x51eb851f

0800d4bc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800d4bc:	b084      	sub	sp, #16
 800d4be:	b480      	push	{r7}
 800d4c0:	b085      	sub	sp, #20
 800d4c2:	af00      	add	r7, sp, #0
 800d4c4:	6078      	str	r0, [r7, #4]
 800d4c6:	f107 001c 	add.w	r0, r7, #28
 800d4ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d4d2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d4d4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d4d6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800d4da:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d4dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800d4de:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d4e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800d4e2:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d4e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800d4e6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d4e8:	68fa      	ldr	r2, [r7, #12]
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	685b      	ldr	r3, [r3, #4]
 800d4f2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800d4f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d4fa:	68fa      	ldr	r2, [r7, #12]
 800d4fc:	431a      	orrs	r2, r3
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d502:	2300      	movs	r3, #0
}
 800d504:	4618      	mov	r0, r3
 800d506:	3714      	adds	r7, #20
 800d508:	46bd      	mov	sp, r7
 800d50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50e:	b004      	add	sp, #16
 800d510:	4770      	bx	lr

0800d512 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800d512:	b480      	push	{r7}
 800d514:	b083      	sub	sp, #12
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800d520:	4618      	mov	r0, r3
 800d522:	370c      	adds	r7, #12
 800d524:	46bd      	mov	sp, r7
 800d526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52a:	4770      	bx	lr

0800d52c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800d52c:	b480      	push	{r7}
 800d52e:	b083      	sub	sp, #12
 800d530:	af00      	add	r7, sp, #0
 800d532:	6078      	str	r0, [r7, #4]
 800d534:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	681a      	ldr	r2, [r3, #0]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d540:	2300      	movs	r3, #0
}
 800d542:	4618      	mov	r0, r3
 800d544:	370c      	adds	r7, #12
 800d546:	46bd      	mov	sp, r7
 800d548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54c:	4770      	bx	lr

0800d54e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800d54e:	b580      	push	{r7, lr}
 800d550:	b082      	sub	sp, #8
 800d552:	af00      	add	r7, sp, #0
 800d554:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	2203      	movs	r2, #3
 800d55a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800d55c:	2002      	movs	r0, #2
 800d55e:	f7f9 fbc5 	bl	8006cec <HAL_Delay>
  
  return HAL_OK;
 800d562:	2300      	movs	r3, #0
}
 800d564:	4618      	mov	r0, r3
 800d566:	3708      	adds	r7, #8
 800d568:	46bd      	mov	sp, r7
 800d56a:	bd80      	pop	{r7, pc}

0800d56c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800d56c:	b480      	push	{r7}
 800d56e:	b083      	sub	sp, #12
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	f003 0303 	and.w	r3, r3, #3
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	370c      	adds	r7, #12
 800d580:	46bd      	mov	sp, r7
 800d582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d586:	4770      	bx	lr

0800d588 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800d588:	b480      	push	{r7}
 800d58a:	b085      	sub	sp, #20
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	6078      	str	r0, [r7, #4]
 800d590:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d592:	2300      	movs	r3, #0
 800d594:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	681a      	ldr	r2, [r3, #0]
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d5a6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d5ac:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d5b2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d5b4:	68fa      	ldr	r2, [r7, #12]
 800d5b6:	4313      	orrs	r3, r2
 800d5b8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	68db      	ldr	r3, [r3, #12]
 800d5be:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d5c2:	f023 030f 	bic.w	r3, r3, #15
 800d5c6:	68fa      	ldr	r2, [r7, #12]
 800d5c8:	431a      	orrs	r2, r3
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d5ce:	2300      	movs	r3, #0
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	3714      	adds	r7, #20
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5da:	4770      	bx	lr

0800d5dc <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b083      	sub	sp, #12
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	691b      	ldr	r3, [r3, #16]
 800d5e8:	b2db      	uxtb	r3, r3
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	370c      	adds	r7, #12
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f4:	4770      	bx	lr

0800d5f6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800d5f6:	b480      	push	{r7}
 800d5f8:	b085      	sub	sp, #20
 800d5fa:	af00      	add	r7, sp, #0
 800d5fc:	6078      	str	r0, [r7, #4]
 800d5fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	3314      	adds	r3, #20
 800d604:	461a      	mov	r2, r3
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	4413      	add	r3, r2
 800d60a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	681b      	ldr	r3, [r3, #0]
}  
 800d610:	4618      	mov	r0, r3
 800d612:	3714      	adds	r7, #20
 800d614:	46bd      	mov	sp, r7
 800d616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61a:	4770      	bx	lr

0800d61c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800d61c:	b480      	push	{r7}
 800d61e:	b085      	sub	sp, #20
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
 800d624:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d626:	2300      	movs	r3, #0
 800d628:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	681a      	ldr	r2, [r3, #0]
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	685a      	ldr	r2, [r3, #4]
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d63a:	683b      	ldr	r3, [r7, #0]
 800d63c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d642:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d648:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d64e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d650:	68fa      	ldr	r2, [r7, #12]
 800d652:	4313      	orrs	r3, r2
 800d654:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d65a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	431a      	orrs	r2, r3
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800d666:	2300      	movs	r3, #0

}
 800d668:	4618      	mov	r0, r3
 800d66a:	3714      	adds	r7, #20
 800d66c:	46bd      	mov	sp, r7
 800d66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d672:	4770      	bx	lr

0800d674 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b088      	sub	sp, #32
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
 800d67c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d682:	2310      	movs	r3, #16
 800d684:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d686:	2340      	movs	r3, #64	; 0x40
 800d688:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d68a:	2300      	movs	r3, #0
 800d68c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d68e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d692:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d694:	f107 0308 	add.w	r3, r7, #8
 800d698:	4619      	mov	r1, r3
 800d69a:	6878      	ldr	r0, [r7, #4]
 800d69c:	f7ff ff74 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800d6a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d6a4:	2110      	movs	r1, #16
 800d6a6:	6878      	ldr	r0, [r7, #4]
 800d6a8:	f000 fa40 	bl	800db2c <SDMMC_GetCmdResp1>
 800d6ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d6ae:	69fb      	ldr	r3, [r7, #28]
}
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	3720      	adds	r7, #32
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b088      	sub	sp, #32
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d6c6:	2311      	movs	r3, #17
 800d6c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d6ca:	2340      	movs	r3, #64	; 0x40
 800d6cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d6d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d6d8:	f107 0308 	add.w	r3, r7, #8
 800d6dc:	4619      	mov	r1, r3
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f7ff ff52 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d6e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800d6e8:	2111      	movs	r1, #17
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f000 fa1e 	bl	800db2c <SDMMC_GetCmdResp1>
 800d6f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d6f2:	69fb      	ldr	r3, [r7, #28]
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3720      	adds	r7, #32
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}

0800d6fc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b088      	sub	sp, #32
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
 800d704:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d70a:	2312      	movs	r3, #18
 800d70c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d70e:	2340      	movs	r3, #64	; 0x40
 800d710:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d712:	2300      	movs	r3, #0
 800d714:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d716:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d71a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d71c:	f107 0308 	add.w	r3, r7, #8
 800d720:	4619      	mov	r1, r3
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	f7ff ff30 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d728:	f241 3288 	movw	r2, #5000	; 0x1388
 800d72c:	2112      	movs	r1, #18
 800d72e:	6878      	ldr	r0, [r7, #4]
 800d730:	f000 f9fc 	bl	800db2c <SDMMC_GetCmdResp1>
 800d734:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d736:	69fb      	ldr	r3, [r7, #28]
}
 800d738:	4618      	mov	r0, r3
 800d73a:	3720      	adds	r7, #32
 800d73c:	46bd      	mov	sp, r7
 800d73e:	bd80      	pop	{r7, pc}

0800d740 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b088      	sub	sp, #32
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
 800d748:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d74e:	2318      	movs	r3, #24
 800d750:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d752:	2340      	movs	r3, #64	; 0x40
 800d754:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d756:	2300      	movs	r3, #0
 800d758:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d75a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d75e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d760:	f107 0308 	add.w	r3, r7, #8
 800d764:	4619      	mov	r1, r3
 800d766:	6878      	ldr	r0, [r7, #4]
 800d768:	f7ff ff0e 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d76c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d770:	2118      	movs	r1, #24
 800d772:	6878      	ldr	r0, [r7, #4]
 800d774:	f000 f9da 	bl	800db2c <SDMMC_GetCmdResp1>
 800d778:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d77a:	69fb      	ldr	r3, [r7, #28]
}
 800d77c:	4618      	mov	r0, r3
 800d77e:	3720      	adds	r7, #32
 800d780:	46bd      	mov	sp, r7
 800d782:	bd80      	pop	{r7, pc}

0800d784 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b088      	sub	sp, #32
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
 800d78c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d792:	2319      	movs	r3, #25
 800d794:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d796:	2340      	movs	r3, #64	; 0x40
 800d798:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d79a:	2300      	movs	r3, #0
 800d79c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d79e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d7a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d7a4:	f107 0308 	add.w	r3, r7, #8
 800d7a8:	4619      	mov	r1, r3
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f7ff feec 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d7b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d7b4:	2119      	movs	r1, #25
 800d7b6:	6878      	ldr	r0, [r7, #4]
 800d7b8:	f000 f9b8 	bl	800db2c <SDMMC_GetCmdResp1>
 800d7bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d7be:	69fb      	ldr	r3, [r7, #28]
}
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	3720      	adds	r7, #32
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	bd80      	pop	{r7, pc}

0800d7c8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b088      	sub	sp, #32
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d7d4:	230c      	movs	r3, #12
 800d7d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d7d8:	2340      	movs	r3, #64	; 0x40
 800d7da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d7dc:	2300      	movs	r3, #0
 800d7de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d7e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d7e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d7e6:	f107 0308 	add.w	r3, r7, #8
 800d7ea:	4619      	mov	r1, r3
 800d7ec:	6878      	ldr	r0, [r7, #4]
 800d7ee:	f7ff fecb 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800d7f2:	4a05      	ldr	r2, [pc, #20]	; (800d808 <SDMMC_CmdStopTransfer+0x40>)
 800d7f4:	210c      	movs	r1, #12
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f000 f998 	bl	800db2c <SDMMC_GetCmdResp1>
 800d7fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d7fe:	69fb      	ldr	r3, [r7, #28]
}
 800d800:	4618      	mov	r0, r3
 800d802:	3720      	adds	r7, #32
 800d804:	46bd      	mov	sp, r7
 800d806:	bd80      	pop	{r7, pc}
 800d808:	05f5e100 	.word	0x05f5e100

0800d80c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b08a      	sub	sp, #40	; 0x28
 800d810:	af00      	add	r7, sp, #0
 800d812:	60f8      	str	r0, [r7, #12]
 800d814:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d81c:	2307      	movs	r3, #7
 800d81e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d820:	2340      	movs	r3, #64	; 0x40
 800d822:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d824:	2300      	movs	r3, #0
 800d826:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d828:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d82c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d82e:	f107 0310 	add.w	r3, r7, #16
 800d832:	4619      	mov	r1, r3
 800d834:	68f8      	ldr	r0, [r7, #12]
 800d836:	f7ff fea7 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800d83a:	f241 3288 	movw	r2, #5000	; 0x1388
 800d83e:	2107      	movs	r1, #7
 800d840:	68f8      	ldr	r0, [r7, #12]
 800d842:	f000 f973 	bl	800db2c <SDMMC_GetCmdResp1>
 800d846:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800d848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3728      	adds	r7, #40	; 0x28
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}

0800d852 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800d852:	b580      	push	{r7, lr}
 800d854:	b088      	sub	sp, #32
 800d856:	af00      	add	r7, sp, #0
 800d858:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d85a:	2300      	movs	r3, #0
 800d85c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d85e:	2300      	movs	r3, #0
 800d860:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800d862:	2300      	movs	r3, #0
 800d864:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d866:	2300      	movs	r3, #0
 800d868:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d86a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d86e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d870:	f107 0308 	add.w	r3, r7, #8
 800d874:	4619      	mov	r1, r3
 800d876:	6878      	ldr	r0, [r7, #4]
 800d878:	f7ff fe86 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f000 f92d 	bl	800dadc <SDMMC_GetCmdError>
 800d882:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d884:	69fb      	ldr	r3, [r7, #28]
}
 800d886:	4618      	mov	r0, r3
 800d888:	3720      	adds	r7, #32
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bd80      	pop	{r7, pc}

0800d88e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800d88e:	b580      	push	{r7, lr}
 800d890:	b088      	sub	sp, #32
 800d892:	af00      	add	r7, sp, #0
 800d894:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d896:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800d89a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d89c:	2308      	movs	r3, #8
 800d89e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d8a0:	2340      	movs	r3, #64	; 0x40
 800d8a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d8a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d8ae:	f107 0308 	add.w	r3, r7, #8
 800d8b2:	4619      	mov	r1, r3
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f7ff fe67 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f000 fb16 	bl	800deec <SDMMC_GetCmdResp7>
 800d8c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8c2:	69fb      	ldr	r3, [r7, #28]
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	3720      	adds	r7, #32
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	bd80      	pop	{r7, pc}

0800d8cc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b088      	sub	sp, #32
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]
 800d8d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d8da:	2337      	movs	r3, #55	; 0x37
 800d8dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d8de:	2340      	movs	r3, #64	; 0x40
 800d8e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d8e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d8ec:	f107 0308 	add.w	r3, r7, #8
 800d8f0:	4619      	mov	r1, r3
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f7ff fe48 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800d8f8:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8fc:	2137      	movs	r1, #55	; 0x37
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f000 f914 	bl	800db2c <SDMMC_GetCmdResp1>
 800d904:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d906:	69fb      	ldr	r3, [r7, #28]
}
 800d908:	4618      	mov	r0, r3
 800d90a:	3720      	adds	r7, #32
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}

0800d910 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b088      	sub	sp, #32
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
 800d918:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d920:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d924:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800d926:	2329      	movs	r3, #41	; 0x29
 800d928:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d92a:	2340      	movs	r3, #64	; 0x40
 800d92c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d92e:	2300      	movs	r3, #0
 800d930:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d932:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d936:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d938:	f107 0308 	add.w	r3, r7, #8
 800d93c:	4619      	mov	r1, r3
 800d93e:	6878      	ldr	r0, [r7, #4]
 800d940:	f7ff fe22 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800d944:	6878      	ldr	r0, [r7, #4]
 800d946:	f000 fa23 	bl	800dd90 <SDMMC_GetCmdResp3>
 800d94a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d94c:	69fb      	ldr	r3, [r7, #28]
}
 800d94e:	4618      	mov	r0, r3
 800d950:	3720      	adds	r7, #32
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}

0800d956 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800d956:	b580      	push	{r7, lr}
 800d958:	b088      	sub	sp, #32
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
 800d95e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d960:	683b      	ldr	r3, [r7, #0]
 800d962:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800d964:	2306      	movs	r3, #6
 800d966:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d968:	2340      	movs	r3, #64	; 0x40
 800d96a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d96c:	2300      	movs	r3, #0
 800d96e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d970:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d974:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d976:	f107 0308 	add.w	r3, r7, #8
 800d97a:	4619      	mov	r1, r3
 800d97c:	6878      	ldr	r0, [r7, #4]
 800d97e:	f7ff fe03 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800d982:	f241 3288 	movw	r2, #5000	; 0x1388
 800d986:	2106      	movs	r1, #6
 800d988:	6878      	ldr	r0, [r7, #4]
 800d98a:	f000 f8cf 	bl	800db2c <SDMMC_GetCmdResp1>
 800d98e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d990:	69fb      	ldr	r3, [r7, #28]
}
 800d992:	4618      	mov	r0, r3
 800d994:	3720      	adds	r7, #32
 800d996:	46bd      	mov	sp, r7
 800d998:	bd80      	pop	{r7, pc}

0800d99a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800d99a:	b580      	push	{r7, lr}
 800d99c:	b088      	sub	sp, #32
 800d99e:	af00      	add	r7, sp, #0
 800d9a0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d9a6:	2333      	movs	r3, #51	; 0x33
 800d9a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d9aa:	2340      	movs	r3, #64	; 0x40
 800d9ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d9b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d9b8:	f107 0308 	add.w	r3, r7, #8
 800d9bc:	4619      	mov	r1, r3
 800d9be:	6878      	ldr	r0, [r7, #4]
 800d9c0:	f7ff fde2 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800d9c4:	f241 3288 	movw	r2, #5000	; 0x1388
 800d9c8:	2133      	movs	r1, #51	; 0x33
 800d9ca:	6878      	ldr	r0, [r7, #4]
 800d9cc:	f000 f8ae 	bl	800db2c <SDMMC_GetCmdResp1>
 800d9d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d9d2:	69fb      	ldr	r3, [r7, #28]
}
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	3720      	adds	r7, #32
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	bd80      	pop	{r7, pc}

0800d9dc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b088      	sub	sp, #32
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d9e8:	2302      	movs	r3, #2
 800d9ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800d9ec:	23c0      	movs	r3, #192	; 0xc0
 800d9ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d9f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d9fa:	f107 0308 	add.w	r3, r7, #8
 800d9fe:	4619      	mov	r1, r3
 800da00:	6878      	ldr	r0, [r7, #4]
 800da02:	f7ff fdc1 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f000 f97c 	bl	800dd04 <SDMMC_GetCmdResp2>
 800da0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da0e:	69fb      	ldr	r3, [r7, #28]
}
 800da10:	4618      	mov	r0, r3
 800da12:	3720      	adds	r7, #32
 800da14:	46bd      	mov	sp, r7
 800da16:	bd80      	pop	{r7, pc}

0800da18 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b088      	sub	sp, #32
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
 800da20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800da26:	2309      	movs	r3, #9
 800da28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800da2a:	23c0      	movs	r3, #192	; 0xc0
 800da2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da2e:	2300      	movs	r3, #0
 800da30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da38:	f107 0308 	add.w	r3, r7, #8
 800da3c:	4619      	mov	r1, r3
 800da3e:	6878      	ldr	r0, [r7, #4]
 800da40:	f7ff fda2 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800da44:	6878      	ldr	r0, [r7, #4]
 800da46:	f000 f95d 	bl	800dd04 <SDMMC_GetCmdResp2>
 800da4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da4c:	69fb      	ldr	r3, [r7, #28]
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3720      	adds	r7, #32
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b088      	sub	sp, #32
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
 800da5e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800da60:	2300      	movs	r3, #0
 800da62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800da64:	2303      	movs	r3, #3
 800da66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800da68:	2340      	movs	r3, #64	; 0x40
 800da6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da6c:	2300      	movs	r3, #0
 800da6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da76:	f107 0308 	add.w	r3, r7, #8
 800da7a:	4619      	mov	r1, r3
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f7ff fd83 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800da82:	683a      	ldr	r2, [r7, #0]
 800da84:	2103      	movs	r1, #3
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	f000 f9bc 	bl	800de04 <SDMMC_GetCmdResp6>
 800da8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da8e:	69fb      	ldr	r3, [r7, #28]
}
 800da90:	4618      	mov	r0, r3
 800da92:	3720      	adds	r7, #32
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}

0800da98 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b088      	sub	sp, #32
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800daa6:	230d      	movs	r3, #13
 800daa8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800daaa:	2340      	movs	r3, #64	; 0x40
 800daac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800daae:	2300      	movs	r3, #0
 800dab0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dab2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dab6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dab8:	f107 0308 	add.w	r3, r7, #8
 800dabc:	4619      	mov	r1, r3
 800dabe:	6878      	ldr	r0, [r7, #4]
 800dac0:	f7ff fd62 	bl	800d588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800dac4:	f241 3288 	movw	r2, #5000	; 0x1388
 800dac8:	210d      	movs	r1, #13
 800daca:	6878      	ldr	r0, [r7, #4]
 800dacc:	f000 f82e 	bl	800db2c <SDMMC_GetCmdResp1>
 800dad0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dad2:	69fb      	ldr	r3, [r7, #28]
}
 800dad4:	4618      	mov	r0, r3
 800dad6:	3720      	adds	r7, #32
 800dad8:	46bd      	mov	sp, r7
 800dada:	bd80      	pop	{r7, pc}

0800dadc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800dadc:	b490      	push	{r4, r7}
 800dade:	b082      	sub	sp, #8
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dae4:	4b0f      	ldr	r3, [pc, #60]	; (800db24 <SDMMC_GetCmdError+0x48>)
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4a0f      	ldr	r2, [pc, #60]	; (800db28 <SDMMC_GetCmdError+0x4c>)
 800daea:	fba2 2303 	umull	r2, r3, r2, r3
 800daee:	0a5b      	lsrs	r3, r3, #9
 800daf0:	f241 3288 	movw	r2, #5000	; 0x1388
 800daf4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800daf8:	4623      	mov	r3, r4
 800dafa:	1e5c      	subs	r4, r3, #1
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d102      	bne.n	800db06 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800db00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800db04:	e009      	b.n	800db1a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d0f2      	beq.n	800daf8 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	22c5      	movs	r2, #197	; 0xc5
 800db16:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800db18:	2300      	movs	r3, #0
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3708      	adds	r7, #8
 800db1e:	46bd      	mov	sp, r7
 800db20:	bc90      	pop	{r4, r7}
 800db22:	4770      	bx	lr
 800db24:	20000000 	.word	0x20000000
 800db28:	10624dd3 	.word	0x10624dd3

0800db2c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800db2c:	b590      	push	{r4, r7, lr}
 800db2e:	b087      	sub	sp, #28
 800db30:	af00      	add	r7, sp, #0
 800db32:	60f8      	str	r0, [r7, #12]
 800db34:	460b      	mov	r3, r1
 800db36:	607a      	str	r2, [r7, #4]
 800db38:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800db3a:	4b6f      	ldr	r3, [pc, #444]	; (800dcf8 <SDMMC_GetCmdResp1+0x1cc>)
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	4a6f      	ldr	r2, [pc, #444]	; (800dcfc <SDMMC_GetCmdResp1+0x1d0>)
 800db40:	fba2 2303 	umull	r2, r3, r2, r3
 800db44:	0a5b      	lsrs	r3, r3, #9
 800db46:	687a      	ldr	r2, [r7, #4]
 800db48:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800db4c:	4623      	mov	r3, r4
 800db4e:	1e5c      	subs	r4, r3, #1
 800db50:	2b00      	cmp	r3, #0
 800db52:	d102      	bne.n	800db5a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800db54:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800db58:	e0c9      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db5e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800db60:	697b      	ldr	r3, [r7, #20]
 800db62:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800db66:	2b00      	cmp	r3, #0
 800db68:	d0f0      	beq.n	800db4c <SDMMC_GetCmdResp1+0x20>
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800db70:	2b00      	cmp	r3, #0
 800db72:	d1eb      	bne.n	800db4c <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db78:	f003 0304 	and.w	r3, r3, #4
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d004      	beq.n	800db8a <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	2204      	movs	r2, #4
 800db84:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800db86:	2304      	movs	r3, #4
 800db88:	e0b1      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db8e:	f003 0301 	and.w	r3, r3, #1
 800db92:	2b00      	cmp	r3, #0
 800db94:	d004      	beq.n	800dba0 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	2201      	movs	r2, #1
 800db9a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800db9c:	2301      	movs	r3, #1
 800db9e:	e0a6      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	22c5      	movs	r2, #197	; 0xc5
 800dba4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800dba6:	68f8      	ldr	r0, [r7, #12]
 800dba8:	f7ff fd18 	bl	800d5dc <SDIO_GetCommandResponse>
 800dbac:	4603      	mov	r3, r0
 800dbae:	461a      	mov	r2, r3
 800dbb0:	7afb      	ldrb	r3, [r7, #11]
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	d001      	beq.n	800dbba <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	e099      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800dbba:	2100      	movs	r1, #0
 800dbbc:	68f8      	ldr	r0, [r7, #12]
 800dbbe:	f7ff fd1a 	bl	800d5f6 <SDIO_GetResponse>
 800dbc2:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800dbc4:	693a      	ldr	r2, [r7, #16]
 800dbc6:	4b4e      	ldr	r3, [pc, #312]	; (800dd00 <SDMMC_GetCmdResp1+0x1d4>)
 800dbc8:	4013      	ands	r3, r2
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d101      	bne.n	800dbd2 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	e08d      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800dbd2:	693b      	ldr	r3, [r7, #16]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	da02      	bge.n	800dbde <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800dbd8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800dbdc:	e087      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800dbde:	693b      	ldr	r3, [r7, #16]
 800dbe0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d001      	beq.n	800dbec <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800dbe8:	2340      	movs	r3, #64	; 0x40
 800dbea:	e080      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d001      	beq.n	800dbfa <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800dbf6:	2380      	movs	r3, #128	; 0x80
 800dbf8:	e079      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800dbfa:	693b      	ldr	r3, [r7, #16]
 800dbfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d002      	beq.n	800dc0a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800dc04:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dc08:	e071      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800dc0a:	693b      	ldr	r3, [r7, #16]
 800dc0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d002      	beq.n	800dc1a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800dc14:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dc18:	e069      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800dc1a:	693b      	ldr	r3, [r7, #16]
 800dc1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d002      	beq.n	800dc2a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800dc24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc28:	e061      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800dc2a:	693b      	ldr	r3, [r7, #16]
 800dc2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d002      	beq.n	800dc3a <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800dc34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dc38:	e059      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800dc3a:	693b      	ldr	r3, [r7, #16]
 800dc3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d002      	beq.n	800dc4a <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800dc44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dc48:	e051      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800dc4a:	693b      	ldr	r3, [r7, #16]
 800dc4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d002      	beq.n	800dc5a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800dc54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800dc58:	e049      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800dc5a:	693b      	ldr	r3, [r7, #16]
 800dc5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d002      	beq.n	800dc6a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800dc64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800dc68:	e041      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800dc6a:	693b      	ldr	r3, [r7, #16]
 800dc6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d002      	beq.n	800dc7a <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800dc74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dc78:	e039      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800dc7a:	693b      	ldr	r3, [r7, #16]
 800dc7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d002      	beq.n	800dc8a <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800dc84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dc88:	e031      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800dc8a:	693b      	ldr	r3, [r7, #16]
 800dc8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d002      	beq.n	800dc9a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800dc94:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800dc98:	e029      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800dc9a:	693b      	ldr	r3, [r7, #16]
 800dc9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d002      	beq.n	800dcaa <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800dca4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800dca8:	e021      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800dcaa:	693b      	ldr	r3, [r7, #16]
 800dcac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d002      	beq.n	800dcba <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800dcb4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800dcb8:	e019      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800dcba:	693b      	ldr	r3, [r7, #16]
 800dcbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d002      	beq.n	800dcca <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800dcc4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800dcc8:	e011      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800dcca:	693b      	ldr	r3, [r7, #16]
 800dccc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d002      	beq.n	800dcda <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800dcd4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800dcd8:	e009      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800dcda:	693b      	ldr	r3, [r7, #16]
 800dcdc:	f003 0308 	and.w	r3, r3, #8
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d002      	beq.n	800dcea <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800dce4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800dce8:	e001      	b.n	800dcee <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800dcea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	371c      	adds	r7, #28
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd90      	pop	{r4, r7, pc}
 800dcf6:	bf00      	nop
 800dcf8:	20000000 	.word	0x20000000
 800dcfc:	10624dd3 	.word	0x10624dd3
 800dd00:	fdffe008 	.word	0xfdffe008

0800dd04 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800dd04:	b490      	push	{r4, r7}
 800dd06:	b084      	sub	sp, #16
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dd0c:	4b1e      	ldr	r3, [pc, #120]	; (800dd88 <SDMMC_GetCmdResp2+0x84>)
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	4a1e      	ldr	r2, [pc, #120]	; (800dd8c <SDMMC_GetCmdResp2+0x88>)
 800dd12:	fba2 2303 	umull	r2, r3, r2, r3
 800dd16:	0a5b      	lsrs	r3, r3, #9
 800dd18:	f241 3288 	movw	r2, #5000	; 0x1388
 800dd1c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dd20:	4623      	mov	r3, r4
 800dd22:	1e5c      	subs	r4, r3, #1
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d102      	bne.n	800dd2e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dd28:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dd2c:	e026      	b.n	800dd7c <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd32:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d0f0      	beq.n	800dd20 <SDMMC_GetCmdResp2+0x1c>
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d1eb      	bne.n	800dd20 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd4c:	f003 0304 	and.w	r3, r3, #4
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d004      	beq.n	800dd5e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2204      	movs	r2, #4
 800dd58:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dd5a:	2304      	movs	r3, #4
 800dd5c:	e00e      	b.n	800dd7c <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd62:	f003 0301 	and.w	r3, r3, #1
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d004      	beq.n	800dd74 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2201      	movs	r2, #1
 800dd6e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd70:	2301      	movs	r3, #1
 800dd72:	e003      	b.n	800dd7c <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	22c5      	movs	r2, #197	; 0xc5
 800dd78:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800dd7a:	2300      	movs	r3, #0
}
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	3710      	adds	r7, #16
 800dd80:	46bd      	mov	sp, r7
 800dd82:	bc90      	pop	{r4, r7}
 800dd84:	4770      	bx	lr
 800dd86:	bf00      	nop
 800dd88:	20000000 	.word	0x20000000
 800dd8c:	10624dd3 	.word	0x10624dd3

0800dd90 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800dd90:	b490      	push	{r4, r7}
 800dd92:	b084      	sub	sp, #16
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dd98:	4b18      	ldr	r3, [pc, #96]	; (800ddfc <SDMMC_GetCmdResp3+0x6c>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	4a18      	ldr	r2, [pc, #96]	; (800de00 <SDMMC_GetCmdResp3+0x70>)
 800dd9e:	fba2 2303 	umull	r2, r3, r2, r3
 800dda2:	0a5b      	lsrs	r3, r3, #9
 800dda4:	f241 3288 	movw	r2, #5000	; 0x1388
 800dda8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ddac:	4623      	mov	r3, r4
 800ddae:	1e5c      	subs	r4, r3, #1
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d102      	bne.n	800ddba <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ddb4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ddb8:	e01b      	b.n	800ddf2 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddbe:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d0f0      	beq.n	800ddac <SDMMC_GetCmdResp3+0x1c>
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d1eb      	bne.n	800ddac <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddd8:	f003 0304 	and.w	r3, r3, #4
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d004      	beq.n	800ddea <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	2204      	movs	r2, #4
 800dde4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dde6:	2304      	movs	r3, #4
 800dde8:	e003      	b.n	800ddf2 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	22c5      	movs	r2, #197	; 0xc5
 800ddee:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ddf0:	2300      	movs	r3, #0
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3710      	adds	r7, #16
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bc90      	pop	{r4, r7}
 800ddfa:	4770      	bx	lr
 800ddfc:	20000000 	.word	0x20000000
 800de00:	10624dd3 	.word	0x10624dd3

0800de04 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800de04:	b590      	push	{r4, r7, lr}
 800de06:	b087      	sub	sp, #28
 800de08:	af00      	add	r7, sp, #0
 800de0a:	60f8      	str	r0, [r7, #12]
 800de0c:	460b      	mov	r3, r1
 800de0e:	607a      	str	r2, [r7, #4]
 800de10:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800de12:	4b34      	ldr	r3, [pc, #208]	; (800dee4 <SDMMC_GetCmdResp6+0xe0>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	4a34      	ldr	r2, [pc, #208]	; (800dee8 <SDMMC_GetCmdResp6+0xe4>)
 800de18:	fba2 2303 	umull	r2, r3, r2, r3
 800de1c:	0a5b      	lsrs	r3, r3, #9
 800de1e:	f241 3288 	movw	r2, #5000	; 0x1388
 800de22:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800de26:	4623      	mov	r3, r4
 800de28:	1e5c      	subs	r4, r3, #1
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d102      	bne.n	800de34 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800de2e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800de32:	e052      	b.n	800deda <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de38:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800de3a:	697b      	ldr	r3, [r7, #20]
 800de3c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800de40:	2b00      	cmp	r3, #0
 800de42:	d0f0      	beq.n	800de26 <SDMMC_GetCmdResp6+0x22>
 800de44:	697b      	ldr	r3, [r7, #20]
 800de46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d1eb      	bne.n	800de26 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de52:	f003 0304 	and.w	r3, r3, #4
 800de56:	2b00      	cmp	r3, #0
 800de58:	d004      	beq.n	800de64 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	2204      	movs	r2, #4
 800de5e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800de60:	2304      	movs	r3, #4
 800de62:	e03a      	b.n	800deda <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de68:	f003 0301 	and.w	r3, r3, #1
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d004      	beq.n	800de7a <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	2201      	movs	r2, #1
 800de74:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800de76:	2301      	movs	r3, #1
 800de78:	e02f      	b.n	800deda <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800de7a:	68f8      	ldr	r0, [r7, #12]
 800de7c:	f7ff fbae 	bl	800d5dc <SDIO_GetCommandResponse>
 800de80:	4603      	mov	r3, r0
 800de82:	461a      	mov	r2, r3
 800de84:	7afb      	ldrb	r3, [r7, #11]
 800de86:	4293      	cmp	r3, r2
 800de88:	d001      	beq.n	800de8e <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800de8a:	2301      	movs	r3, #1
 800de8c:	e025      	b.n	800deda <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	22c5      	movs	r2, #197	; 0xc5
 800de92:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800de94:	2100      	movs	r1, #0
 800de96:	68f8      	ldr	r0, [r7, #12]
 800de98:	f7ff fbad 	bl	800d5f6 <SDIO_GetResponse>
 800de9c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d106      	bne.n	800deb6 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800dea8:	693b      	ldr	r3, [r7, #16]
 800deaa:	0c1b      	lsrs	r3, r3, #16
 800deac:	b29a      	uxth	r2, r3
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800deb2:	2300      	movs	r3, #0
 800deb4:	e011      	b.n	800deda <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800deb6:	693b      	ldr	r3, [r7, #16]
 800deb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800debc:	2b00      	cmp	r3, #0
 800debe:	d002      	beq.n	800dec6 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800dec0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800dec4:	e009      	b.n	800deda <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800dec6:	693b      	ldr	r3, [r7, #16]
 800dec8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800decc:	2b00      	cmp	r3, #0
 800dece:	d002      	beq.n	800ded6 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ded0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ded4:	e001      	b.n	800deda <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ded6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800deda:	4618      	mov	r0, r3
 800dedc:	371c      	adds	r7, #28
 800dede:	46bd      	mov	sp, r7
 800dee0:	bd90      	pop	{r4, r7, pc}
 800dee2:	bf00      	nop
 800dee4:	20000000 	.word	0x20000000
 800dee8:	10624dd3 	.word	0x10624dd3

0800deec <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800deec:	b490      	push	{r4, r7}
 800deee:	b084      	sub	sp, #16
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800def4:	4b21      	ldr	r3, [pc, #132]	; (800df7c <SDMMC_GetCmdResp7+0x90>)
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	4a21      	ldr	r2, [pc, #132]	; (800df80 <SDMMC_GetCmdResp7+0x94>)
 800defa:	fba2 2303 	umull	r2, r3, r2, r3
 800defe:	0a5b      	lsrs	r3, r3, #9
 800df00:	f241 3288 	movw	r2, #5000	; 0x1388
 800df04:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800df08:	4623      	mov	r3, r4
 800df0a:	1e5c      	subs	r4, r3, #1
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d102      	bne.n	800df16 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800df10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800df14:	e02c      	b.n	800df70 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df1a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800df22:	2b00      	cmp	r3, #0
 800df24:	d0f0      	beq.n	800df08 <SDMMC_GetCmdResp7+0x1c>
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d1eb      	bne.n	800df08 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df34:	f003 0304 	and.w	r3, r3, #4
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d004      	beq.n	800df46 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2204      	movs	r2, #4
 800df40:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800df42:	2304      	movs	r3, #4
 800df44:	e014      	b.n	800df70 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df4a:	f003 0301 	and.w	r3, r3, #1
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d004      	beq.n	800df5c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	2201      	movs	r2, #1
 800df56:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800df58:	2301      	movs	r3, #1
 800df5a:	e009      	b.n	800df70 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df64:	2b00      	cmp	r3, #0
 800df66:	d002      	beq.n	800df6e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2240      	movs	r2, #64	; 0x40
 800df6c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800df6e:	2300      	movs	r3, #0
  
}
 800df70:	4618      	mov	r0, r3
 800df72:	3710      	adds	r7, #16
 800df74:	46bd      	mov	sp, r7
 800df76:	bc90      	pop	{r4, r7}
 800df78:	4770      	bx	lr
 800df7a:	bf00      	nop
 800df7c:	20000000 	.word	0x20000000
 800df80:	10624dd3 	.word	0x10624dd3

0800df84 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800df88:	4904      	ldr	r1, [pc, #16]	; (800df9c <MX_FATFS_Init+0x18>)
 800df8a:	4805      	ldr	r0, [pc, #20]	; (800dfa0 <MX_FATFS_Init+0x1c>)
 800df8c:	f003 fb9c 	bl	80116c8 <FATFS_LinkDriver>
 800df90:	4603      	mov	r3, r0
 800df92:	461a      	mov	r2, r3
 800df94:	4b03      	ldr	r3, [pc, #12]	; (800dfa4 <MX_FATFS_Init+0x20>)
 800df96:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800df98:	bf00      	nop
 800df9a:	bd80      	pop	{r7, pc}
 800df9c:	2002da78 	.word	0x2002da78
 800dfa0:	08017a70 	.word	0x08017a70
 800dfa4:	2002da74 	.word	0x2002da74

0800dfa8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b082      	sub	sp, #8
 800dfac:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800dfae:	2300      	movs	r3, #0
 800dfb0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800dfb2:	f000 f896 	bl	800e0e2 <BSP_SD_IsDetected>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	2b01      	cmp	r3, #1
 800dfba:	d001      	beq.n	800dfc0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800dfbc:	2301      	movs	r3, #1
 800dfbe:	e012      	b.n	800dfe6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800dfc0:	480b      	ldr	r0, [pc, #44]	; (800dff0 <BSP_SD_Init+0x48>)
 800dfc2:	f7fb ffa5 	bl	8009f10 <HAL_SD_Init>
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800dfca:	79fb      	ldrb	r3, [r7, #7]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d109      	bne.n	800dfe4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800dfd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800dfd4:	4806      	ldr	r0, [pc, #24]	; (800dff0 <BSP_SD_Init+0x48>)
 800dfd6:	f7fc fd4f 	bl	800aa78 <HAL_SD_ConfigWideBusOperation>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d001      	beq.n	800dfe4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800dfe0:	2301      	movs	r3, #1
 800dfe2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800dfe4:	79fb      	ldrb	r3, [r7, #7]
}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	3708      	adds	r7, #8
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}
 800dfee:	bf00      	nop
 800dff0:	2002d874 	.word	0x2002d874

0800dff4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b086      	sub	sp, #24
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	60f8      	str	r0, [r7, #12]
 800dffc:	60b9      	str	r1, [r7, #8]
 800dffe:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e000:	2300      	movs	r3, #0
 800e002:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	68ba      	ldr	r2, [r7, #8]
 800e008:	68f9      	ldr	r1, [r7, #12]
 800e00a:	4806      	ldr	r0, [pc, #24]	; (800e024 <BSP_SD_ReadBlocks_DMA+0x30>)
 800e00c:	f7fc f810 	bl	800a030 <HAL_SD_ReadBlocks_DMA>
 800e010:	4603      	mov	r3, r0
 800e012:	2b00      	cmp	r3, #0
 800e014:	d001      	beq.n	800e01a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e016:	2301      	movs	r3, #1
 800e018:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e01a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e01c:	4618      	mov	r0, r3
 800e01e:	3718      	adds	r7, #24
 800e020:	46bd      	mov	sp, r7
 800e022:	bd80      	pop	{r7, pc}
 800e024:	2002d874 	.word	0x2002d874

0800e028 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b086      	sub	sp, #24
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	60f8      	str	r0, [r7, #12]
 800e030:	60b9      	str	r1, [r7, #8]
 800e032:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e034:	2300      	movs	r3, #0
 800e036:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	68ba      	ldr	r2, [r7, #8]
 800e03c:	68f9      	ldr	r1, [r7, #12]
 800e03e:	4806      	ldr	r0, [pc, #24]	; (800e058 <BSP_SD_WriteBlocks_DMA+0x30>)
 800e040:	f7fc f8de 	bl	800a200 <HAL_SD_WriteBlocks_DMA>
 800e044:	4603      	mov	r3, r0
 800e046:	2b00      	cmp	r3, #0
 800e048:	d001      	beq.n	800e04e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e04a:	2301      	movs	r3, #1
 800e04c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e04e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e050:	4618      	mov	r0, r3
 800e052:	3718      	adds	r7, #24
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}
 800e058:	2002d874 	.word	0x2002d874

0800e05c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800e060:	4805      	ldr	r0, [pc, #20]	; (800e078 <BSP_SD_GetCardState+0x1c>)
 800e062:	f7fc fd85 	bl	800ab70 <HAL_SD_GetCardState>
 800e066:	4603      	mov	r3, r0
 800e068:	2b04      	cmp	r3, #4
 800e06a:	bf14      	ite	ne
 800e06c:	2301      	movne	r3, #1
 800e06e:	2300      	moveq	r3, #0
 800e070:	b2db      	uxtb	r3, r3
}
 800e072:	4618      	mov	r0, r3
 800e074:	bd80      	pop	{r7, pc}
 800e076:	bf00      	nop
 800e078:	2002d874 	.word	0x2002d874

0800e07c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b082      	sub	sp, #8
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800e084:	6879      	ldr	r1, [r7, #4]
 800e086:	4803      	ldr	r0, [pc, #12]	; (800e094 <BSP_SD_GetCardInfo+0x18>)
 800e088:	f7fc fcca 	bl	800aa20 <HAL_SD_GetCardInfo>
}
 800e08c:	bf00      	nop
 800e08e:	3708      	adds	r7, #8
 800e090:	46bd      	mov	sp, r7
 800e092:	bd80      	pop	{r7, pc}
 800e094:	2002d874 	.word	0x2002d874

0800e098 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b082      	sub	sp, #8
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800e0a0:	f000 f818 	bl	800e0d4 <BSP_SD_AbortCallback>
}
 800e0a4:	bf00      	nop
 800e0a6:	3708      	adds	r7, #8
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	bd80      	pop	{r7, pc}

0800e0ac <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b082      	sub	sp, #8
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800e0b4:	f000 f9a8 	bl	800e408 <BSP_SD_WriteCpltCallback>
}
 800e0b8:	bf00      	nop
 800e0ba:	3708      	adds	r7, #8
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b082      	sub	sp, #8
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800e0c8:	f000 f9aa 	bl	800e420 <BSP_SD_ReadCpltCallback>
}
 800e0cc:	bf00      	nop
 800e0ce:	3708      	adds	r7, #8
 800e0d0:	46bd      	mov	sp, r7
 800e0d2:	bd80      	pop	{r7, pc}

0800e0d4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800e0d4:	b480      	push	{r7}
 800e0d6:	af00      	add	r7, sp, #0

}
 800e0d8:	bf00      	nop
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e0:	4770      	bx	lr

0800e0e2 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800e0e2:	b580      	push	{r7, lr}
 800e0e4:	b082      	sub	sp, #8
 800e0e6:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800e0e8:	2301      	movs	r3, #1
 800e0ea:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800e0ec:	f000 f80c 	bl	800e108 <BSP_PlatformIsDetected>
 800e0f0:	4603      	mov	r3, r0
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d101      	bne.n	800e0fa <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800e0fa:	79fb      	ldrb	r3, [r7, #7]
 800e0fc:	b2db      	uxtb	r3, r3
}
 800e0fe:	4618      	mov	r0, r3
 800e100:	3708      	adds	r7, #8
 800e102:	46bd      	mov	sp, r7
 800e104:	bd80      	pop	{r7, pc}
	...

0800e108 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800e108:	b580      	push	{r7, lr}
 800e10a:	b082      	sub	sp, #8
 800e10c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800e10e:	2301      	movs	r3, #1
 800e110:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800e112:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800e116:	4806      	ldr	r0, [pc, #24]	; (800e130 <BSP_PlatformIsDetected+0x28>)
 800e118:	f7fa f866 	bl	80081e8 <HAL_GPIO_ReadPin>
 800e11c:	4603      	mov	r3, r0
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d001      	beq.n	800e126 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800e122:	2300      	movs	r3, #0
 800e124:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800e126:	79fb      	ldrb	r3, [r7, #7]
}
 800e128:	4618      	mov	r0, r3
 800e12a:	3708      	adds	r7, #8
 800e12c:	46bd      	mov	sp, r7
 800e12e:	bd80      	pop	{r7, pc}
 800e130:	40020000 	.word	0x40020000

0800e134 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b084      	sub	sp, #16
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800e13c:	f7f8 fdca 	bl	8006cd4 <HAL_GetTick>
 800e140:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800e142:	e006      	b.n	800e152 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e144:	f7ff ff8a 	bl	800e05c <BSP_SD_GetCardState>
 800e148:	4603      	mov	r3, r0
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d101      	bne.n	800e152 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800e14e:	2300      	movs	r3, #0
 800e150:	e009      	b.n	800e166 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800e152:	f7f8 fdbf 	bl	8006cd4 <HAL_GetTick>
 800e156:	4602      	mov	r2, r0
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	1ad3      	subs	r3, r2, r3
 800e15c:	687a      	ldr	r2, [r7, #4]
 800e15e:	429a      	cmp	r2, r3
 800e160:	d8f0      	bhi.n	800e144 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800e162:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e166:	4618      	mov	r0, r3
 800e168:	3710      	adds	r7, #16
 800e16a:	46bd      	mov	sp, r7
 800e16c:	bd80      	pop	{r7, pc}
	...

0800e170 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b082      	sub	sp, #8
 800e174:	af00      	add	r7, sp, #0
 800e176:	4603      	mov	r3, r0
 800e178:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800e17a:	4b0b      	ldr	r3, [pc, #44]	; (800e1a8 <SD_CheckStatus+0x38>)
 800e17c:	2201      	movs	r2, #1
 800e17e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800e180:	f7ff ff6c 	bl	800e05c <BSP_SD_GetCardState>
 800e184:	4603      	mov	r3, r0
 800e186:	2b00      	cmp	r3, #0
 800e188:	d107      	bne.n	800e19a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800e18a:	4b07      	ldr	r3, [pc, #28]	; (800e1a8 <SD_CheckStatus+0x38>)
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	b2db      	uxtb	r3, r3
 800e190:	f023 0301 	bic.w	r3, r3, #1
 800e194:	b2da      	uxtb	r2, r3
 800e196:	4b04      	ldr	r3, [pc, #16]	; (800e1a8 <SD_CheckStatus+0x38>)
 800e198:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800e19a:	4b03      	ldr	r3, [pc, #12]	; (800e1a8 <SD_CheckStatus+0x38>)
 800e19c:	781b      	ldrb	r3, [r3, #0]
 800e19e:	b2db      	uxtb	r3, r3
}
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	3708      	adds	r7, #8
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	bd80      	pop	{r7, pc}
 800e1a8:	20000009 	.word	0x20000009

0800e1ac <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b082      	sub	sp, #8
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800e1b6:	f7ff fef7 	bl	800dfa8 <BSP_SD_Init>
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d107      	bne.n	800e1d0 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800e1c0:	79fb      	ldrb	r3, [r7, #7]
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	f7ff ffd4 	bl	800e170 <SD_CheckStatus>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	4b04      	ldr	r3, [pc, #16]	; (800e1e0 <SD_initialize+0x34>)
 800e1ce:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800e1d0:	4b03      	ldr	r3, [pc, #12]	; (800e1e0 <SD_initialize+0x34>)
 800e1d2:	781b      	ldrb	r3, [r3, #0]
 800e1d4:	b2db      	uxtb	r3, r3
}
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	3708      	adds	r7, #8
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bd80      	pop	{r7, pc}
 800e1de:	bf00      	nop
 800e1e0:	20000009 	.word	0x20000009

0800e1e4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b082      	sub	sp, #8
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	4603      	mov	r3, r0
 800e1ec:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800e1ee:	79fb      	ldrb	r3, [r7, #7]
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	f7ff ffbd 	bl	800e170 <SD_CheckStatus>
 800e1f6:	4603      	mov	r3, r0
}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	3708      	adds	r7, #8
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}

0800e200 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b086      	sub	sp, #24
 800e204:	af00      	add	r7, sp, #0
 800e206:	60b9      	str	r1, [r7, #8]
 800e208:	607a      	str	r2, [r7, #4]
 800e20a:	603b      	str	r3, [r7, #0]
 800e20c:	4603      	mov	r3, r0
 800e20e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e210:	2301      	movs	r3, #1
 800e212:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800e214:	f247 5030 	movw	r0, #30000	; 0x7530
 800e218:	f7ff ff8c 	bl	800e134 <SD_CheckStatusWithTimeout>
 800e21c:	4603      	mov	r3, r0
 800e21e:	2b00      	cmp	r3, #0
 800e220:	da01      	bge.n	800e226 <SD_read+0x26>
  {
    return res;
 800e222:	7dfb      	ldrb	r3, [r7, #23]
 800e224:	e03b      	b.n	800e29e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800e226:	683a      	ldr	r2, [r7, #0]
 800e228:	6879      	ldr	r1, [r7, #4]
 800e22a:	68b8      	ldr	r0, [r7, #8]
 800e22c:	f7ff fee2 	bl	800dff4 <BSP_SD_ReadBlocks_DMA>
 800e230:	4603      	mov	r3, r0
 800e232:	2b00      	cmp	r3, #0
 800e234:	d132      	bne.n	800e29c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800e236:	4b1c      	ldr	r3, [pc, #112]	; (800e2a8 <SD_read+0xa8>)
 800e238:	2200      	movs	r2, #0
 800e23a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800e23c:	f7f8 fd4a 	bl	8006cd4 <HAL_GetTick>
 800e240:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800e242:	bf00      	nop
 800e244:	4b18      	ldr	r3, [pc, #96]	; (800e2a8 <SD_read+0xa8>)
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d108      	bne.n	800e25e <SD_read+0x5e>
 800e24c:	f7f8 fd42 	bl	8006cd4 <HAL_GetTick>
 800e250:	4602      	mov	r2, r0
 800e252:	693b      	ldr	r3, [r7, #16]
 800e254:	1ad3      	subs	r3, r2, r3
 800e256:	f247 522f 	movw	r2, #29999	; 0x752f
 800e25a:	4293      	cmp	r3, r2
 800e25c:	d9f2      	bls.n	800e244 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800e25e:	4b12      	ldr	r3, [pc, #72]	; (800e2a8 <SD_read+0xa8>)
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d102      	bne.n	800e26c <SD_read+0x6c>
      {
        res = RES_ERROR;
 800e266:	2301      	movs	r3, #1
 800e268:	75fb      	strb	r3, [r7, #23]
 800e26a:	e017      	b.n	800e29c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800e26c:	4b0e      	ldr	r3, [pc, #56]	; (800e2a8 <SD_read+0xa8>)
 800e26e:	2200      	movs	r2, #0
 800e270:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800e272:	f7f8 fd2f 	bl	8006cd4 <HAL_GetTick>
 800e276:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e278:	e007      	b.n	800e28a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e27a:	f7ff feef 	bl	800e05c <BSP_SD_GetCardState>
 800e27e:	4603      	mov	r3, r0
 800e280:	2b00      	cmp	r3, #0
 800e282:	d102      	bne.n	800e28a <SD_read+0x8a>
          {
            res = RES_OK;
 800e284:	2300      	movs	r3, #0
 800e286:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800e288:	e008      	b.n	800e29c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e28a:	f7f8 fd23 	bl	8006cd4 <HAL_GetTick>
 800e28e:	4602      	mov	r2, r0
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	1ad3      	subs	r3, r2, r3
 800e294:	f247 522f 	movw	r2, #29999	; 0x752f
 800e298:	4293      	cmp	r3, r2
 800e29a:	d9ee      	bls.n	800e27a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800e29c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3718      	adds	r7, #24
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
 800e2a6:	bf00      	nop
 800e2a8:	2002b110 	.word	0x2002b110

0800e2ac <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b086      	sub	sp, #24
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	60b9      	str	r1, [r7, #8]
 800e2b4:	607a      	str	r2, [r7, #4]
 800e2b6:	603b      	str	r3, [r7, #0]
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e2bc:	2301      	movs	r3, #1
 800e2be:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800e2c0:	4b24      	ldr	r3, [pc, #144]	; (800e354 <SD_write+0xa8>)
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800e2c6:	f247 5030 	movw	r0, #30000	; 0x7530
 800e2ca:	f7ff ff33 	bl	800e134 <SD_CheckStatusWithTimeout>
 800e2ce:	4603      	mov	r3, r0
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	da01      	bge.n	800e2d8 <SD_write+0x2c>
  {
    return res;
 800e2d4:	7dfb      	ldrb	r3, [r7, #23]
 800e2d6:	e038      	b.n	800e34a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800e2d8:	683a      	ldr	r2, [r7, #0]
 800e2da:	6879      	ldr	r1, [r7, #4]
 800e2dc:	68b8      	ldr	r0, [r7, #8]
 800e2de:	f7ff fea3 	bl	800e028 <BSP_SD_WriteBlocks_DMA>
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d12f      	bne.n	800e348 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800e2e8:	f7f8 fcf4 	bl	8006cd4 <HAL_GetTick>
 800e2ec:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800e2ee:	bf00      	nop
 800e2f0:	4b18      	ldr	r3, [pc, #96]	; (800e354 <SD_write+0xa8>)
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d108      	bne.n	800e30a <SD_write+0x5e>
 800e2f8:	f7f8 fcec 	bl	8006cd4 <HAL_GetTick>
 800e2fc:	4602      	mov	r2, r0
 800e2fe:	693b      	ldr	r3, [r7, #16]
 800e300:	1ad3      	subs	r3, r2, r3
 800e302:	f247 522f 	movw	r2, #29999	; 0x752f
 800e306:	4293      	cmp	r3, r2
 800e308:	d9f2      	bls.n	800e2f0 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800e30a:	4b12      	ldr	r3, [pc, #72]	; (800e354 <SD_write+0xa8>)
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d102      	bne.n	800e318 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800e312:	2301      	movs	r3, #1
 800e314:	75fb      	strb	r3, [r7, #23]
 800e316:	e017      	b.n	800e348 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800e318:	4b0e      	ldr	r3, [pc, #56]	; (800e354 <SD_write+0xa8>)
 800e31a:	2200      	movs	r2, #0
 800e31c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800e31e:	f7f8 fcd9 	bl	8006cd4 <HAL_GetTick>
 800e322:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e324:	e007      	b.n	800e336 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e326:	f7ff fe99 	bl	800e05c <BSP_SD_GetCardState>
 800e32a:	4603      	mov	r3, r0
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d102      	bne.n	800e336 <SD_write+0x8a>
          {
            res = RES_OK;
 800e330:	2300      	movs	r3, #0
 800e332:	75fb      	strb	r3, [r7, #23]
            break;
 800e334:	e008      	b.n	800e348 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e336:	f7f8 fccd 	bl	8006cd4 <HAL_GetTick>
 800e33a:	4602      	mov	r2, r0
 800e33c:	693b      	ldr	r3, [r7, #16]
 800e33e:	1ad3      	subs	r3, r2, r3
 800e340:	f247 522f 	movw	r2, #29999	; 0x752f
 800e344:	4293      	cmp	r3, r2
 800e346:	d9ee      	bls.n	800e326 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800e348:	7dfb      	ldrb	r3, [r7, #23]
}
 800e34a:	4618      	mov	r0, r3
 800e34c:	3718      	adds	r7, #24
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}
 800e352:	bf00      	nop
 800e354:	2002b10c 	.word	0x2002b10c

0800e358 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b08c      	sub	sp, #48	; 0x30
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	4603      	mov	r3, r0
 800e360:	603a      	str	r2, [r7, #0]
 800e362:	71fb      	strb	r3, [r7, #7]
 800e364:	460b      	mov	r3, r1
 800e366:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800e368:	2301      	movs	r3, #1
 800e36a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800e36e:	4b25      	ldr	r3, [pc, #148]	; (800e404 <SD_ioctl+0xac>)
 800e370:	781b      	ldrb	r3, [r3, #0]
 800e372:	b2db      	uxtb	r3, r3
 800e374:	f003 0301 	and.w	r3, r3, #1
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d001      	beq.n	800e380 <SD_ioctl+0x28>
 800e37c:	2303      	movs	r3, #3
 800e37e:	e03c      	b.n	800e3fa <SD_ioctl+0xa2>

  switch (cmd)
 800e380:	79bb      	ldrb	r3, [r7, #6]
 800e382:	2b03      	cmp	r3, #3
 800e384:	d834      	bhi.n	800e3f0 <SD_ioctl+0x98>
 800e386:	a201      	add	r2, pc, #4	; (adr r2, 800e38c <SD_ioctl+0x34>)
 800e388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e38c:	0800e39d 	.word	0x0800e39d
 800e390:	0800e3a5 	.word	0x0800e3a5
 800e394:	0800e3bd 	.word	0x0800e3bd
 800e398:	0800e3d7 	.word	0x0800e3d7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800e39c:	2300      	movs	r3, #0
 800e39e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e3a2:	e028      	b.n	800e3f6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800e3a4:	f107 030c 	add.w	r3, r7, #12
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f7ff fe67 	bl	800e07c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800e3ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e3ba:	e01c      	b.n	800e3f6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e3bc:	f107 030c 	add.w	r3, r7, #12
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	f7ff fe5b 	bl	800e07c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800e3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3c8:	b29a      	uxth	r2, r3
 800e3ca:	683b      	ldr	r3, [r7, #0]
 800e3cc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e3d4:	e00f      	b.n	800e3f6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e3d6:	f107 030c 	add.w	r3, r7, #12
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f7ff fe4e 	bl	800e07c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800e3e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3e2:	0a5a      	lsrs	r2, r3, #9
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e3ee:	e002      	b.n	800e3f6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800e3f0:	2304      	movs	r3, #4
 800e3f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800e3f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e3fa:	4618      	mov	r0, r3
 800e3fc:	3730      	adds	r7, #48	; 0x30
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}
 800e402:	bf00      	nop
 800e404:	20000009 	.word	0x20000009

0800e408 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800e408:	b480      	push	{r7}
 800e40a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800e40c:	4b03      	ldr	r3, [pc, #12]	; (800e41c <BSP_SD_WriteCpltCallback+0x14>)
 800e40e:	2201      	movs	r2, #1
 800e410:	601a      	str	r2, [r3, #0]
}
 800e412:	bf00      	nop
 800e414:	46bd      	mov	sp, r7
 800e416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41a:	4770      	bx	lr
 800e41c:	2002b10c 	.word	0x2002b10c

0800e420 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800e420:	b480      	push	{r7}
 800e422:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800e424:	4b03      	ldr	r3, [pc, #12]	; (800e434 <BSP_SD_ReadCpltCallback+0x14>)
 800e426:	2201      	movs	r2, #1
 800e428:	601a      	str	r2, [r3, #0]
}
 800e42a:	bf00      	nop
 800e42c:	46bd      	mov	sp, r7
 800e42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e432:	4770      	bx	lr
 800e434:	2002b110 	.word	0x2002b110

0800e438 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b084      	sub	sp, #16
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	4603      	mov	r3, r0
 800e440:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e442:	79fb      	ldrb	r3, [r7, #7]
 800e444:	4a08      	ldr	r2, [pc, #32]	; (800e468 <disk_status+0x30>)
 800e446:	009b      	lsls	r3, r3, #2
 800e448:	4413      	add	r3, r2
 800e44a:	685b      	ldr	r3, [r3, #4]
 800e44c:	685b      	ldr	r3, [r3, #4]
 800e44e:	79fa      	ldrb	r2, [r7, #7]
 800e450:	4905      	ldr	r1, [pc, #20]	; (800e468 <disk_status+0x30>)
 800e452:	440a      	add	r2, r1
 800e454:	7a12      	ldrb	r2, [r2, #8]
 800e456:	4610      	mov	r0, r2
 800e458:	4798      	blx	r3
 800e45a:	4603      	mov	r3, r0
 800e45c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e45e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e460:	4618      	mov	r0, r3
 800e462:	3710      	adds	r7, #16
 800e464:	46bd      	mov	sp, r7
 800e466:	bd80      	pop	{r7, pc}
 800e468:	2002b13c 	.word	0x2002b13c

0800e46c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b084      	sub	sp, #16
 800e470:	af00      	add	r7, sp, #0
 800e472:	4603      	mov	r3, r0
 800e474:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e476:	2300      	movs	r3, #0
 800e478:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e47a:	79fb      	ldrb	r3, [r7, #7]
 800e47c:	4a0d      	ldr	r2, [pc, #52]	; (800e4b4 <disk_initialize+0x48>)
 800e47e:	5cd3      	ldrb	r3, [r2, r3]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d111      	bne.n	800e4a8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e484:	79fb      	ldrb	r3, [r7, #7]
 800e486:	4a0b      	ldr	r2, [pc, #44]	; (800e4b4 <disk_initialize+0x48>)
 800e488:	2101      	movs	r1, #1
 800e48a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e48c:	79fb      	ldrb	r3, [r7, #7]
 800e48e:	4a09      	ldr	r2, [pc, #36]	; (800e4b4 <disk_initialize+0x48>)
 800e490:	009b      	lsls	r3, r3, #2
 800e492:	4413      	add	r3, r2
 800e494:	685b      	ldr	r3, [r3, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	79fa      	ldrb	r2, [r7, #7]
 800e49a:	4906      	ldr	r1, [pc, #24]	; (800e4b4 <disk_initialize+0x48>)
 800e49c:	440a      	add	r2, r1
 800e49e:	7a12      	ldrb	r2, [r2, #8]
 800e4a0:	4610      	mov	r0, r2
 800e4a2:	4798      	blx	r3
 800e4a4:	4603      	mov	r3, r0
 800e4a6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e4a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	3710      	adds	r7, #16
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}
 800e4b2:	bf00      	nop
 800e4b4:	2002b13c 	.word	0x2002b13c

0800e4b8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e4b8:	b590      	push	{r4, r7, lr}
 800e4ba:	b087      	sub	sp, #28
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	60b9      	str	r1, [r7, #8]
 800e4c0:	607a      	str	r2, [r7, #4]
 800e4c2:	603b      	str	r3, [r7, #0]
 800e4c4:	4603      	mov	r3, r0
 800e4c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e4c8:	7bfb      	ldrb	r3, [r7, #15]
 800e4ca:	4a0a      	ldr	r2, [pc, #40]	; (800e4f4 <disk_read+0x3c>)
 800e4cc:	009b      	lsls	r3, r3, #2
 800e4ce:	4413      	add	r3, r2
 800e4d0:	685b      	ldr	r3, [r3, #4]
 800e4d2:	689c      	ldr	r4, [r3, #8]
 800e4d4:	7bfb      	ldrb	r3, [r7, #15]
 800e4d6:	4a07      	ldr	r2, [pc, #28]	; (800e4f4 <disk_read+0x3c>)
 800e4d8:	4413      	add	r3, r2
 800e4da:	7a18      	ldrb	r0, [r3, #8]
 800e4dc:	683b      	ldr	r3, [r7, #0]
 800e4de:	687a      	ldr	r2, [r7, #4]
 800e4e0:	68b9      	ldr	r1, [r7, #8]
 800e4e2:	47a0      	blx	r4
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	75fb      	strb	r3, [r7, #23]
  return res;
 800e4e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	371c      	adds	r7, #28
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd90      	pop	{r4, r7, pc}
 800e4f2:	bf00      	nop
 800e4f4:	2002b13c 	.word	0x2002b13c

0800e4f8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e4f8:	b590      	push	{r4, r7, lr}
 800e4fa:	b087      	sub	sp, #28
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	60b9      	str	r1, [r7, #8]
 800e500:	607a      	str	r2, [r7, #4]
 800e502:	603b      	str	r3, [r7, #0]
 800e504:	4603      	mov	r3, r0
 800e506:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e508:	7bfb      	ldrb	r3, [r7, #15]
 800e50a:	4a0a      	ldr	r2, [pc, #40]	; (800e534 <disk_write+0x3c>)
 800e50c:	009b      	lsls	r3, r3, #2
 800e50e:	4413      	add	r3, r2
 800e510:	685b      	ldr	r3, [r3, #4]
 800e512:	68dc      	ldr	r4, [r3, #12]
 800e514:	7bfb      	ldrb	r3, [r7, #15]
 800e516:	4a07      	ldr	r2, [pc, #28]	; (800e534 <disk_write+0x3c>)
 800e518:	4413      	add	r3, r2
 800e51a:	7a18      	ldrb	r0, [r3, #8]
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	687a      	ldr	r2, [r7, #4]
 800e520:	68b9      	ldr	r1, [r7, #8]
 800e522:	47a0      	blx	r4
 800e524:	4603      	mov	r3, r0
 800e526:	75fb      	strb	r3, [r7, #23]
  return res;
 800e528:	7dfb      	ldrb	r3, [r7, #23]
}
 800e52a:	4618      	mov	r0, r3
 800e52c:	371c      	adds	r7, #28
 800e52e:	46bd      	mov	sp, r7
 800e530:	bd90      	pop	{r4, r7, pc}
 800e532:	bf00      	nop
 800e534:	2002b13c 	.word	0x2002b13c

0800e538 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b084      	sub	sp, #16
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	4603      	mov	r3, r0
 800e540:	603a      	str	r2, [r7, #0]
 800e542:	71fb      	strb	r3, [r7, #7]
 800e544:	460b      	mov	r3, r1
 800e546:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e548:	79fb      	ldrb	r3, [r7, #7]
 800e54a:	4a09      	ldr	r2, [pc, #36]	; (800e570 <disk_ioctl+0x38>)
 800e54c:	009b      	lsls	r3, r3, #2
 800e54e:	4413      	add	r3, r2
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	691b      	ldr	r3, [r3, #16]
 800e554:	79fa      	ldrb	r2, [r7, #7]
 800e556:	4906      	ldr	r1, [pc, #24]	; (800e570 <disk_ioctl+0x38>)
 800e558:	440a      	add	r2, r1
 800e55a:	7a10      	ldrb	r0, [r2, #8]
 800e55c:	79b9      	ldrb	r1, [r7, #6]
 800e55e:	683a      	ldr	r2, [r7, #0]
 800e560:	4798      	blx	r3
 800e562:	4603      	mov	r3, r0
 800e564:	73fb      	strb	r3, [r7, #15]
  return res;
 800e566:	7bfb      	ldrb	r3, [r7, #15]
}
 800e568:	4618      	mov	r0, r3
 800e56a:	3710      	adds	r7, #16
 800e56c:	46bd      	mov	sp, r7
 800e56e:	bd80      	pop	{r7, pc}
 800e570:	2002b13c 	.word	0x2002b13c

0800e574 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e574:	b480      	push	{r7}
 800e576:	b085      	sub	sp, #20
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	3301      	adds	r3, #1
 800e580:	781b      	ldrb	r3, [r3, #0]
 800e582:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e584:	89fb      	ldrh	r3, [r7, #14]
 800e586:	021b      	lsls	r3, r3, #8
 800e588:	b21a      	sxth	r2, r3
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	781b      	ldrb	r3, [r3, #0]
 800e58e:	b21b      	sxth	r3, r3
 800e590:	4313      	orrs	r3, r2
 800e592:	b21b      	sxth	r3, r3
 800e594:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e596:	89fb      	ldrh	r3, [r7, #14]
}
 800e598:	4618      	mov	r0, r3
 800e59a:	3714      	adds	r7, #20
 800e59c:	46bd      	mov	sp, r7
 800e59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a2:	4770      	bx	lr

0800e5a4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e5a4:	b480      	push	{r7}
 800e5a6:	b085      	sub	sp, #20
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	3303      	adds	r3, #3
 800e5b0:	781b      	ldrb	r3, [r3, #0]
 800e5b2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	021b      	lsls	r3, r3, #8
 800e5b8:	687a      	ldr	r2, [r7, #4]
 800e5ba:	3202      	adds	r2, #2
 800e5bc:	7812      	ldrb	r2, [r2, #0]
 800e5be:	4313      	orrs	r3, r2
 800e5c0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	021b      	lsls	r3, r3, #8
 800e5c6:	687a      	ldr	r2, [r7, #4]
 800e5c8:	3201      	adds	r2, #1
 800e5ca:	7812      	ldrb	r2, [r2, #0]
 800e5cc:	4313      	orrs	r3, r2
 800e5ce:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	021b      	lsls	r3, r3, #8
 800e5d4:	687a      	ldr	r2, [r7, #4]
 800e5d6:	7812      	ldrb	r2, [r2, #0]
 800e5d8:	4313      	orrs	r3, r2
 800e5da:	60fb      	str	r3, [r7, #12]
	return rv;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
}
 800e5de:	4618      	mov	r0, r3
 800e5e0:	3714      	adds	r7, #20
 800e5e2:	46bd      	mov	sp, r7
 800e5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e8:	4770      	bx	lr

0800e5ea <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e5ea:	b480      	push	{r7}
 800e5ec:	b083      	sub	sp, #12
 800e5ee:	af00      	add	r7, sp, #0
 800e5f0:	6078      	str	r0, [r7, #4]
 800e5f2:	460b      	mov	r3, r1
 800e5f4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	1c5a      	adds	r2, r3, #1
 800e5fa:	607a      	str	r2, [r7, #4]
 800e5fc:	887a      	ldrh	r2, [r7, #2]
 800e5fe:	b2d2      	uxtb	r2, r2
 800e600:	701a      	strb	r2, [r3, #0]
 800e602:	887b      	ldrh	r3, [r7, #2]
 800e604:	0a1b      	lsrs	r3, r3, #8
 800e606:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	1c5a      	adds	r2, r3, #1
 800e60c:	607a      	str	r2, [r7, #4]
 800e60e:	887a      	ldrh	r2, [r7, #2]
 800e610:	b2d2      	uxtb	r2, r2
 800e612:	701a      	strb	r2, [r3, #0]
}
 800e614:	bf00      	nop
 800e616:	370c      	adds	r7, #12
 800e618:	46bd      	mov	sp, r7
 800e61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61e:	4770      	bx	lr

0800e620 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e620:	b480      	push	{r7}
 800e622:	b083      	sub	sp, #12
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]
 800e628:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	1c5a      	adds	r2, r3, #1
 800e62e:	607a      	str	r2, [r7, #4]
 800e630:	683a      	ldr	r2, [r7, #0]
 800e632:	b2d2      	uxtb	r2, r2
 800e634:	701a      	strb	r2, [r3, #0]
 800e636:	683b      	ldr	r3, [r7, #0]
 800e638:	0a1b      	lsrs	r3, r3, #8
 800e63a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	1c5a      	adds	r2, r3, #1
 800e640:	607a      	str	r2, [r7, #4]
 800e642:	683a      	ldr	r2, [r7, #0]
 800e644:	b2d2      	uxtb	r2, r2
 800e646:	701a      	strb	r2, [r3, #0]
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	0a1b      	lsrs	r3, r3, #8
 800e64c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	1c5a      	adds	r2, r3, #1
 800e652:	607a      	str	r2, [r7, #4]
 800e654:	683a      	ldr	r2, [r7, #0]
 800e656:	b2d2      	uxtb	r2, r2
 800e658:	701a      	strb	r2, [r3, #0]
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	0a1b      	lsrs	r3, r3, #8
 800e65e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	1c5a      	adds	r2, r3, #1
 800e664:	607a      	str	r2, [r7, #4]
 800e666:	683a      	ldr	r2, [r7, #0]
 800e668:	b2d2      	uxtb	r2, r2
 800e66a:	701a      	strb	r2, [r3, #0]
}
 800e66c:	bf00      	nop
 800e66e:	370c      	adds	r7, #12
 800e670:	46bd      	mov	sp, r7
 800e672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e676:	4770      	bx	lr

0800e678 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e678:	b480      	push	{r7}
 800e67a:	b087      	sub	sp, #28
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	60f8      	str	r0, [r7, #12]
 800e680:	60b9      	str	r1, [r7, #8]
 800e682:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e688:	68bb      	ldr	r3, [r7, #8]
 800e68a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d00d      	beq.n	800e6ae <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e692:	693a      	ldr	r2, [r7, #16]
 800e694:	1c53      	adds	r3, r2, #1
 800e696:	613b      	str	r3, [r7, #16]
 800e698:	697b      	ldr	r3, [r7, #20]
 800e69a:	1c59      	adds	r1, r3, #1
 800e69c:	6179      	str	r1, [r7, #20]
 800e69e:	7812      	ldrb	r2, [r2, #0]
 800e6a0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	3b01      	subs	r3, #1
 800e6a6:	607b      	str	r3, [r7, #4]
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d1f1      	bne.n	800e692 <mem_cpy+0x1a>
	}
}
 800e6ae:	bf00      	nop
 800e6b0:	371c      	adds	r7, #28
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b8:	4770      	bx	lr

0800e6ba <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e6ba:	b480      	push	{r7}
 800e6bc:	b087      	sub	sp, #28
 800e6be:	af00      	add	r7, sp, #0
 800e6c0:	60f8      	str	r0, [r7, #12]
 800e6c2:	60b9      	str	r1, [r7, #8]
 800e6c4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	1c5a      	adds	r2, r3, #1
 800e6ce:	617a      	str	r2, [r7, #20]
 800e6d0:	68ba      	ldr	r2, [r7, #8]
 800e6d2:	b2d2      	uxtb	r2, r2
 800e6d4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	3b01      	subs	r3, #1
 800e6da:	607b      	str	r3, [r7, #4]
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d1f3      	bne.n	800e6ca <mem_set+0x10>
}
 800e6e2:	bf00      	nop
 800e6e4:	371c      	adds	r7, #28
 800e6e6:	46bd      	mov	sp, r7
 800e6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ec:	4770      	bx	lr

0800e6ee <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e6ee:	b480      	push	{r7}
 800e6f0:	b089      	sub	sp, #36	; 0x24
 800e6f2:	af00      	add	r7, sp, #0
 800e6f4:	60f8      	str	r0, [r7, #12]
 800e6f6:	60b9      	str	r1, [r7, #8]
 800e6f8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	61fb      	str	r3, [r7, #28]
 800e6fe:	68bb      	ldr	r3, [r7, #8]
 800e700:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e702:	2300      	movs	r3, #0
 800e704:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e706:	69fb      	ldr	r3, [r7, #28]
 800e708:	1c5a      	adds	r2, r3, #1
 800e70a:	61fa      	str	r2, [r7, #28]
 800e70c:	781b      	ldrb	r3, [r3, #0]
 800e70e:	4619      	mov	r1, r3
 800e710:	69bb      	ldr	r3, [r7, #24]
 800e712:	1c5a      	adds	r2, r3, #1
 800e714:	61ba      	str	r2, [r7, #24]
 800e716:	781b      	ldrb	r3, [r3, #0]
 800e718:	1acb      	subs	r3, r1, r3
 800e71a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	3b01      	subs	r3, #1
 800e720:	607b      	str	r3, [r7, #4]
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d002      	beq.n	800e72e <mem_cmp+0x40>
 800e728:	697b      	ldr	r3, [r7, #20]
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d0eb      	beq.n	800e706 <mem_cmp+0x18>

	return r;
 800e72e:	697b      	ldr	r3, [r7, #20]
}
 800e730:	4618      	mov	r0, r3
 800e732:	3724      	adds	r7, #36	; 0x24
 800e734:	46bd      	mov	sp, r7
 800e736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73a:	4770      	bx	lr

0800e73c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e73c:	b480      	push	{r7}
 800e73e:	b083      	sub	sp, #12
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
 800e744:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e746:	e002      	b.n	800e74e <chk_chr+0x12>
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	3301      	adds	r3, #1
 800e74c:	607b      	str	r3, [r7, #4]
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	781b      	ldrb	r3, [r3, #0]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d005      	beq.n	800e762 <chk_chr+0x26>
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	781b      	ldrb	r3, [r3, #0]
 800e75a:	461a      	mov	r2, r3
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	4293      	cmp	r3, r2
 800e760:	d1f2      	bne.n	800e748 <chk_chr+0xc>
	return *str;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	781b      	ldrb	r3, [r3, #0]
}
 800e766:	4618      	mov	r0, r3
 800e768:	370c      	adds	r7, #12
 800e76a:	46bd      	mov	sp, r7
 800e76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e770:	4770      	bx	lr
	...

0800e774 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e774:	b480      	push	{r7}
 800e776:	b085      	sub	sp, #20
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
 800e77c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e77e:	2300      	movs	r3, #0
 800e780:	60bb      	str	r3, [r7, #8]
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	60fb      	str	r3, [r7, #12]
 800e786:	e029      	b.n	800e7dc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800e788:	4a27      	ldr	r2, [pc, #156]	; (800e828 <chk_lock+0xb4>)
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	011b      	lsls	r3, r3, #4
 800e78e:	4413      	add	r3, r2
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d01d      	beq.n	800e7d2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e796:	4a24      	ldr	r2, [pc, #144]	; (800e828 <chk_lock+0xb4>)
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	011b      	lsls	r3, r3, #4
 800e79c:	4413      	add	r3, r2
 800e79e:	681a      	ldr	r2, [r3, #0]
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	d116      	bne.n	800e7d6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800e7a8:	4a1f      	ldr	r2, [pc, #124]	; (800e828 <chk_lock+0xb4>)
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	011b      	lsls	r3, r3, #4
 800e7ae:	4413      	add	r3, r2
 800e7b0:	3304      	adds	r3, #4
 800e7b2:	681a      	ldr	r2, [r3, #0]
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d10c      	bne.n	800e7d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e7bc:	4a1a      	ldr	r2, [pc, #104]	; (800e828 <chk_lock+0xb4>)
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	011b      	lsls	r3, r3, #4
 800e7c2:	4413      	add	r3, r2
 800e7c4:	3308      	adds	r3, #8
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800e7cc:	429a      	cmp	r2, r3
 800e7ce:	d102      	bne.n	800e7d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e7d0:	e007      	b.n	800e7e2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800e7d2:	2301      	movs	r3, #1
 800e7d4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	3301      	adds	r3, #1
 800e7da:	60fb      	str	r3, [r7, #12]
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	2b01      	cmp	r3, #1
 800e7e0:	d9d2      	bls.n	800e788 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	2b02      	cmp	r3, #2
 800e7e6:	d109      	bne.n	800e7fc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e7e8:	68bb      	ldr	r3, [r7, #8]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d102      	bne.n	800e7f4 <chk_lock+0x80>
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	2b02      	cmp	r3, #2
 800e7f2:	d101      	bne.n	800e7f8 <chk_lock+0x84>
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	e010      	b.n	800e81a <chk_lock+0xa6>
 800e7f8:	2312      	movs	r3, #18
 800e7fa:	e00e      	b.n	800e81a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d108      	bne.n	800e814 <chk_lock+0xa0>
 800e802:	4a09      	ldr	r2, [pc, #36]	; (800e828 <chk_lock+0xb4>)
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	011b      	lsls	r3, r3, #4
 800e808:	4413      	add	r3, r2
 800e80a:	330c      	adds	r3, #12
 800e80c:	881b      	ldrh	r3, [r3, #0]
 800e80e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e812:	d101      	bne.n	800e818 <chk_lock+0xa4>
 800e814:	2310      	movs	r3, #16
 800e816:	e000      	b.n	800e81a <chk_lock+0xa6>
 800e818:	2300      	movs	r3, #0
}
 800e81a:	4618      	mov	r0, r3
 800e81c:	3714      	adds	r7, #20
 800e81e:	46bd      	mov	sp, r7
 800e820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e824:	4770      	bx	lr
 800e826:	bf00      	nop
 800e828:	2002b11c 	.word	0x2002b11c

0800e82c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800e82c:	b480      	push	{r7}
 800e82e:	b083      	sub	sp, #12
 800e830:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e832:	2300      	movs	r3, #0
 800e834:	607b      	str	r3, [r7, #4]
 800e836:	e002      	b.n	800e83e <enq_lock+0x12>
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	3301      	adds	r3, #1
 800e83c:	607b      	str	r3, [r7, #4]
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	2b01      	cmp	r3, #1
 800e842:	d806      	bhi.n	800e852 <enq_lock+0x26>
 800e844:	4a09      	ldr	r2, [pc, #36]	; (800e86c <enq_lock+0x40>)
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	011b      	lsls	r3, r3, #4
 800e84a:	4413      	add	r3, r2
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d1f2      	bne.n	800e838 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	2b02      	cmp	r3, #2
 800e856:	bf14      	ite	ne
 800e858:	2301      	movne	r3, #1
 800e85a:	2300      	moveq	r3, #0
 800e85c:	b2db      	uxtb	r3, r3
}
 800e85e:	4618      	mov	r0, r3
 800e860:	370c      	adds	r7, #12
 800e862:	46bd      	mov	sp, r7
 800e864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e868:	4770      	bx	lr
 800e86a:	bf00      	nop
 800e86c:	2002b11c 	.word	0x2002b11c

0800e870 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e870:	b480      	push	{r7}
 800e872:	b085      	sub	sp, #20
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e87a:	2300      	movs	r3, #0
 800e87c:	60fb      	str	r3, [r7, #12]
 800e87e:	e01f      	b.n	800e8c0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800e880:	4a41      	ldr	r2, [pc, #260]	; (800e988 <inc_lock+0x118>)
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	011b      	lsls	r3, r3, #4
 800e886:	4413      	add	r3, r2
 800e888:	681a      	ldr	r2, [r3, #0]
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	429a      	cmp	r2, r3
 800e890:	d113      	bne.n	800e8ba <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800e892:	4a3d      	ldr	r2, [pc, #244]	; (800e988 <inc_lock+0x118>)
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	011b      	lsls	r3, r3, #4
 800e898:	4413      	add	r3, r2
 800e89a:	3304      	adds	r3, #4
 800e89c:	681a      	ldr	r2, [r3, #0]
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800e8a2:	429a      	cmp	r2, r3
 800e8a4:	d109      	bne.n	800e8ba <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800e8a6:	4a38      	ldr	r2, [pc, #224]	; (800e988 <inc_lock+0x118>)
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	011b      	lsls	r3, r3, #4
 800e8ac:	4413      	add	r3, r2
 800e8ae:	3308      	adds	r3, #8
 800e8b0:	681a      	ldr	r2, [r3, #0]
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800e8b6:	429a      	cmp	r2, r3
 800e8b8:	d006      	beq.n	800e8c8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	3301      	adds	r3, #1
 800e8be:	60fb      	str	r3, [r7, #12]
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	2b01      	cmp	r3, #1
 800e8c4:	d9dc      	bls.n	800e880 <inc_lock+0x10>
 800e8c6:	e000      	b.n	800e8ca <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800e8c8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	2b02      	cmp	r3, #2
 800e8ce:	d132      	bne.n	800e936 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	60fb      	str	r3, [r7, #12]
 800e8d4:	e002      	b.n	800e8dc <inc_lock+0x6c>
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	3301      	adds	r3, #1
 800e8da:	60fb      	str	r3, [r7, #12]
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	2b01      	cmp	r3, #1
 800e8e0:	d806      	bhi.n	800e8f0 <inc_lock+0x80>
 800e8e2:	4a29      	ldr	r2, [pc, #164]	; (800e988 <inc_lock+0x118>)
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	011b      	lsls	r3, r3, #4
 800e8e8:	4413      	add	r3, r2
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d1f2      	bne.n	800e8d6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	2b02      	cmp	r3, #2
 800e8f4:	d101      	bne.n	800e8fa <inc_lock+0x8a>
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	e040      	b.n	800e97c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681a      	ldr	r2, [r3, #0]
 800e8fe:	4922      	ldr	r1, [pc, #136]	; (800e988 <inc_lock+0x118>)
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	011b      	lsls	r3, r3, #4
 800e904:	440b      	add	r3, r1
 800e906:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	689a      	ldr	r2, [r3, #8]
 800e90c:	491e      	ldr	r1, [pc, #120]	; (800e988 <inc_lock+0x118>)
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	011b      	lsls	r3, r3, #4
 800e912:	440b      	add	r3, r1
 800e914:	3304      	adds	r3, #4
 800e916:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	695a      	ldr	r2, [r3, #20]
 800e91c:	491a      	ldr	r1, [pc, #104]	; (800e988 <inc_lock+0x118>)
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	011b      	lsls	r3, r3, #4
 800e922:	440b      	add	r3, r1
 800e924:	3308      	adds	r3, #8
 800e926:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800e928:	4a17      	ldr	r2, [pc, #92]	; (800e988 <inc_lock+0x118>)
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	011b      	lsls	r3, r3, #4
 800e92e:	4413      	add	r3, r2
 800e930:	330c      	adds	r3, #12
 800e932:	2200      	movs	r2, #0
 800e934:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d009      	beq.n	800e950 <inc_lock+0xe0>
 800e93c:	4a12      	ldr	r2, [pc, #72]	; (800e988 <inc_lock+0x118>)
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	011b      	lsls	r3, r3, #4
 800e942:	4413      	add	r3, r2
 800e944:	330c      	adds	r3, #12
 800e946:	881b      	ldrh	r3, [r3, #0]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d001      	beq.n	800e950 <inc_lock+0xe0>
 800e94c:	2300      	movs	r3, #0
 800e94e:	e015      	b.n	800e97c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d108      	bne.n	800e968 <inc_lock+0xf8>
 800e956:	4a0c      	ldr	r2, [pc, #48]	; (800e988 <inc_lock+0x118>)
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	011b      	lsls	r3, r3, #4
 800e95c:	4413      	add	r3, r2
 800e95e:	330c      	adds	r3, #12
 800e960:	881b      	ldrh	r3, [r3, #0]
 800e962:	3301      	adds	r3, #1
 800e964:	b29a      	uxth	r2, r3
 800e966:	e001      	b.n	800e96c <inc_lock+0xfc>
 800e968:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e96c:	4906      	ldr	r1, [pc, #24]	; (800e988 <inc_lock+0x118>)
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	011b      	lsls	r3, r3, #4
 800e972:	440b      	add	r3, r1
 800e974:	330c      	adds	r3, #12
 800e976:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	3301      	adds	r3, #1
}
 800e97c:	4618      	mov	r0, r3
 800e97e:	3714      	adds	r7, #20
 800e980:	46bd      	mov	sp, r7
 800e982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e986:	4770      	bx	lr
 800e988:	2002b11c 	.word	0x2002b11c

0800e98c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800e98c:	b480      	push	{r7}
 800e98e:	b085      	sub	sp, #20
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	3b01      	subs	r3, #1
 800e998:	607b      	str	r3, [r7, #4]
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	2b01      	cmp	r3, #1
 800e99e:	d825      	bhi.n	800e9ec <dec_lock+0x60>
		n = Files[i].ctr;
 800e9a0:	4a17      	ldr	r2, [pc, #92]	; (800ea00 <dec_lock+0x74>)
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	011b      	lsls	r3, r3, #4
 800e9a6:	4413      	add	r3, r2
 800e9a8:	330c      	adds	r3, #12
 800e9aa:	881b      	ldrh	r3, [r3, #0]
 800e9ac:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e9ae:	89fb      	ldrh	r3, [r7, #14]
 800e9b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e9b4:	d101      	bne.n	800e9ba <dec_lock+0x2e>
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800e9ba:	89fb      	ldrh	r3, [r7, #14]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d002      	beq.n	800e9c6 <dec_lock+0x3a>
 800e9c0:	89fb      	ldrh	r3, [r7, #14]
 800e9c2:	3b01      	subs	r3, #1
 800e9c4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800e9c6:	4a0e      	ldr	r2, [pc, #56]	; (800ea00 <dec_lock+0x74>)
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	011b      	lsls	r3, r3, #4
 800e9cc:	4413      	add	r3, r2
 800e9ce:	330c      	adds	r3, #12
 800e9d0:	89fa      	ldrh	r2, [r7, #14]
 800e9d2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e9d4:	89fb      	ldrh	r3, [r7, #14]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d105      	bne.n	800e9e6 <dec_lock+0x5a>
 800e9da:	4a09      	ldr	r2, [pc, #36]	; (800ea00 <dec_lock+0x74>)
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	011b      	lsls	r3, r3, #4
 800e9e0:	4413      	add	r3, r2
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800e9e6:	2300      	movs	r3, #0
 800e9e8:	737b      	strb	r3, [r7, #13]
 800e9ea:	e001      	b.n	800e9f0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e9ec:	2302      	movs	r3, #2
 800e9ee:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800e9f0:	7b7b      	ldrb	r3, [r7, #13]
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3714      	adds	r7, #20
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fc:	4770      	bx	lr
 800e9fe:	bf00      	nop
 800ea00:	2002b11c 	.word	0x2002b11c

0800ea04 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ea04:	b480      	push	{r7}
 800ea06:	b085      	sub	sp, #20
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	60fb      	str	r3, [r7, #12]
 800ea10:	e010      	b.n	800ea34 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ea12:	4a0d      	ldr	r2, [pc, #52]	; (800ea48 <clear_lock+0x44>)
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	011b      	lsls	r3, r3, #4
 800ea18:	4413      	add	r3, r2
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	687a      	ldr	r2, [r7, #4]
 800ea1e:	429a      	cmp	r2, r3
 800ea20:	d105      	bne.n	800ea2e <clear_lock+0x2a>
 800ea22:	4a09      	ldr	r2, [pc, #36]	; (800ea48 <clear_lock+0x44>)
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	011b      	lsls	r3, r3, #4
 800ea28:	4413      	add	r3, r2
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	3301      	adds	r3, #1
 800ea32:	60fb      	str	r3, [r7, #12]
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	2b01      	cmp	r3, #1
 800ea38:	d9eb      	bls.n	800ea12 <clear_lock+0xe>
	}
}
 800ea3a:	bf00      	nop
 800ea3c:	3714      	adds	r7, #20
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea44:	4770      	bx	lr
 800ea46:	bf00      	nop
 800ea48:	2002b11c 	.word	0x2002b11c

0800ea4c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b086      	sub	sp, #24
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ea54:	2300      	movs	r3, #0
 800ea56:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	78db      	ldrb	r3, [r3, #3]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d034      	beq.n	800eaca <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea64:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	7858      	ldrb	r0, [r3, #1]
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ea70:	2301      	movs	r3, #1
 800ea72:	697a      	ldr	r2, [r7, #20]
 800ea74:	f7ff fd40 	bl	800e4f8 <disk_write>
 800ea78:	4603      	mov	r3, r0
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d002      	beq.n	800ea84 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ea7e:	2301      	movs	r3, #1
 800ea80:	73fb      	strb	r3, [r7, #15]
 800ea82:	e022      	b.n	800eaca <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	2200      	movs	r2, #0
 800ea88:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea8e:	697a      	ldr	r2, [r7, #20]
 800ea90:	1ad2      	subs	r2, r2, r3
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	6a1b      	ldr	r3, [r3, #32]
 800ea96:	429a      	cmp	r2, r3
 800ea98:	d217      	bcs.n	800eaca <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	789b      	ldrb	r3, [r3, #2]
 800ea9e:	613b      	str	r3, [r7, #16]
 800eaa0:	e010      	b.n	800eac4 <sync_window+0x78>
					wsect += fs->fsize;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	6a1b      	ldr	r3, [r3, #32]
 800eaa6:	697a      	ldr	r2, [r7, #20]
 800eaa8:	4413      	add	r3, r2
 800eaaa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	7858      	ldrb	r0, [r3, #1]
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800eab6:	2301      	movs	r3, #1
 800eab8:	697a      	ldr	r2, [r7, #20]
 800eaba:	f7ff fd1d 	bl	800e4f8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eabe:	693b      	ldr	r3, [r7, #16]
 800eac0:	3b01      	subs	r3, #1
 800eac2:	613b      	str	r3, [r7, #16]
 800eac4:	693b      	ldr	r3, [r7, #16]
 800eac6:	2b01      	cmp	r3, #1
 800eac8:	d8eb      	bhi.n	800eaa2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800eaca:	7bfb      	ldrb	r3, [r7, #15]
}
 800eacc:	4618      	mov	r0, r3
 800eace:	3718      	adds	r7, #24
 800ead0:	46bd      	mov	sp, r7
 800ead2:	bd80      	pop	{r7, pc}

0800ead4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b084      	sub	sp, #16
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800eade:	2300      	movs	r3, #0
 800eae0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eae6:	683a      	ldr	r2, [r7, #0]
 800eae8:	429a      	cmp	r2, r3
 800eaea:	d01b      	beq.n	800eb24 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800eaec:	6878      	ldr	r0, [r7, #4]
 800eaee:	f7ff ffad 	bl	800ea4c <sync_window>
 800eaf2:	4603      	mov	r3, r0
 800eaf4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800eaf6:	7bfb      	ldrb	r3, [r7, #15]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d113      	bne.n	800eb24 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	7858      	ldrb	r0, [r3, #1]
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800eb06:	2301      	movs	r3, #1
 800eb08:	683a      	ldr	r2, [r7, #0]
 800eb0a:	f7ff fcd5 	bl	800e4b8 <disk_read>
 800eb0e:	4603      	mov	r3, r0
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d004      	beq.n	800eb1e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800eb14:	f04f 33ff 	mov.w	r3, #4294967295
 800eb18:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800eb1a:	2301      	movs	r3, #1
 800eb1c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	683a      	ldr	r2, [r7, #0]
 800eb22:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800eb24:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb26:	4618      	mov	r0, r3
 800eb28:	3710      	adds	r7, #16
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	bd80      	pop	{r7, pc}
	...

0800eb30 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b084      	sub	sp, #16
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800eb38:	6878      	ldr	r0, [r7, #4]
 800eb3a:	f7ff ff87 	bl	800ea4c <sync_window>
 800eb3e:	4603      	mov	r3, r0
 800eb40:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800eb42:	7bfb      	ldrb	r3, [r7, #15]
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d159      	bne.n	800ebfc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	781b      	ldrb	r3, [r3, #0]
 800eb4c:	2b03      	cmp	r3, #3
 800eb4e:	d149      	bne.n	800ebe4 <sync_fs+0xb4>
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	791b      	ldrb	r3, [r3, #4]
 800eb54:	2b01      	cmp	r3, #1
 800eb56:	d145      	bne.n	800ebe4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	899b      	ldrh	r3, [r3, #12]
 800eb62:	461a      	mov	r2, r3
 800eb64:	2100      	movs	r1, #0
 800eb66:	f7ff fda8 	bl	800e6ba <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	3338      	adds	r3, #56	; 0x38
 800eb6e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800eb72:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800eb76:	4618      	mov	r0, r3
 800eb78:	f7ff fd37 	bl	800e5ea <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	3338      	adds	r3, #56	; 0x38
 800eb80:	4921      	ldr	r1, [pc, #132]	; (800ec08 <sync_fs+0xd8>)
 800eb82:	4618      	mov	r0, r3
 800eb84:	f7ff fd4c 	bl	800e620 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	3338      	adds	r3, #56	; 0x38
 800eb8c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800eb90:	491e      	ldr	r1, [pc, #120]	; (800ec0c <sync_fs+0xdc>)
 800eb92:	4618      	mov	r0, r3
 800eb94:	f7ff fd44 	bl	800e620 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	3338      	adds	r3, #56	; 0x38
 800eb9c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	695b      	ldr	r3, [r3, #20]
 800eba4:	4619      	mov	r1, r3
 800eba6:	4610      	mov	r0, r2
 800eba8:	f7ff fd3a 	bl	800e620 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	3338      	adds	r3, #56	; 0x38
 800ebb0:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	691b      	ldr	r3, [r3, #16]
 800ebb8:	4619      	mov	r1, r3
 800ebba:	4610      	mov	r0, r2
 800ebbc:	f7ff fd30 	bl	800e620 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebc4:	1c5a      	adds	r2, r3, #1
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	7858      	ldrb	r0, [r3, #1]
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ebd8:	2301      	movs	r3, #1
 800ebda:	f7ff fc8d 	bl	800e4f8 <disk_write>
			fs->fsi_flag = 0;
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	785b      	ldrb	r3, [r3, #1]
 800ebe8:	2200      	movs	r2, #0
 800ebea:	2100      	movs	r1, #0
 800ebec:	4618      	mov	r0, r3
 800ebee:	f7ff fca3 	bl	800e538 <disk_ioctl>
 800ebf2:	4603      	mov	r3, r0
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d001      	beq.n	800ebfc <sync_fs+0xcc>
 800ebf8:	2301      	movs	r3, #1
 800ebfa:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ebfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebfe:	4618      	mov	r0, r3
 800ec00:	3710      	adds	r7, #16
 800ec02:	46bd      	mov	sp, r7
 800ec04:	bd80      	pop	{r7, pc}
 800ec06:	bf00      	nop
 800ec08:	41615252 	.word	0x41615252
 800ec0c:	61417272 	.word	0x61417272

0800ec10 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ec10:	b480      	push	{r7}
 800ec12:	b083      	sub	sp, #12
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	6078      	str	r0, [r7, #4]
 800ec18:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ec1a:	683b      	ldr	r3, [r7, #0]
 800ec1c:	3b02      	subs	r3, #2
 800ec1e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	69db      	ldr	r3, [r3, #28]
 800ec24:	3b02      	subs	r3, #2
 800ec26:	683a      	ldr	r2, [r7, #0]
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	d301      	bcc.n	800ec30 <clust2sect+0x20>
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	e008      	b.n	800ec42 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	895b      	ldrh	r3, [r3, #10]
 800ec34:	461a      	mov	r2, r3
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	fb03 f202 	mul.w	r2, r3, r2
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec40:	4413      	add	r3, r2
}
 800ec42:	4618      	mov	r0, r3
 800ec44:	370c      	adds	r7, #12
 800ec46:	46bd      	mov	sp, r7
 800ec48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4c:	4770      	bx	lr

0800ec4e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800ec4e:	b580      	push	{r7, lr}
 800ec50:	b086      	sub	sp, #24
 800ec52:	af00      	add	r7, sp, #0
 800ec54:	6078      	str	r0, [r7, #4]
 800ec56:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	2b01      	cmp	r3, #1
 800ec62:	d904      	bls.n	800ec6e <get_fat+0x20>
 800ec64:	693b      	ldr	r3, [r7, #16]
 800ec66:	69db      	ldr	r3, [r3, #28]
 800ec68:	683a      	ldr	r2, [r7, #0]
 800ec6a:	429a      	cmp	r2, r3
 800ec6c:	d302      	bcc.n	800ec74 <get_fat+0x26>
		val = 1;	/* Internal error */
 800ec6e:	2301      	movs	r3, #1
 800ec70:	617b      	str	r3, [r7, #20]
 800ec72:	e0b7      	b.n	800ede4 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800ec74:	f04f 33ff 	mov.w	r3, #4294967295
 800ec78:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800ec7a:	693b      	ldr	r3, [r7, #16]
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	2b02      	cmp	r3, #2
 800ec80:	d05a      	beq.n	800ed38 <get_fat+0xea>
 800ec82:	2b03      	cmp	r3, #3
 800ec84:	d07d      	beq.n	800ed82 <get_fat+0x134>
 800ec86:	2b01      	cmp	r3, #1
 800ec88:	f040 80a2 	bne.w	800edd0 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	60fb      	str	r3, [r7, #12]
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	085b      	lsrs	r3, r3, #1
 800ec94:	68fa      	ldr	r2, [r7, #12]
 800ec96:	4413      	add	r3, r2
 800ec98:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ec9a:	693b      	ldr	r3, [r7, #16]
 800ec9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ec9e:	693b      	ldr	r3, [r7, #16]
 800eca0:	899b      	ldrh	r3, [r3, #12]
 800eca2:	4619      	mov	r1, r3
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	fbb3 f3f1 	udiv	r3, r3, r1
 800ecaa:	4413      	add	r3, r2
 800ecac:	4619      	mov	r1, r3
 800ecae:	6938      	ldr	r0, [r7, #16]
 800ecb0:	f7ff ff10 	bl	800ead4 <move_window>
 800ecb4:	4603      	mov	r3, r0
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	f040 808d 	bne.w	800edd6 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	1c5a      	adds	r2, r3, #1
 800ecc0:	60fa      	str	r2, [r7, #12]
 800ecc2:	693a      	ldr	r2, [r7, #16]
 800ecc4:	8992      	ldrh	r2, [r2, #12]
 800ecc6:	fbb3 f1f2 	udiv	r1, r3, r2
 800ecca:	fb02 f201 	mul.w	r2, r2, r1
 800ecce:	1a9b      	subs	r3, r3, r2
 800ecd0:	693a      	ldr	r2, [r7, #16]
 800ecd2:	4413      	add	r3, r2
 800ecd4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ecd8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ecda:	693b      	ldr	r3, [r7, #16]
 800ecdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ecde:	693b      	ldr	r3, [r7, #16]
 800ece0:	899b      	ldrh	r3, [r3, #12]
 800ece2:	4619      	mov	r1, r3
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	fbb3 f3f1 	udiv	r3, r3, r1
 800ecea:	4413      	add	r3, r2
 800ecec:	4619      	mov	r1, r3
 800ecee:	6938      	ldr	r0, [r7, #16]
 800ecf0:	f7ff fef0 	bl	800ead4 <move_window>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d16f      	bne.n	800edda <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ecfa:	693b      	ldr	r3, [r7, #16]
 800ecfc:	899b      	ldrh	r3, [r3, #12]
 800ecfe:	461a      	mov	r2, r3
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	fbb3 f1f2 	udiv	r1, r3, r2
 800ed06:	fb02 f201 	mul.w	r2, r2, r1
 800ed0a:	1a9b      	subs	r3, r3, r2
 800ed0c:	693a      	ldr	r2, [r7, #16]
 800ed0e:	4413      	add	r3, r2
 800ed10:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ed14:	021b      	lsls	r3, r3, #8
 800ed16:	461a      	mov	r2, r3
 800ed18:	68bb      	ldr	r3, [r7, #8]
 800ed1a:	4313      	orrs	r3, r2
 800ed1c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ed1e:	683b      	ldr	r3, [r7, #0]
 800ed20:	f003 0301 	and.w	r3, r3, #1
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d002      	beq.n	800ed2e <get_fat+0xe0>
 800ed28:	68bb      	ldr	r3, [r7, #8]
 800ed2a:	091b      	lsrs	r3, r3, #4
 800ed2c:	e002      	b.n	800ed34 <get_fat+0xe6>
 800ed2e:	68bb      	ldr	r3, [r7, #8]
 800ed30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ed34:	617b      	str	r3, [r7, #20]
			break;
 800ed36:	e055      	b.n	800ede4 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ed38:	693b      	ldr	r3, [r7, #16]
 800ed3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ed3c:	693b      	ldr	r3, [r7, #16]
 800ed3e:	899b      	ldrh	r3, [r3, #12]
 800ed40:	085b      	lsrs	r3, r3, #1
 800ed42:	b29b      	uxth	r3, r3
 800ed44:	4619      	mov	r1, r3
 800ed46:	683b      	ldr	r3, [r7, #0]
 800ed48:	fbb3 f3f1 	udiv	r3, r3, r1
 800ed4c:	4413      	add	r3, r2
 800ed4e:	4619      	mov	r1, r3
 800ed50:	6938      	ldr	r0, [r7, #16]
 800ed52:	f7ff febf 	bl	800ead4 <move_window>
 800ed56:	4603      	mov	r3, r0
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d140      	bne.n	800edde <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ed5c:	693b      	ldr	r3, [r7, #16]
 800ed5e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ed62:	683b      	ldr	r3, [r7, #0]
 800ed64:	005b      	lsls	r3, r3, #1
 800ed66:	693a      	ldr	r2, [r7, #16]
 800ed68:	8992      	ldrh	r2, [r2, #12]
 800ed6a:	fbb3 f0f2 	udiv	r0, r3, r2
 800ed6e:	fb02 f200 	mul.w	r2, r2, r0
 800ed72:	1a9b      	subs	r3, r3, r2
 800ed74:	440b      	add	r3, r1
 800ed76:	4618      	mov	r0, r3
 800ed78:	f7ff fbfc 	bl	800e574 <ld_word>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	617b      	str	r3, [r7, #20]
			break;
 800ed80:	e030      	b.n	800ede4 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ed82:	693b      	ldr	r3, [r7, #16]
 800ed84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	899b      	ldrh	r3, [r3, #12]
 800ed8a:	089b      	lsrs	r3, r3, #2
 800ed8c:	b29b      	uxth	r3, r3
 800ed8e:	4619      	mov	r1, r3
 800ed90:	683b      	ldr	r3, [r7, #0]
 800ed92:	fbb3 f3f1 	udiv	r3, r3, r1
 800ed96:	4413      	add	r3, r2
 800ed98:	4619      	mov	r1, r3
 800ed9a:	6938      	ldr	r0, [r7, #16]
 800ed9c:	f7ff fe9a 	bl	800ead4 <move_window>
 800eda0:	4603      	mov	r3, r0
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d11d      	bne.n	800ede2 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800eda6:	693b      	ldr	r3, [r7, #16]
 800eda8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800edac:	683b      	ldr	r3, [r7, #0]
 800edae:	009b      	lsls	r3, r3, #2
 800edb0:	693a      	ldr	r2, [r7, #16]
 800edb2:	8992      	ldrh	r2, [r2, #12]
 800edb4:	fbb3 f0f2 	udiv	r0, r3, r2
 800edb8:	fb02 f200 	mul.w	r2, r2, r0
 800edbc:	1a9b      	subs	r3, r3, r2
 800edbe:	440b      	add	r3, r1
 800edc0:	4618      	mov	r0, r3
 800edc2:	f7ff fbef 	bl	800e5a4 <ld_dword>
 800edc6:	4603      	mov	r3, r0
 800edc8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800edcc:	617b      	str	r3, [r7, #20]
			break;
 800edce:	e009      	b.n	800ede4 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800edd0:	2301      	movs	r3, #1
 800edd2:	617b      	str	r3, [r7, #20]
 800edd4:	e006      	b.n	800ede4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800edd6:	bf00      	nop
 800edd8:	e004      	b.n	800ede4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800edda:	bf00      	nop
 800eddc:	e002      	b.n	800ede4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800edde:	bf00      	nop
 800ede0:	e000      	b.n	800ede4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ede2:	bf00      	nop
		}
	}

	return val;
 800ede4:	697b      	ldr	r3, [r7, #20]
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3718      	adds	r7, #24
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}

0800edee <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800edee:	b590      	push	{r4, r7, lr}
 800edf0:	b089      	sub	sp, #36	; 0x24
 800edf2:	af00      	add	r7, sp, #0
 800edf4:	60f8      	str	r0, [r7, #12]
 800edf6:	60b9      	str	r1, [r7, #8]
 800edf8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800edfa:	2302      	movs	r3, #2
 800edfc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800edfe:	68bb      	ldr	r3, [r7, #8]
 800ee00:	2b01      	cmp	r3, #1
 800ee02:	f240 8106 	bls.w	800f012 <put_fat+0x224>
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	69db      	ldr	r3, [r3, #28]
 800ee0a:	68ba      	ldr	r2, [r7, #8]
 800ee0c:	429a      	cmp	r2, r3
 800ee0e:	f080 8100 	bcs.w	800f012 <put_fat+0x224>
		switch (fs->fs_type) {
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	781b      	ldrb	r3, [r3, #0]
 800ee16:	2b02      	cmp	r3, #2
 800ee18:	f000 8088 	beq.w	800ef2c <put_fat+0x13e>
 800ee1c:	2b03      	cmp	r3, #3
 800ee1e:	f000 80b0 	beq.w	800ef82 <put_fat+0x194>
 800ee22:	2b01      	cmp	r3, #1
 800ee24:	f040 80f5 	bne.w	800f012 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	61bb      	str	r3, [r7, #24]
 800ee2c:	69bb      	ldr	r3, [r7, #24]
 800ee2e:	085b      	lsrs	r3, r3, #1
 800ee30:	69ba      	ldr	r2, [r7, #24]
 800ee32:	4413      	add	r3, r2
 800ee34:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	899b      	ldrh	r3, [r3, #12]
 800ee3e:	4619      	mov	r1, r3
 800ee40:	69bb      	ldr	r3, [r7, #24]
 800ee42:	fbb3 f3f1 	udiv	r3, r3, r1
 800ee46:	4413      	add	r3, r2
 800ee48:	4619      	mov	r1, r3
 800ee4a:	68f8      	ldr	r0, [r7, #12]
 800ee4c:	f7ff fe42 	bl	800ead4 <move_window>
 800ee50:	4603      	mov	r3, r0
 800ee52:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ee54:	7ffb      	ldrb	r3, [r7, #31]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	f040 80d4 	bne.w	800f004 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ee62:	69bb      	ldr	r3, [r7, #24]
 800ee64:	1c5a      	adds	r2, r3, #1
 800ee66:	61ba      	str	r2, [r7, #24]
 800ee68:	68fa      	ldr	r2, [r7, #12]
 800ee6a:	8992      	ldrh	r2, [r2, #12]
 800ee6c:	fbb3 f0f2 	udiv	r0, r3, r2
 800ee70:	fb02 f200 	mul.w	r2, r2, r0
 800ee74:	1a9b      	subs	r3, r3, r2
 800ee76:	440b      	add	r3, r1
 800ee78:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ee7a:	68bb      	ldr	r3, [r7, #8]
 800ee7c:	f003 0301 	and.w	r3, r3, #1
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d00d      	beq.n	800eea0 <put_fat+0xb2>
 800ee84:	697b      	ldr	r3, [r7, #20]
 800ee86:	781b      	ldrb	r3, [r3, #0]
 800ee88:	b25b      	sxtb	r3, r3
 800ee8a:	f003 030f 	and.w	r3, r3, #15
 800ee8e:	b25a      	sxtb	r2, r3
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	b2db      	uxtb	r3, r3
 800ee94:	011b      	lsls	r3, r3, #4
 800ee96:	b25b      	sxtb	r3, r3
 800ee98:	4313      	orrs	r3, r2
 800ee9a:	b25b      	sxtb	r3, r3
 800ee9c:	b2db      	uxtb	r3, r3
 800ee9e:	e001      	b.n	800eea4 <put_fat+0xb6>
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	b2db      	uxtb	r3, r3
 800eea4:	697a      	ldr	r2, [r7, #20]
 800eea6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	2201      	movs	r2, #1
 800eeac:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	899b      	ldrh	r3, [r3, #12]
 800eeb6:	4619      	mov	r1, r3
 800eeb8:	69bb      	ldr	r3, [r7, #24]
 800eeba:	fbb3 f3f1 	udiv	r3, r3, r1
 800eebe:	4413      	add	r3, r2
 800eec0:	4619      	mov	r1, r3
 800eec2:	68f8      	ldr	r0, [r7, #12]
 800eec4:	f7ff fe06 	bl	800ead4 <move_window>
 800eec8:	4603      	mov	r3, r0
 800eeca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800eecc:	7ffb      	ldrb	r3, [r7, #31]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	f040 809a 	bne.w	800f008 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	899b      	ldrh	r3, [r3, #12]
 800eede:	461a      	mov	r2, r3
 800eee0:	69bb      	ldr	r3, [r7, #24]
 800eee2:	fbb3 f0f2 	udiv	r0, r3, r2
 800eee6:	fb02 f200 	mul.w	r2, r2, r0
 800eeea:	1a9b      	subs	r3, r3, r2
 800eeec:	440b      	add	r3, r1
 800eeee:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800eef0:	68bb      	ldr	r3, [r7, #8]
 800eef2:	f003 0301 	and.w	r3, r3, #1
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d003      	beq.n	800ef02 <put_fat+0x114>
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	091b      	lsrs	r3, r3, #4
 800eefe:	b2db      	uxtb	r3, r3
 800ef00:	e00e      	b.n	800ef20 <put_fat+0x132>
 800ef02:	697b      	ldr	r3, [r7, #20]
 800ef04:	781b      	ldrb	r3, [r3, #0]
 800ef06:	b25b      	sxtb	r3, r3
 800ef08:	f023 030f 	bic.w	r3, r3, #15
 800ef0c:	b25a      	sxtb	r2, r3
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	0a1b      	lsrs	r3, r3, #8
 800ef12:	b25b      	sxtb	r3, r3
 800ef14:	f003 030f 	and.w	r3, r3, #15
 800ef18:	b25b      	sxtb	r3, r3
 800ef1a:	4313      	orrs	r3, r2
 800ef1c:	b25b      	sxtb	r3, r3
 800ef1e:	b2db      	uxtb	r3, r3
 800ef20:	697a      	ldr	r2, [r7, #20]
 800ef22:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2201      	movs	r2, #1
 800ef28:	70da      	strb	r2, [r3, #3]
			break;
 800ef2a:	e072      	b.n	800f012 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	899b      	ldrh	r3, [r3, #12]
 800ef34:	085b      	lsrs	r3, r3, #1
 800ef36:	b29b      	uxth	r3, r3
 800ef38:	4619      	mov	r1, r3
 800ef3a:	68bb      	ldr	r3, [r7, #8]
 800ef3c:	fbb3 f3f1 	udiv	r3, r3, r1
 800ef40:	4413      	add	r3, r2
 800ef42:	4619      	mov	r1, r3
 800ef44:	68f8      	ldr	r0, [r7, #12]
 800ef46:	f7ff fdc5 	bl	800ead4 <move_window>
 800ef4a:	4603      	mov	r3, r0
 800ef4c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ef4e:	7ffb      	ldrb	r3, [r7, #31]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d15b      	bne.n	800f00c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ef5a:	68bb      	ldr	r3, [r7, #8]
 800ef5c:	005b      	lsls	r3, r3, #1
 800ef5e:	68fa      	ldr	r2, [r7, #12]
 800ef60:	8992      	ldrh	r2, [r2, #12]
 800ef62:	fbb3 f0f2 	udiv	r0, r3, r2
 800ef66:	fb02 f200 	mul.w	r2, r2, r0
 800ef6a:	1a9b      	subs	r3, r3, r2
 800ef6c:	440b      	add	r3, r1
 800ef6e:	687a      	ldr	r2, [r7, #4]
 800ef70:	b292      	uxth	r2, r2
 800ef72:	4611      	mov	r1, r2
 800ef74:	4618      	mov	r0, r3
 800ef76:	f7ff fb38 	bl	800e5ea <st_word>
			fs->wflag = 1;
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	2201      	movs	r2, #1
 800ef7e:	70da      	strb	r2, [r3, #3]
			break;
 800ef80:	e047      	b.n	800f012 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	899b      	ldrh	r3, [r3, #12]
 800ef8a:	089b      	lsrs	r3, r3, #2
 800ef8c:	b29b      	uxth	r3, r3
 800ef8e:	4619      	mov	r1, r3
 800ef90:	68bb      	ldr	r3, [r7, #8]
 800ef92:	fbb3 f3f1 	udiv	r3, r3, r1
 800ef96:	4413      	add	r3, r2
 800ef98:	4619      	mov	r1, r3
 800ef9a:	68f8      	ldr	r0, [r7, #12]
 800ef9c:	f7ff fd9a 	bl	800ead4 <move_window>
 800efa0:	4603      	mov	r3, r0
 800efa2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800efa4:	7ffb      	ldrb	r3, [r7, #31]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d132      	bne.n	800f010 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800efb6:	68bb      	ldr	r3, [r7, #8]
 800efb8:	009b      	lsls	r3, r3, #2
 800efba:	68fa      	ldr	r2, [r7, #12]
 800efbc:	8992      	ldrh	r2, [r2, #12]
 800efbe:	fbb3 f0f2 	udiv	r0, r3, r2
 800efc2:	fb02 f200 	mul.w	r2, r2, r0
 800efc6:	1a9b      	subs	r3, r3, r2
 800efc8:	440b      	add	r3, r1
 800efca:	4618      	mov	r0, r3
 800efcc:	f7ff faea 	bl	800e5a4 <ld_dword>
 800efd0:	4603      	mov	r3, r0
 800efd2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800efd6:	4323      	orrs	r3, r4
 800efd8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800efe0:	68bb      	ldr	r3, [r7, #8]
 800efe2:	009b      	lsls	r3, r3, #2
 800efe4:	68fa      	ldr	r2, [r7, #12]
 800efe6:	8992      	ldrh	r2, [r2, #12]
 800efe8:	fbb3 f0f2 	udiv	r0, r3, r2
 800efec:	fb02 f200 	mul.w	r2, r2, r0
 800eff0:	1a9b      	subs	r3, r3, r2
 800eff2:	440b      	add	r3, r1
 800eff4:	6879      	ldr	r1, [r7, #4]
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7ff fb12 	bl	800e620 <st_dword>
			fs->wflag = 1;
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	2201      	movs	r2, #1
 800f000:	70da      	strb	r2, [r3, #3]
			break;
 800f002:	e006      	b.n	800f012 <put_fat+0x224>
			if (res != FR_OK) break;
 800f004:	bf00      	nop
 800f006:	e004      	b.n	800f012 <put_fat+0x224>
			if (res != FR_OK) break;
 800f008:	bf00      	nop
 800f00a:	e002      	b.n	800f012 <put_fat+0x224>
			if (res != FR_OK) break;
 800f00c:	bf00      	nop
 800f00e:	e000      	b.n	800f012 <put_fat+0x224>
			if (res != FR_OK) break;
 800f010:	bf00      	nop
		}
	}
	return res;
 800f012:	7ffb      	ldrb	r3, [r7, #31]
}
 800f014:	4618      	mov	r0, r3
 800f016:	3724      	adds	r7, #36	; 0x24
 800f018:	46bd      	mov	sp, r7
 800f01a:	bd90      	pop	{r4, r7, pc}

0800f01c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b088      	sub	sp, #32
 800f020:	af00      	add	r7, sp, #0
 800f022:	60f8      	str	r0, [r7, #12]
 800f024:	60b9      	str	r1, [r7, #8]
 800f026:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f028:	2300      	movs	r3, #0
 800f02a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f032:	68bb      	ldr	r3, [r7, #8]
 800f034:	2b01      	cmp	r3, #1
 800f036:	d904      	bls.n	800f042 <remove_chain+0x26>
 800f038:	69bb      	ldr	r3, [r7, #24]
 800f03a:	69db      	ldr	r3, [r3, #28]
 800f03c:	68ba      	ldr	r2, [r7, #8]
 800f03e:	429a      	cmp	r2, r3
 800f040:	d301      	bcc.n	800f046 <remove_chain+0x2a>
 800f042:	2302      	movs	r3, #2
 800f044:	e04b      	b.n	800f0de <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d00c      	beq.n	800f066 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f04c:	f04f 32ff 	mov.w	r2, #4294967295
 800f050:	6879      	ldr	r1, [r7, #4]
 800f052:	69b8      	ldr	r0, [r7, #24]
 800f054:	f7ff fecb 	bl	800edee <put_fat>
 800f058:	4603      	mov	r3, r0
 800f05a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f05c:	7ffb      	ldrb	r3, [r7, #31]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d001      	beq.n	800f066 <remove_chain+0x4a>
 800f062:	7ffb      	ldrb	r3, [r7, #31]
 800f064:	e03b      	b.n	800f0de <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f066:	68b9      	ldr	r1, [r7, #8]
 800f068:	68f8      	ldr	r0, [r7, #12]
 800f06a:	f7ff fdf0 	bl	800ec4e <get_fat>
 800f06e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f070:	697b      	ldr	r3, [r7, #20]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d031      	beq.n	800f0da <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	2b01      	cmp	r3, #1
 800f07a:	d101      	bne.n	800f080 <remove_chain+0x64>
 800f07c:	2302      	movs	r3, #2
 800f07e:	e02e      	b.n	800f0de <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f080:	697b      	ldr	r3, [r7, #20]
 800f082:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f086:	d101      	bne.n	800f08c <remove_chain+0x70>
 800f088:	2301      	movs	r3, #1
 800f08a:	e028      	b.n	800f0de <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f08c:	2200      	movs	r2, #0
 800f08e:	68b9      	ldr	r1, [r7, #8]
 800f090:	69b8      	ldr	r0, [r7, #24]
 800f092:	f7ff feac 	bl	800edee <put_fat>
 800f096:	4603      	mov	r3, r0
 800f098:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f09a:	7ffb      	ldrb	r3, [r7, #31]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d001      	beq.n	800f0a4 <remove_chain+0x88>
 800f0a0:	7ffb      	ldrb	r3, [r7, #31]
 800f0a2:	e01c      	b.n	800f0de <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f0a4:	69bb      	ldr	r3, [r7, #24]
 800f0a6:	695a      	ldr	r2, [r3, #20]
 800f0a8:	69bb      	ldr	r3, [r7, #24]
 800f0aa:	69db      	ldr	r3, [r3, #28]
 800f0ac:	3b02      	subs	r3, #2
 800f0ae:	429a      	cmp	r2, r3
 800f0b0:	d20b      	bcs.n	800f0ca <remove_chain+0xae>
			fs->free_clst++;
 800f0b2:	69bb      	ldr	r3, [r7, #24]
 800f0b4:	695b      	ldr	r3, [r3, #20]
 800f0b6:	1c5a      	adds	r2, r3, #1
 800f0b8:	69bb      	ldr	r3, [r7, #24]
 800f0ba:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800f0bc:	69bb      	ldr	r3, [r7, #24]
 800f0be:	791b      	ldrb	r3, [r3, #4]
 800f0c0:	f043 0301 	orr.w	r3, r3, #1
 800f0c4:	b2da      	uxtb	r2, r3
 800f0c6:	69bb      	ldr	r3, [r7, #24]
 800f0c8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f0ce:	69bb      	ldr	r3, [r7, #24]
 800f0d0:	69db      	ldr	r3, [r3, #28]
 800f0d2:	68ba      	ldr	r2, [r7, #8]
 800f0d4:	429a      	cmp	r2, r3
 800f0d6:	d3c6      	bcc.n	800f066 <remove_chain+0x4a>
 800f0d8:	e000      	b.n	800f0dc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f0da:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f0dc:	2300      	movs	r3, #0
}
 800f0de:	4618      	mov	r0, r3
 800f0e0:	3720      	adds	r7, #32
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	bd80      	pop	{r7, pc}

0800f0e6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f0e6:	b580      	push	{r7, lr}
 800f0e8:	b088      	sub	sp, #32
 800f0ea:	af00      	add	r7, sp, #0
 800f0ec:	6078      	str	r0, [r7, #4]
 800f0ee:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d10d      	bne.n	800f118 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f0fc:	693b      	ldr	r3, [r7, #16]
 800f0fe:	691b      	ldr	r3, [r3, #16]
 800f100:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f102:	69bb      	ldr	r3, [r7, #24]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d004      	beq.n	800f112 <create_chain+0x2c>
 800f108:	693b      	ldr	r3, [r7, #16]
 800f10a:	69db      	ldr	r3, [r3, #28]
 800f10c:	69ba      	ldr	r2, [r7, #24]
 800f10e:	429a      	cmp	r2, r3
 800f110:	d31b      	bcc.n	800f14a <create_chain+0x64>
 800f112:	2301      	movs	r3, #1
 800f114:	61bb      	str	r3, [r7, #24]
 800f116:	e018      	b.n	800f14a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f118:	6839      	ldr	r1, [r7, #0]
 800f11a:	6878      	ldr	r0, [r7, #4]
 800f11c:	f7ff fd97 	bl	800ec4e <get_fat>
 800f120:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	2b01      	cmp	r3, #1
 800f126:	d801      	bhi.n	800f12c <create_chain+0x46>
 800f128:	2301      	movs	r3, #1
 800f12a:	e070      	b.n	800f20e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f132:	d101      	bne.n	800f138 <create_chain+0x52>
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	e06a      	b.n	800f20e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f138:	693b      	ldr	r3, [r7, #16]
 800f13a:	69db      	ldr	r3, [r3, #28]
 800f13c:	68fa      	ldr	r2, [r7, #12]
 800f13e:	429a      	cmp	r2, r3
 800f140:	d201      	bcs.n	800f146 <create_chain+0x60>
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	e063      	b.n	800f20e <create_chain+0x128>
		scl = clst;
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f14a:	69bb      	ldr	r3, [r7, #24]
 800f14c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f14e:	69fb      	ldr	r3, [r7, #28]
 800f150:	3301      	adds	r3, #1
 800f152:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f154:	693b      	ldr	r3, [r7, #16]
 800f156:	69db      	ldr	r3, [r3, #28]
 800f158:	69fa      	ldr	r2, [r7, #28]
 800f15a:	429a      	cmp	r2, r3
 800f15c:	d307      	bcc.n	800f16e <create_chain+0x88>
				ncl = 2;
 800f15e:	2302      	movs	r3, #2
 800f160:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f162:	69fa      	ldr	r2, [r7, #28]
 800f164:	69bb      	ldr	r3, [r7, #24]
 800f166:	429a      	cmp	r2, r3
 800f168:	d901      	bls.n	800f16e <create_chain+0x88>
 800f16a:	2300      	movs	r3, #0
 800f16c:	e04f      	b.n	800f20e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f16e:	69f9      	ldr	r1, [r7, #28]
 800f170:	6878      	ldr	r0, [r7, #4]
 800f172:	f7ff fd6c 	bl	800ec4e <get_fat>
 800f176:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d00e      	beq.n	800f19c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	2b01      	cmp	r3, #1
 800f182:	d003      	beq.n	800f18c <create_chain+0xa6>
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f18a:	d101      	bne.n	800f190 <create_chain+0xaa>
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	e03e      	b.n	800f20e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f190:	69fa      	ldr	r2, [r7, #28]
 800f192:	69bb      	ldr	r3, [r7, #24]
 800f194:	429a      	cmp	r2, r3
 800f196:	d1da      	bne.n	800f14e <create_chain+0x68>
 800f198:	2300      	movs	r3, #0
 800f19a:	e038      	b.n	800f20e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f19c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f19e:	f04f 32ff 	mov.w	r2, #4294967295
 800f1a2:	69f9      	ldr	r1, [r7, #28]
 800f1a4:	6938      	ldr	r0, [r7, #16]
 800f1a6:	f7ff fe22 	bl	800edee <put_fat>
 800f1aa:	4603      	mov	r3, r0
 800f1ac:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f1ae:	7dfb      	ldrb	r3, [r7, #23]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d109      	bne.n	800f1c8 <create_chain+0xe2>
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d006      	beq.n	800f1c8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f1ba:	69fa      	ldr	r2, [r7, #28]
 800f1bc:	6839      	ldr	r1, [r7, #0]
 800f1be:	6938      	ldr	r0, [r7, #16]
 800f1c0:	f7ff fe15 	bl	800edee <put_fat>
 800f1c4:	4603      	mov	r3, r0
 800f1c6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f1c8:	7dfb      	ldrb	r3, [r7, #23]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d116      	bne.n	800f1fc <create_chain+0x116>
		fs->last_clst = ncl;
 800f1ce:	693b      	ldr	r3, [r7, #16]
 800f1d0:	69fa      	ldr	r2, [r7, #28]
 800f1d2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f1d4:	693b      	ldr	r3, [r7, #16]
 800f1d6:	695a      	ldr	r2, [r3, #20]
 800f1d8:	693b      	ldr	r3, [r7, #16]
 800f1da:	69db      	ldr	r3, [r3, #28]
 800f1dc:	3b02      	subs	r3, #2
 800f1de:	429a      	cmp	r2, r3
 800f1e0:	d804      	bhi.n	800f1ec <create_chain+0x106>
 800f1e2:	693b      	ldr	r3, [r7, #16]
 800f1e4:	695b      	ldr	r3, [r3, #20]
 800f1e6:	1e5a      	subs	r2, r3, #1
 800f1e8:	693b      	ldr	r3, [r7, #16]
 800f1ea:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800f1ec:	693b      	ldr	r3, [r7, #16]
 800f1ee:	791b      	ldrb	r3, [r3, #4]
 800f1f0:	f043 0301 	orr.w	r3, r3, #1
 800f1f4:	b2da      	uxtb	r2, r3
 800f1f6:	693b      	ldr	r3, [r7, #16]
 800f1f8:	711a      	strb	r2, [r3, #4]
 800f1fa:	e007      	b.n	800f20c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f1fc:	7dfb      	ldrb	r3, [r7, #23]
 800f1fe:	2b01      	cmp	r3, #1
 800f200:	d102      	bne.n	800f208 <create_chain+0x122>
 800f202:	f04f 33ff 	mov.w	r3, #4294967295
 800f206:	e000      	b.n	800f20a <create_chain+0x124>
 800f208:	2301      	movs	r3, #1
 800f20a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f20c:	69fb      	ldr	r3, [r7, #28]
}
 800f20e:	4618      	mov	r0, r3
 800f210:	3720      	adds	r7, #32
 800f212:	46bd      	mov	sp, r7
 800f214:	bd80      	pop	{r7, pc}

0800f216 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f216:	b480      	push	{r7}
 800f218:	b087      	sub	sp, #28
 800f21a:	af00      	add	r7, sp, #0
 800f21c:	6078      	str	r0, [r7, #4]
 800f21e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f22a:	3304      	adds	r3, #4
 800f22c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	899b      	ldrh	r3, [r3, #12]
 800f232:	461a      	mov	r2, r3
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	fbb3 f3f2 	udiv	r3, r3, r2
 800f23a:	68fa      	ldr	r2, [r7, #12]
 800f23c:	8952      	ldrh	r2, [r2, #10]
 800f23e:	fbb3 f3f2 	udiv	r3, r3, r2
 800f242:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f244:	693b      	ldr	r3, [r7, #16]
 800f246:	1d1a      	adds	r2, r3, #4
 800f248:	613a      	str	r2, [r7, #16]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f24e:	68bb      	ldr	r3, [r7, #8]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d101      	bne.n	800f258 <clmt_clust+0x42>
 800f254:	2300      	movs	r3, #0
 800f256:	e010      	b.n	800f27a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800f258:	697a      	ldr	r2, [r7, #20]
 800f25a:	68bb      	ldr	r3, [r7, #8]
 800f25c:	429a      	cmp	r2, r3
 800f25e:	d307      	bcc.n	800f270 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800f260:	697a      	ldr	r2, [r7, #20]
 800f262:	68bb      	ldr	r3, [r7, #8]
 800f264:	1ad3      	subs	r3, r2, r3
 800f266:	617b      	str	r3, [r7, #20]
 800f268:	693b      	ldr	r3, [r7, #16]
 800f26a:	3304      	adds	r3, #4
 800f26c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f26e:	e7e9      	b.n	800f244 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800f270:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f272:	693b      	ldr	r3, [r7, #16]
 800f274:	681a      	ldr	r2, [r3, #0]
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	4413      	add	r3, r2
}
 800f27a:	4618      	mov	r0, r3
 800f27c:	371c      	adds	r7, #28
 800f27e:	46bd      	mov	sp, r7
 800f280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f284:	4770      	bx	lr

0800f286 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f286:	b580      	push	{r7, lr}
 800f288:	b086      	sub	sp, #24
 800f28a:	af00      	add	r7, sp, #0
 800f28c:	6078      	str	r0, [r7, #4]
 800f28e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f29c:	d204      	bcs.n	800f2a8 <dir_sdi+0x22>
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	f003 031f 	and.w	r3, r3, #31
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d001      	beq.n	800f2ac <dir_sdi+0x26>
		return FR_INT_ERR;
 800f2a8:	2302      	movs	r3, #2
 800f2aa:	e071      	b.n	800f390 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	683a      	ldr	r2, [r7, #0]
 800f2b0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	689b      	ldr	r3, [r3, #8]
 800f2b6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f2b8:	697b      	ldr	r3, [r7, #20]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d106      	bne.n	800f2cc <dir_sdi+0x46>
 800f2be:	693b      	ldr	r3, [r7, #16]
 800f2c0:	781b      	ldrb	r3, [r3, #0]
 800f2c2:	2b02      	cmp	r3, #2
 800f2c4:	d902      	bls.n	800f2cc <dir_sdi+0x46>
		clst = fs->dirbase;
 800f2c6:	693b      	ldr	r3, [r7, #16]
 800f2c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2ca:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f2cc:	697b      	ldr	r3, [r7, #20]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d10c      	bne.n	800f2ec <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	095b      	lsrs	r3, r3, #5
 800f2d6:	693a      	ldr	r2, [r7, #16]
 800f2d8:	8912      	ldrh	r2, [r2, #8]
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	d301      	bcc.n	800f2e2 <dir_sdi+0x5c>
 800f2de:	2302      	movs	r3, #2
 800f2e0:	e056      	b.n	800f390 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800f2e2:	693b      	ldr	r3, [r7, #16]
 800f2e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	61da      	str	r2, [r3, #28]
 800f2ea:	e02d      	b.n	800f348 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f2ec:	693b      	ldr	r3, [r7, #16]
 800f2ee:	895b      	ldrh	r3, [r3, #10]
 800f2f0:	461a      	mov	r2, r3
 800f2f2:	693b      	ldr	r3, [r7, #16]
 800f2f4:	899b      	ldrh	r3, [r3, #12]
 800f2f6:	fb03 f302 	mul.w	r3, r3, r2
 800f2fa:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f2fc:	e019      	b.n	800f332 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	6979      	ldr	r1, [r7, #20]
 800f302:	4618      	mov	r0, r3
 800f304:	f7ff fca3 	bl	800ec4e <get_fat>
 800f308:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f30a:	697b      	ldr	r3, [r7, #20]
 800f30c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f310:	d101      	bne.n	800f316 <dir_sdi+0x90>
 800f312:	2301      	movs	r3, #1
 800f314:	e03c      	b.n	800f390 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f316:	697b      	ldr	r3, [r7, #20]
 800f318:	2b01      	cmp	r3, #1
 800f31a:	d904      	bls.n	800f326 <dir_sdi+0xa0>
 800f31c:	693b      	ldr	r3, [r7, #16]
 800f31e:	69db      	ldr	r3, [r3, #28]
 800f320:	697a      	ldr	r2, [r7, #20]
 800f322:	429a      	cmp	r2, r3
 800f324:	d301      	bcc.n	800f32a <dir_sdi+0xa4>
 800f326:	2302      	movs	r3, #2
 800f328:	e032      	b.n	800f390 <dir_sdi+0x10a>
			ofs -= csz;
 800f32a:	683a      	ldr	r2, [r7, #0]
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	1ad3      	subs	r3, r2, r3
 800f330:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f332:	683a      	ldr	r2, [r7, #0]
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	429a      	cmp	r2, r3
 800f338:	d2e1      	bcs.n	800f2fe <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800f33a:	6979      	ldr	r1, [r7, #20]
 800f33c:	6938      	ldr	r0, [r7, #16]
 800f33e:	f7ff fc67 	bl	800ec10 <clust2sect>
 800f342:	4602      	mov	r2, r0
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	697a      	ldr	r2, [r7, #20]
 800f34c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	69db      	ldr	r3, [r3, #28]
 800f352:	2b00      	cmp	r3, #0
 800f354:	d101      	bne.n	800f35a <dir_sdi+0xd4>
 800f356:	2302      	movs	r3, #2
 800f358:	e01a      	b.n	800f390 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	69da      	ldr	r2, [r3, #28]
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	899b      	ldrh	r3, [r3, #12]
 800f362:	4619      	mov	r1, r3
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	fbb3 f3f1 	udiv	r3, r3, r1
 800f36a:	441a      	add	r2, r3
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f370:	693b      	ldr	r3, [r7, #16]
 800f372:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f376:	693b      	ldr	r3, [r7, #16]
 800f378:	899b      	ldrh	r3, [r3, #12]
 800f37a:	461a      	mov	r2, r3
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	fbb3 f0f2 	udiv	r0, r3, r2
 800f382:	fb02 f200 	mul.w	r2, r2, r0
 800f386:	1a9b      	subs	r3, r3, r2
 800f388:	18ca      	adds	r2, r1, r3
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f38e:	2300      	movs	r3, #0
}
 800f390:	4618      	mov	r0, r3
 800f392:	3718      	adds	r7, #24
 800f394:	46bd      	mov	sp, r7
 800f396:	bd80      	pop	{r7, pc}

0800f398 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f398:	b580      	push	{r7, lr}
 800f39a:	b086      	sub	sp, #24
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	6078      	str	r0, [r7, #4]
 800f3a0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	695b      	ldr	r3, [r3, #20]
 800f3ac:	3320      	adds	r3, #32
 800f3ae:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	69db      	ldr	r3, [r3, #28]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d003      	beq.n	800f3c0 <dir_next+0x28>
 800f3b8:	68bb      	ldr	r3, [r7, #8]
 800f3ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f3be:	d301      	bcc.n	800f3c4 <dir_next+0x2c>
 800f3c0:	2304      	movs	r3, #4
 800f3c2:	e0bb      	b.n	800f53c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	899b      	ldrh	r3, [r3, #12]
 800f3c8:	461a      	mov	r2, r3
 800f3ca:	68bb      	ldr	r3, [r7, #8]
 800f3cc:	fbb3 f1f2 	udiv	r1, r3, r2
 800f3d0:	fb02 f201 	mul.w	r2, r2, r1
 800f3d4:	1a9b      	subs	r3, r3, r2
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	f040 809d 	bne.w	800f516 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	69db      	ldr	r3, [r3, #28]
 800f3e0:	1c5a      	adds	r2, r3, #1
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	699b      	ldr	r3, [r3, #24]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d10b      	bne.n	800f406 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f3ee:	68bb      	ldr	r3, [r7, #8]
 800f3f0:	095b      	lsrs	r3, r3, #5
 800f3f2:	68fa      	ldr	r2, [r7, #12]
 800f3f4:	8912      	ldrh	r2, [r2, #8]
 800f3f6:	4293      	cmp	r3, r2
 800f3f8:	f0c0 808d 	bcc.w	800f516 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2200      	movs	r2, #0
 800f400:	61da      	str	r2, [r3, #28]
 800f402:	2304      	movs	r3, #4
 800f404:	e09a      	b.n	800f53c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	899b      	ldrh	r3, [r3, #12]
 800f40a:	461a      	mov	r2, r3
 800f40c:	68bb      	ldr	r3, [r7, #8]
 800f40e:	fbb3 f3f2 	udiv	r3, r3, r2
 800f412:	68fa      	ldr	r2, [r7, #12]
 800f414:	8952      	ldrh	r2, [r2, #10]
 800f416:	3a01      	subs	r2, #1
 800f418:	4013      	ands	r3, r2
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d17b      	bne.n	800f516 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f41e:	687a      	ldr	r2, [r7, #4]
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	699b      	ldr	r3, [r3, #24]
 800f424:	4619      	mov	r1, r3
 800f426:	4610      	mov	r0, r2
 800f428:	f7ff fc11 	bl	800ec4e <get_fat>
 800f42c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f42e:	697b      	ldr	r3, [r7, #20]
 800f430:	2b01      	cmp	r3, #1
 800f432:	d801      	bhi.n	800f438 <dir_next+0xa0>
 800f434:	2302      	movs	r3, #2
 800f436:	e081      	b.n	800f53c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f438:	697b      	ldr	r3, [r7, #20]
 800f43a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f43e:	d101      	bne.n	800f444 <dir_next+0xac>
 800f440:	2301      	movs	r3, #1
 800f442:	e07b      	b.n	800f53c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	69db      	ldr	r3, [r3, #28]
 800f448:	697a      	ldr	r2, [r7, #20]
 800f44a:	429a      	cmp	r2, r3
 800f44c:	d359      	bcc.n	800f502 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	2b00      	cmp	r3, #0
 800f452:	d104      	bne.n	800f45e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2200      	movs	r2, #0
 800f458:	61da      	str	r2, [r3, #28]
 800f45a:	2304      	movs	r3, #4
 800f45c:	e06e      	b.n	800f53c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f45e:	687a      	ldr	r2, [r7, #4]
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	699b      	ldr	r3, [r3, #24]
 800f464:	4619      	mov	r1, r3
 800f466:	4610      	mov	r0, r2
 800f468:	f7ff fe3d 	bl	800f0e6 <create_chain>
 800f46c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f46e:	697b      	ldr	r3, [r7, #20]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d101      	bne.n	800f478 <dir_next+0xe0>
 800f474:	2307      	movs	r3, #7
 800f476:	e061      	b.n	800f53c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f478:	697b      	ldr	r3, [r7, #20]
 800f47a:	2b01      	cmp	r3, #1
 800f47c:	d101      	bne.n	800f482 <dir_next+0xea>
 800f47e:	2302      	movs	r3, #2
 800f480:	e05c      	b.n	800f53c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f482:	697b      	ldr	r3, [r7, #20]
 800f484:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f488:	d101      	bne.n	800f48e <dir_next+0xf6>
 800f48a:	2301      	movs	r3, #1
 800f48c:	e056      	b.n	800f53c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f48e:	68f8      	ldr	r0, [r7, #12]
 800f490:	f7ff fadc 	bl	800ea4c <sync_window>
 800f494:	4603      	mov	r3, r0
 800f496:	2b00      	cmp	r3, #0
 800f498:	d001      	beq.n	800f49e <dir_next+0x106>
 800f49a:	2301      	movs	r3, #1
 800f49c:	e04e      	b.n	800f53c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	899b      	ldrh	r3, [r3, #12]
 800f4a8:	461a      	mov	r2, r3
 800f4aa:	2100      	movs	r1, #0
 800f4ac:	f7ff f905 	bl	800e6ba <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	613b      	str	r3, [r7, #16]
 800f4b4:	6979      	ldr	r1, [r7, #20]
 800f4b6:	68f8      	ldr	r0, [r7, #12]
 800f4b8:	f7ff fbaa 	bl	800ec10 <clust2sect>
 800f4bc:	4602      	mov	r2, r0
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	635a      	str	r2, [r3, #52]	; 0x34
 800f4c2:	e012      	b.n	800f4ea <dir_next+0x152>
						fs->wflag = 1;
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	2201      	movs	r2, #1
 800f4c8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f4ca:	68f8      	ldr	r0, [r7, #12]
 800f4cc:	f7ff fabe 	bl	800ea4c <sync_window>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d001      	beq.n	800f4da <dir_next+0x142>
 800f4d6:	2301      	movs	r3, #1
 800f4d8:	e030      	b.n	800f53c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f4da:	693b      	ldr	r3, [r7, #16]
 800f4dc:	3301      	adds	r3, #1
 800f4de:	613b      	str	r3, [r7, #16]
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f4e4:	1c5a      	adds	r2, r3, #1
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	635a      	str	r2, [r3, #52]	; 0x34
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	895b      	ldrh	r3, [r3, #10]
 800f4ee:	461a      	mov	r2, r3
 800f4f0:	693b      	ldr	r3, [r7, #16]
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d3e6      	bcc.n	800f4c4 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f4fa:	693b      	ldr	r3, [r7, #16]
 800f4fc:	1ad2      	subs	r2, r2, r3
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	697a      	ldr	r2, [r7, #20]
 800f506:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f508:	6979      	ldr	r1, [r7, #20]
 800f50a:	68f8      	ldr	r0, [r7, #12]
 800f50c:	f7ff fb80 	bl	800ec10 <clust2sect>
 800f510:	4602      	mov	r2, r0
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	68ba      	ldr	r2, [r7, #8]
 800f51a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	899b      	ldrh	r3, [r3, #12]
 800f526:	461a      	mov	r2, r3
 800f528:	68bb      	ldr	r3, [r7, #8]
 800f52a:	fbb3 f0f2 	udiv	r0, r3, r2
 800f52e:	fb02 f200 	mul.w	r2, r2, r0
 800f532:	1a9b      	subs	r3, r3, r2
 800f534:	18ca      	adds	r2, r1, r3
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f53a:	2300      	movs	r3, #0
}
 800f53c:	4618      	mov	r0, r3
 800f53e:	3718      	adds	r7, #24
 800f540:	46bd      	mov	sp, r7
 800f542:	bd80      	pop	{r7, pc}

0800f544 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f544:	b580      	push	{r7, lr}
 800f546:	b086      	sub	sp, #24
 800f548:	af00      	add	r7, sp, #0
 800f54a:	6078      	str	r0, [r7, #4]
 800f54c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f554:	2100      	movs	r1, #0
 800f556:	6878      	ldr	r0, [r7, #4]
 800f558:	f7ff fe95 	bl	800f286 <dir_sdi>
 800f55c:	4603      	mov	r3, r0
 800f55e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f560:	7dfb      	ldrb	r3, [r7, #23]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d12b      	bne.n	800f5be <dir_alloc+0x7a>
		n = 0;
 800f566:	2300      	movs	r3, #0
 800f568:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	69db      	ldr	r3, [r3, #28]
 800f56e:	4619      	mov	r1, r3
 800f570:	68f8      	ldr	r0, [r7, #12]
 800f572:	f7ff faaf 	bl	800ead4 <move_window>
 800f576:	4603      	mov	r3, r0
 800f578:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f57a:	7dfb      	ldrb	r3, [r7, #23]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d11d      	bne.n	800f5bc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	6a1b      	ldr	r3, [r3, #32]
 800f584:	781b      	ldrb	r3, [r3, #0]
 800f586:	2be5      	cmp	r3, #229	; 0xe5
 800f588:	d004      	beq.n	800f594 <dir_alloc+0x50>
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6a1b      	ldr	r3, [r3, #32]
 800f58e:	781b      	ldrb	r3, [r3, #0]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d107      	bne.n	800f5a4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f594:	693b      	ldr	r3, [r7, #16]
 800f596:	3301      	adds	r3, #1
 800f598:	613b      	str	r3, [r7, #16]
 800f59a:	693a      	ldr	r2, [r7, #16]
 800f59c:	683b      	ldr	r3, [r7, #0]
 800f59e:	429a      	cmp	r2, r3
 800f5a0:	d102      	bne.n	800f5a8 <dir_alloc+0x64>
 800f5a2:	e00c      	b.n	800f5be <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f5a8:	2101      	movs	r1, #1
 800f5aa:	6878      	ldr	r0, [r7, #4]
 800f5ac:	f7ff fef4 	bl	800f398 <dir_next>
 800f5b0:	4603      	mov	r3, r0
 800f5b2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f5b4:	7dfb      	ldrb	r3, [r7, #23]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d0d7      	beq.n	800f56a <dir_alloc+0x26>
 800f5ba:	e000      	b.n	800f5be <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f5bc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f5be:	7dfb      	ldrb	r3, [r7, #23]
 800f5c0:	2b04      	cmp	r3, #4
 800f5c2:	d101      	bne.n	800f5c8 <dir_alloc+0x84>
 800f5c4:	2307      	movs	r3, #7
 800f5c6:	75fb      	strb	r3, [r7, #23]
	return res;
 800f5c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3718      	adds	r7, #24
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}

0800f5d2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f5d2:	b580      	push	{r7, lr}
 800f5d4:	b084      	sub	sp, #16
 800f5d6:	af00      	add	r7, sp, #0
 800f5d8:	6078      	str	r0, [r7, #4]
 800f5da:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f5dc:	683b      	ldr	r3, [r7, #0]
 800f5de:	331a      	adds	r3, #26
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	f7fe ffc7 	bl	800e574 <ld_word>
 800f5e6:	4603      	mov	r3, r0
 800f5e8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	781b      	ldrb	r3, [r3, #0]
 800f5ee:	2b03      	cmp	r3, #3
 800f5f0:	d109      	bne.n	800f606 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f5f2:	683b      	ldr	r3, [r7, #0]
 800f5f4:	3314      	adds	r3, #20
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	f7fe ffbc 	bl	800e574 <ld_word>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	041b      	lsls	r3, r3, #16
 800f600:	68fa      	ldr	r2, [r7, #12]
 800f602:	4313      	orrs	r3, r2
 800f604:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f606:	68fb      	ldr	r3, [r7, #12]
}
 800f608:	4618      	mov	r0, r3
 800f60a:	3710      	adds	r7, #16
 800f60c:	46bd      	mov	sp, r7
 800f60e:	bd80      	pop	{r7, pc}

0800f610 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f610:	b580      	push	{r7, lr}
 800f612:	b084      	sub	sp, #16
 800f614:	af00      	add	r7, sp, #0
 800f616:	60f8      	str	r0, [r7, #12]
 800f618:	60b9      	str	r1, [r7, #8]
 800f61a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f61c:	68bb      	ldr	r3, [r7, #8]
 800f61e:	331a      	adds	r3, #26
 800f620:	687a      	ldr	r2, [r7, #4]
 800f622:	b292      	uxth	r2, r2
 800f624:	4611      	mov	r1, r2
 800f626:	4618      	mov	r0, r3
 800f628:	f7fe ffdf 	bl	800e5ea <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	781b      	ldrb	r3, [r3, #0]
 800f630:	2b03      	cmp	r3, #3
 800f632:	d109      	bne.n	800f648 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f634:	68bb      	ldr	r3, [r7, #8]
 800f636:	f103 0214 	add.w	r2, r3, #20
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	0c1b      	lsrs	r3, r3, #16
 800f63e:	b29b      	uxth	r3, r3
 800f640:	4619      	mov	r1, r3
 800f642:	4610      	mov	r0, r2
 800f644:	f7fe ffd1 	bl	800e5ea <st_word>
	}
}
 800f648:	bf00      	nop
 800f64a:	3710      	adds	r7, #16
 800f64c:	46bd      	mov	sp, r7
 800f64e:	bd80      	pop	{r7, pc}

0800f650 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f650:	b580      	push	{r7, lr}
 800f652:	b086      	sub	sp, #24
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
 800f658:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f65a:	2304      	movs	r3, #4
 800f65c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800f664:	e03c      	b.n	800f6e0 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	69db      	ldr	r3, [r3, #28]
 800f66a:	4619      	mov	r1, r3
 800f66c:	6938      	ldr	r0, [r7, #16]
 800f66e:	f7ff fa31 	bl	800ead4 <move_window>
 800f672:	4603      	mov	r3, r0
 800f674:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f676:	7dfb      	ldrb	r3, [r7, #23]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d136      	bne.n	800f6ea <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	6a1b      	ldr	r3, [r3, #32]
 800f680:	781b      	ldrb	r3, [r3, #0]
 800f682:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800f684:	7bfb      	ldrb	r3, [r7, #15]
 800f686:	2b00      	cmp	r3, #0
 800f688:	d102      	bne.n	800f690 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f68a:	2304      	movs	r3, #4
 800f68c:	75fb      	strb	r3, [r7, #23]
 800f68e:	e031      	b.n	800f6f4 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	6a1b      	ldr	r3, [r3, #32]
 800f694:	330b      	adds	r3, #11
 800f696:	781b      	ldrb	r3, [r3, #0]
 800f698:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f69c:	73bb      	strb	r3, [r7, #14]
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	7bba      	ldrb	r2, [r7, #14]
 800f6a2:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800f6a4:	7bfb      	ldrb	r3, [r7, #15]
 800f6a6:	2be5      	cmp	r3, #229	; 0xe5
 800f6a8:	d011      	beq.n	800f6ce <dir_read+0x7e>
 800f6aa:	7bfb      	ldrb	r3, [r7, #15]
 800f6ac:	2b2e      	cmp	r3, #46	; 0x2e
 800f6ae:	d00e      	beq.n	800f6ce <dir_read+0x7e>
 800f6b0:	7bbb      	ldrb	r3, [r7, #14]
 800f6b2:	2b0f      	cmp	r3, #15
 800f6b4:	d00b      	beq.n	800f6ce <dir_read+0x7e>
 800f6b6:	7bbb      	ldrb	r3, [r7, #14]
 800f6b8:	f023 0320 	bic.w	r3, r3, #32
 800f6bc:	2b08      	cmp	r3, #8
 800f6be:	bf0c      	ite	eq
 800f6c0:	2301      	moveq	r3, #1
 800f6c2:	2300      	movne	r3, #0
 800f6c4:	b2db      	uxtb	r3, r3
 800f6c6:	461a      	mov	r2, r3
 800f6c8:	683b      	ldr	r3, [r7, #0]
 800f6ca:	4293      	cmp	r3, r2
 800f6cc:	d00f      	beq.n	800f6ee <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800f6ce:	2100      	movs	r1, #0
 800f6d0:	6878      	ldr	r0, [r7, #4]
 800f6d2:	f7ff fe61 	bl	800f398 <dir_next>
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f6da:	7dfb      	ldrb	r3, [r7, #23]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d108      	bne.n	800f6f2 <dir_read+0xa2>
	while (dp->sect) {
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	69db      	ldr	r3, [r3, #28]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d1be      	bne.n	800f666 <dir_read+0x16>
 800f6e8:	e004      	b.n	800f6f4 <dir_read+0xa4>
		if (res != FR_OK) break;
 800f6ea:	bf00      	nop
 800f6ec:	e002      	b.n	800f6f4 <dir_read+0xa4>
				break;
 800f6ee:	bf00      	nop
 800f6f0:	e000      	b.n	800f6f4 <dir_read+0xa4>
		if (res != FR_OK) break;
 800f6f2:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f6f4:	7dfb      	ldrb	r3, [r7, #23]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d002      	beq.n	800f700 <dir_read+0xb0>
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	61da      	str	r2, [r3, #28]
	return res;
 800f700:	7dfb      	ldrb	r3, [r7, #23]
}
 800f702:	4618      	mov	r0, r3
 800f704:	3718      	adds	r7, #24
 800f706:	46bd      	mov	sp, r7
 800f708:	bd80      	pop	{r7, pc}

0800f70a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f70a:	b580      	push	{r7, lr}
 800f70c:	b086      	sub	sp, #24
 800f70e:	af00      	add	r7, sp, #0
 800f710:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f718:	2100      	movs	r1, #0
 800f71a:	6878      	ldr	r0, [r7, #4]
 800f71c:	f7ff fdb3 	bl	800f286 <dir_sdi>
 800f720:	4603      	mov	r3, r0
 800f722:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f724:	7dfb      	ldrb	r3, [r7, #23]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d001      	beq.n	800f72e <dir_find+0x24>
 800f72a:	7dfb      	ldrb	r3, [r7, #23]
 800f72c:	e03e      	b.n	800f7ac <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	69db      	ldr	r3, [r3, #28]
 800f732:	4619      	mov	r1, r3
 800f734:	6938      	ldr	r0, [r7, #16]
 800f736:	f7ff f9cd 	bl	800ead4 <move_window>
 800f73a:	4603      	mov	r3, r0
 800f73c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f73e:	7dfb      	ldrb	r3, [r7, #23]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d12f      	bne.n	800f7a4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	6a1b      	ldr	r3, [r3, #32]
 800f748:	781b      	ldrb	r3, [r3, #0]
 800f74a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f74c:	7bfb      	ldrb	r3, [r7, #15]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d102      	bne.n	800f758 <dir_find+0x4e>
 800f752:	2304      	movs	r3, #4
 800f754:	75fb      	strb	r3, [r7, #23]
 800f756:	e028      	b.n	800f7aa <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	6a1b      	ldr	r3, [r3, #32]
 800f75c:	330b      	adds	r3, #11
 800f75e:	781b      	ldrb	r3, [r3, #0]
 800f760:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f764:	b2da      	uxtb	r2, r3
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	6a1b      	ldr	r3, [r3, #32]
 800f76e:	330b      	adds	r3, #11
 800f770:	781b      	ldrb	r3, [r3, #0]
 800f772:	f003 0308 	and.w	r3, r3, #8
 800f776:	2b00      	cmp	r3, #0
 800f778:	d10a      	bne.n	800f790 <dir_find+0x86>
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	6a18      	ldr	r0, [r3, #32]
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	3324      	adds	r3, #36	; 0x24
 800f782:	220b      	movs	r2, #11
 800f784:	4619      	mov	r1, r3
 800f786:	f7fe ffb2 	bl	800e6ee <mem_cmp>
 800f78a:	4603      	mov	r3, r0
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d00b      	beq.n	800f7a8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f790:	2100      	movs	r1, #0
 800f792:	6878      	ldr	r0, [r7, #4]
 800f794:	f7ff fe00 	bl	800f398 <dir_next>
 800f798:	4603      	mov	r3, r0
 800f79a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f79c:	7dfb      	ldrb	r3, [r7, #23]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d0c5      	beq.n	800f72e <dir_find+0x24>
 800f7a2:	e002      	b.n	800f7aa <dir_find+0xa0>
		if (res != FR_OK) break;
 800f7a4:	bf00      	nop
 800f7a6:	e000      	b.n	800f7aa <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f7a8:	bf00      	nop

	return res;
 800f7aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	3718      	adds	r7, #24
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	bd80      	pop	{r7, pc}

0800f7b4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	b084      	sub	sp, #16
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800f7c2:	2101      	movs	r1, #1
 800f7c4:	6878      	ldr	r0, [r7, #4]
 800f7c6:	f7ff febd 	bl	800f544 <dir_alloc>
 800f7ca:	4603      	mov	r3, r0
 800f7cc:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f7ce:	7bfb      	ldrb	r3, [r7, #15]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d11c      	bne.n	800f80e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	69db      	ldr	r3, [r3, #28]
 800f7d8:	4619      	mov	r1, r3
 800f7da:	68b8      	ldr	r0, [r7, #8]
 800f7dc:	f7ff f97a 	bl	800ead4 <move_window>
 800f7e0:	4603      	mov	r3, r0
 800f7e2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f7e4:	7bfb      	ldrb	r3, [r7, #15]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d111      	bne.n	800f80e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	6a1b      	ldr	r3, [r3, #32]
 800f7ee:	2220      	movs	r2, #32
 800f7f0:	2100      	movs	r1, #0
 800f7f2:	4618      	mov	r0, r3
 800f7f4:	f7fe ff61 	bl	800e6ba <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	6a18      	ldr	r0, [r3, #32]
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	3324      	adds	r3, #36	; 0x24
 800f800:	220b      	movs	r2, #11
 800f802:	4619      	mov	r1, r3
 800f804:	f7fe ff38 	bl	800e678 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800f808:	68bb      	ldr	r3, [r7, #8]
 800f80a:	2201      	movs	r2, #1
 800f80c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f80e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f810:	4618      	mov	r0, r3
 800f812:	3710      	adds	r7, #16
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}

0800f818 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b084      	sub	sp, #16
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	69db      	ldr	r3, [r3, #28]
 800f82a:	4619      	mov	r1, r3
 800f82c:	68f8      	ldr	r0, [r7, #12]
 800f82e:	f7ff f951 	bl	800ead4 <move_window>
 800f832:	4603      	mov	r3, r0
 800f834:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 800f836:	7afb      	ldrb	r3, [r7, #11]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d106      	bne.n	800f84a <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	6a1b      	ldr	r3, [r3, #32]
 800f840:	22e5      	movs	r2, #229	; 0xe5
 800f842:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	2201      	movs	r2, #1
 800f848:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800f84a:	7afb      	ldrb	r3, [r7, #11]
}
 800f84c:	4618      	mov	r0, r3
 800f84e:	3710      	adds	r7, #16
 800f850:	46bd      	mov	sp, r7
 800f852:	bd80      	pop	{r7, pc}

0800f854 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b088      	sub	sp, #32
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
 800f85c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	60fb      	str	r3, [r7, #12]
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	3324      	adds	r3, #36	; 0x24
 800f868:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800f86a:	220b      	movs	r2, #11
 800f86c:	2120      	movs	r1, #32
 800f86e:	68b8      	ldr	r0, [r7, #8]
 800f870:	f7fe ff23 	bl	800e6ba <mem_set>
	si = i = 0; ni = 8;
 800f874:	2300      	movs	r3, #0
 800f876:	613b      	str	r3, [r7, #16]
 800f878:	693b      	ldr	r3, [r7, #16]
 800f87a:	617b      	str	r3, [r7, #20]
 800f87c:	2308      	movs	r3, #8
 800f87e:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 800f880:	68fa      	ldr	r2, [r7, #12]
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	4413      	add	r3, r2
 800f886:	781b      	ldrb	r3, [r3, #0]
 800f888:	2b2e      	cmp	r3, #46	; 0x2e
 800f88a:	d12f      	bne.n	800f8ec <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	1c5a      	adds	r2, r3, #1
 800f890:	617a      	str	r2, [r7, #20]
 800f892:	68fa      	ldr	r2, [r7, #12]
 800f894:	4413      	add	r3, r2
 800f896:	781b      	ldrb	r3, [r3, #0]
 800f898:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 800f89a:	7ffb      	ldrb	r3, [r7, #31]
 800f89c:	2b2e      	cmp	r3, #46	; 0x2e
 800f89e:	d10a      	bne.n	800f8b6 <create_name+0x62>
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	2b02      	cmp	r3, #2
 800f8a4:	d807      	bhi.n	800f8b6 <create_name+0x62>
			sfn[i++] = c;
 800f8a6:	693b      	ldr	r3, [r7, #16]
 800f8a8:	1c5a      	adds	r2, r3, #1
 800f8aa:	613a      	str	r2, [r7, #16]
 800f8ac:	68ba      	ldr	r2, [r7, #8]
 800f8ae:	4413      	add	r3, r2
 800f8b0:	7ffa      	ldrb	r2, [r7, #31]
 800f8b2:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 800f8b4:	e7ea      	b.n	800f88c <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 800f8b6:	7ffb      	ldrb	r3, [r7, #31]
 800f8b8:	2b2f      	cmp	r3, #47	; 0x2f
 800f8ba:	d007      	beq.n	800f8cc <create_name+0x78>
 800f8bc:	7ffb      	ldrb	r3, [r7, #31]
 800f8be:	2b5c      	cmp	r3, #92	; 0x5c
 800f8c0:	d004      	beq.n	800f8cc <create_name+0x78>
 800f8c2:	7ffb      	ldrb	r3, [r7, #31]
 800f8c4:	2b20      	cmp	r3, #32
 800f8c6:	d901      	bls.n	800f8cc <create_name+0x78>
 800f8c8:	2306      	movs	r3, #6
 800f8ca:	e084      	b.n	800f9d6 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 800f8cc:	68fa      	ldr	r2, [r7, #12]
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	441a      	add	r2, r3
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 800f8d6:	7ffb      	ldrb	r3, [r7, #31]
 800f8d8:	2b20      	cmp	r3, #32
 800f8da:	d801      	bhi.n	800f8e0 <create_name+0x8c>
 800f8dc:	2224      	movs	r2, #36	; 0x24
 800f8de:	e000      	b.n	800f8e2 <create_name+0x8e>
 800f8e0:	2220      	movs	r2, #32
 800f8e2:	68bb      	ldr	r3, [r7, #8]
 800f8e4:	330b      	adds	r3, #11
 800f8e6:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	e074      	b.n	800f9d6 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800f8ec:	697b      	ldr	r3, [r7, #20]
 800f8ee:	1c5a      	adds	r2, r3, #1
 800f8f0:	617a      	str	r2, [r7, #20]
 800f8f2:	68fa      	ldr	r2, [r7, #12]
 800f8f4:	4413      	add	r3, r2
 800f8f6:	781b      	ldrb	r3, [r3, #0]
 800f8f8:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f8fa:	7ffb      	ldrb	r3, [r7, #31]
 800f8fc:	2b20      	cmp	r3, #32
 800f8fe:	d94e      	bls.n	800f99e <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800f900:	7ffb      	ldrb	r3, [r7, #31]
 800f902:	2b2f      	cmp	r3, #47	; 0x2f
 800f904:	d006      	beq.n	800f914 <create_name+0xc0>
 800f906:	7ffb      	ldrb	r3, [r7, #31]
 800f908:	2b5c      	cmp	r3, #92	; 0x5c
 800f90a:	d110      	bne.n	800f92e <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f90c:	e002      	b.n	800f914 <create_name+0xc0>
 800f90e:	697b      	ldr	r3, [r7, #20]
 800f910:	3301      	adds	r3, #1
 800f912:	617b      	str	r3, [r7, #20]
 800f914:	68fa      	ldr	r2, [r7, #12]
 800f916:	697b      	ldr	r3, [r7, #20]
 800f918:	4413      	add	r3, r2
 800f91a:	781b      	ldrb	r3, [r3, #0]
 800f91c:	2b2f      	cmp	r3, #47	; 0x2f
 800f91e:	d0f6      	beq.n	800f90e <create_name+0xba>
 800f920:	68fa      	ldr	r2, [r7, #12]
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	4413      	add	r3, r2
 800f926:	781b      	ldrb	r3, [r3, #0]
 800f928:	2b5c      	cmp	r3, #92	; 0x5c
 800f92a:	d0f0      	beq.n	800f90e <create_name+0xba>
			break;
 800f92c:	e038      	b.n	800f9a0 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800f92e:	7ffb      	ldrb	r3, [r7, #31]
 800f930:	2b2e      	cmp	r3, #46	; 0x2e
 800f932:	d003      	beq.n	800f93c <create_name+0xe8>
 800f934:	693a      	ldr	r2, [r7, #16]
 800f936:	69bb      	ldr	r3, [r7, #24]
 800f938:	429a      	cmp	r2, r3
 800f93a:	d30c      	bcc.n	800f956 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800f93c:	69bb      	ldr	r3, [r7, #24]
 800f93e:	2b0b      	cmp	r3, #11
 800f940:	d002      	beq.n	800f948 <create_name+0xf4>
 800f942:	7ffb      	ldrb	r3, [r7, #31]
 800f944:	2b2e      	cmp	r3, #46	; 0x2e
 800f946:	d001      	beq.n	800f94c <create_name+0xf8>
 800f948:	2306      	movs	r3, #6
 800f94a:	e044      	b.n	800f9d6 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 800f94c:	2308      	movs	r3, #8
 800f94e:	613b      	str	r3, [r7, #16]
 800f950:	230b      	movs	r3, #11
 800f952:	61bb      	str	r3, [r7, #24]
			continue;
 800f954:	e022      	b.n	800f99c <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 800f956:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	da04      	bge.n	800f968 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800f95e:	7ffb      	ldrb	r3, [r7, #31]
 800f960:	3b80      	subs	r3, #128	; 0x80
 800f962:	4a1f      	ldr	r2, [pc, #124]	; (800f9e0 <create_name+0x18c>)
 800f964:	5cd3      	ldrb	r3, [r2, r3]
 800f966:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800f968:	7ffb      	ldrb	r3, [r7, #31]
 800f96a:	4619      	mov	r1, r3
 800f96c:	481d      	ldr	r0, [pc, #116]	; (800f9e4 <create_name+0x190>)
 800f96e:	f7fe fee5 	bl	800e73c <chk_chr>
 800f972:	4603      	mov	r3, r0
 800f974:	2b00      	cmp	r3, #0
 800f976:	d001      	beq.n	800f97c <create_name+0x128>
 800f978:	2306      	movs	r3, #6
 800f97a:	e02c      	b.n	800f9d6 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800f97c:	7ffb      	ldrb	r3, [r7, #31]
 800f97e:	2b60      	cmp	r3, #96	; 0x60
 800f980:	d905      	bls.n	800f98e <create_name+0x13a>
 800f982:	7ffb      	ldrb	r3, [r7, #31]
 800f984:	2b7a      	cmp	r3, #122	; 0x7a
 800f986:	d802      	bhi.n	800f98e <create_name+0x13a>
 800f988:	7ffb      	ldrb	r3, [r7, #31]
 800f98a:	3b20      	subs	r3, #32
 800f98c:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800f98e:	693b      	ldr	r3, [r7, #16]
 800f990:	1c5a      	adds	r2, r3, #1
 800f992:	613a      	str	r2, [r7, #16]
 800f994:	68ba      	ldr	r2, [r7, #8]
 800f996:	4413      	add	r3, r2
 800f998:	7ffa      	ldrb	r2, [r7, #31]
 800f99a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800f99c:	e7a6      	b.n	800f8ec <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f99e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800f9a0:	68fa      	ldr	r2, [r7, #12]
 800f9a2:	697b      	ldr	r3, [r7, #20]
 800f9a4:	441a      	add	r2, r3
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800f9aa:	693b      	ldr	r3, [r7, #16]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d101      	bne.n	800f9b4 <create_name+0x160>
 800f9b0:	2306      	movs	r3, #6
 800f9b2:	e010      	b.n	800f9d6 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f9b4:	68bb      	ldr	r3, [r7, #8]
 800f9b6:	781b      	ldrb	r3, [r3, #0]
 800f9b8:	2be5      	cmp	r3, #229	; 0xe5
 800f9ba:	d102      	bne.n	800f9c2 <create_name+0x16e>
 800f9bc:	68bb      	ldr	r3, [r7, #8]
 800f9be:	2205      	movs	r2, #5
 800f9c0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f9c2:	7ffb      	ldrb	r3, [r7, #31]
 800f9c4:	2b20      	cmp	r3, #32
 800f9c6:	d801      	bhi.n	800f9cc <create_name+0x178>
 800f9c8:	2204      	movs	r2, #4
 800f9ca:	e000      	b.n	800f9ce <create_name+0x17a>
 800f9cc:	2200      	movs	r2, #0
 800f9ce:	68bb      	ldr	r3, [r7, #8]
 800f9d0:	330b      	adds	r3, #11
 800f9d2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800f9d4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800f9d6:	4618      	mov	r0, r3
 800f9d8:	3720      	adds	r7, #32
 800f9da:	46bd      	mov	sp, r7
 800f9dc:	bd80      	pop	{r7, pc}
 800f9de:	bf00      	nop
 800f9e0:	08017a84 	.word	0x08017a84
 800f9e4:	08017a34 	.word	0x08017a34

0800f9e8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b086      	sub	sp, #24
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]
 800f9f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f9f6:	693b      	ldr	r3, [r7, #16]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	781b      	ldrb	r3, [r3, #0]
 800fa00:	2b2f      	cmp	r3, #47	; 0x2f
 800fa02:	d00b      	beq.n	800fa1c <follow_path+0x34>
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	781b      	ldrb	r3, [r3, #0]
 800fa08:	2b5c      	cmp	r3, #92	; 0x5c
 800fa0a:	d007      	beq.n	800fa1c <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	699a      	ldr	r2, [r3, #24]
 800fa10:	693b      	ldr	r3, [r7, #16]
 800fa12:	609a      	str	r2, [r3, #8]
 800fa14:	e00d      	b.n	800fa32 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	3301      	adds	r3, #1
 800fa1a:	603b      	str	r3, [r7, #0]
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	781b      	ldrb	r3, [r3, #0]
 800fa20:	2b2f      	cmp	r3, #47	; 0x2f
 800fa22:	d0f8      	beq.n	800fa16 <follow_path+0x2e>
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	781b      	ldrb	r3, [r3, #0]
 800fa28:	2b5c      	cmp	r3, #92	; 0x5c
 800fa2a:	d0f4      	beq.n	800fa16 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800fa2c:	693b      	ldr	r3, [r7, #16]
 800fa2e:	2200      	movs	r2, #0
 800fa30:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	781b      	ldrb	r3, [r3, #0]
 800fa36:	2b1f      	cmp	r3, #31
 800fa38:	d80a      	bhi.n	800fa50 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	2280      	movs	r2, #128	; 0x80
 800fa3e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800fa42:	2100      	movs	r1, #0
 800fa44:	6878      	ldr	r0, [r7, #4]
 800fa46:	f7ff fc1e 	bl	800f286 <dir_sdi>
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	75fb      	strb	r3, [r7, #23]
 800fa4e:	e05b      	b.n	800fb08 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fa50:	463b      	mov	r3, r7
 800fa52:	4619      	mov	r1, r3
 800fa54:	6878      	ldr	r0, [r7, #4]
 800fa56:	f7ff fefd 	bl	800f854 <create_name>
 800fa5a:	4603      	mov	r3, r0
 800fa5c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fa5e:	7dfb      	ldrb	r3, [r7, #23]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d14c      	bne.n	800fafe <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 800fa64:	6878      	ldr	r0, [r7, #4]
 800fa66:	f7ff fe50 	bl	800f70a <dir_find>
 800fa6a:	4603      	mov	r3, r0
 800fa6c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fa74:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800fa76:	7dfb      	ldrb	r3, [r7, #23]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d01b      	beq.n	800fab4 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fa7c:	7dfb      	ldrb	r3, [r7, #23]
 800fa7e:	2b04      	cmp	r3, #4
 800fa80:	d13f      	bne.n	800fb02 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800fa82:	7afb      	ldrb	r3, [r7, #11]
 800fa84:	f003 0320 	and.w	r3, r3, #32
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d00b      	beq.n	800faa4 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fa8c:	7afb      	ldrb	r3, [r7, #11]
 800fa8e:	f003 0304 	and.w	r3, r3, #4
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d031      	beq.n	800fafa <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2280      	movs	r2, #128	; 0x80
 800fa9a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 800fa9e:	2300      	movs	r3, #0
 800faa0:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800faa2:	e02e      	b.n	800fb02 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800faa4:	7afb      	ldrb	r3, [r7, #11]
 800faa6:	f003 0304 	and.w	r3, r3, #4
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d129      	bne.n	800fb02 <follow_path+0x11a>
 800faae:	2305      	movs	r3, #5
 800fab0:	75fb      	strb	r3, [r7, #23]
				break;
 800fab2:	e026      	b.n	800fb02 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fab4:	7afb      	ldrb	r3, [r7, #11]
 800fab6:	f003 0304 	and.w	r3, r3, #4
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d123      	bne.n	800fb06 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800fabe:	693b      	ldr	r3, [r7, #16]
 800fac0:	799b      	ldrb	r3, [r3, #6]
 800fac2:	f003 0310 	and.w	r3, r3, #16
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d102      	bne.n	800fad0 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800faca:	2305      	movs	r3, #5
 800facc:	75fb      	strb	r3, [r7, #23]
 800face:	e01b      	b.n	800fb08 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	695b      	ldr	r3, [r3, #20]
 800fada:	68fa      	ldr	r2, [r7, #12]
 800fadc:	8992      	ldrh	r2, [r2, #12]
 800fade:	fbb3 f0f2 	udiv	r0, r3, r2
 800fae2:	fb02 f200 	mul.w	r2, r2, r0
 800fae6:	1a9b      	subs	r3, r3, r2
 800fae8:	440b      	add	r3, r1
 800faea:	4619      	mov	r1, r3
 800faec:	68f8      	ldr	r0, [r7, #12]
 800faee:	f7ff fd70 	bl	800f5d2 <ld_clust>
 800faf2:	4602      	mov	r2, r0
 800faf4:	693b      	ldr	r3, [r7, #16]
 800faf6:	609a      	str	r2, [r3, #8]
 800faf8:	e7aa      	b.n	800fa50 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fafa:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fafc:	e7a8      	b.n	800fa50 <follow_path+0x68>
			if (res != FR_OK) break;
 800fafe:	bf00      	nop
 800fb00:	e002      	b.n	800fb08 <follow_path+0x120>
				break;
 800fb02:	bf00      	nop
 800fb04:	e000      	b.n	800fb08 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fb06:	bf00      	nop
			}
		}
	}

	return res;
 800fb08:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	3718      	adds	r7, #24
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	bd80      	pop	{r7, pc}

0800fb12 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fb12:	b480      	push	{r7}
 800fb14:	b087      	sub	sp, #28
 800fb16:	af00      	add	r7, sp, #0
 800fb18:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fb1a:	f04f 33ff 	mov.w	r3, #4294967295
 800fb1e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d031      	beq.n	800fb8c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	617b      	str	r3, [r7, #20]
 800fb2e:	e002      	b.n	800fb36 <get_ldnumber+0x24>
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	3301      	adds	r3, #1
 800fb34:	617b      	str	r3, [r7, #20]
 800fb36:	697b      	ldr	r3, [r7, #20]
 800fb38:	781b      	ldrb	r3, [r3, #0]
 800fb3a:	2b20      	cmp	r3, #32
 800fb3c:	d903      	bls.n	800fb46 <get_ldnumber+0x34>
 800fb3e:	697b      	ldr	r3, [r7, #20]
 800fb40:	781b      	ldrb	r3, [r3, #0]
 800fb42:	2b3a      	cmp	r3, #58	; 0x3a
 800fb44:	d1f4      	bne.n	800fb30 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800fb46:	697b      	ldr	r3, [r7, #20]
 800fb48:	781b      	ldrb	r3, [r3, #0]
 800fb4a:	2b3a      	cmp	r3, #58	; 0x3a
 800fb4c:	d11c      	bne.n	800fb88 <get_ldnumber+0x76>
			tp = *path;
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	1c5a      	adds	r2, r3, #1
 800fb58:	60fa      	str	r2, [r7, #12]
 800fb5a:	781b      	ldrb	r3, [r3, #0]
 800fb5c:	3b30      	subs	r3, #48	; 0x30
 800fb5e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800fb60:	68bb      	ldr	r3, [r7, #8]
 800fb62:	2b09      	cmp	r3, #9
 800fb64:	d80e      	bhi.n	800fb84 <get_ldnumber+0x72>
 800fb66:	68fa      	ldr	r2, [r7, #12]
 800fb68:	697b      	ldr	r3, [r7, #20]
 800fb6a:	429a      	cmp	r2, r3
 800fb6c:	d10a      	bne.n	800fb84 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800fb6e:	68bb      	ldr	r3, [r7, #8]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d107      	bne.n	800fb84 <get_ldnumber+0x72>
					vol = (int)i;
 800fb74:	68bb      	ldr	r3, [r7, #8]
 800fb76:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800fb78:	697b      	ldr	r3, [r7, #20]
 800fb7a:	3301      	adds	r3, #1
 800fb7c:	617b      	str	r3, [r7, #20]
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	697a      	ldr	r2, [r7, #20]
 800fb82:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800fb84:	693b      	ldr	r3, [r7, #16]
 800fb86:	e002      	b.n	800fb8e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800fb88:	2300      	movs	r3, #0
 800fb8a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800fb8c:	693b      	ldr	r3, [r7, #16]
}
 800fb8e:	4618      	mov	r0, r3
 800fb90:	371c      	adds	r7, #28
 800fb92:	46bd      	mov	sp, r7
 800fb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb98:	4770      	bx	lr
	...

0800fb9c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b082      	sub	sp, #8
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
 800fba4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	2200      	movs	r2, #0
 800fbaa:	70da      	strb	r2, [r3, #3]
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	f04f 32ff 	mov.w	r2, #4294967295
 800fbb2:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800fbb4:	6839      	ldr	r1, [r7, #0]
 800fbb6:	6878      	ldr	r0, [r7, #4]
 800fbb8:	f7fe ff8c 	bl	800ead4 <move_window>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d001      	beq.n	800fbc6 <check_fs+0x2a>
 800fbc2:	2304      	movs	r3, #4
 800fbc4:	e038      	b.n	800fc38 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	3338      	adds	r3, #56	; 0x38
 800fbca:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f7fe fcd0 	bl	800e574 <ld_word>
 800fbd4:	4603      	mov	r3, r0
 800fbd6:	461a      	mov	r2, r3
 800fbd8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fbdc:	429a      	cmp	r2, r3
 800fbde:	d001      	beq.n	800fbe4 <check_fs+0x48>
 800fbe0:	2303      	movs	r3, #3
 800fbe2:	e029      	b.n	800fc38 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fbea:	2be9      	cmp	r3, #233	; 0xe9
 800fbec:	d009      	beq.n	800fc02 <check_fs+0x66>
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fbf4:	2beb      	cmp	r3, #235	; 0xeb
 800fbf6:	d11e      	bne.n	800fc36 <check_fs+0x9a>
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800fbfe:	2b90      	cmp	r3, #144	; 0x90
 800fc00:	d119      	bne.n	800fc36 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	3338      	adds	r3, #56	; 0x38
 800fc06:	3336      	adds	r3, #54	; 0x36
 800fc08:	4618      	mov	r0, r3
 800fc0a:	f7fe fccb 	bl	800e5a4 <ld_dword>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800fc14:	4a0a      	ldr	r2, [pc, #40]	; (800fc40 <check_fs+0xa4>)
 800fc16:	4293      	cmp	r3, r2
 800fc18:	d101      	bne.n	800fc1e <check_fs+0x82>
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	e00c      	b.n	800fc38 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	3338      	adds	r3, #56	; 0x38
 800fc22:	3352      	adds	r3, #82	; 0x52
 800fc24:	4618      	mov	r0, r3
 800fc26:	f7fe fcbd 	bl	800e5a4 <ld_dword>
 800fc2a:	4602      	mov	r2, r0
 800fc2c:	4b05      	ldr	r3, [pc, #20]	; (800fc44 <check_fs+0xa8>)
 800fc2e:	429a      	cmp	r2, r3
 800fc30:	d101      	bne.n	800fc36 <check_fs+0x9a>
 800fc32:	2300      	movs	r3, #0
 800fc34:	e000      	b.n	800fc38 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800fc36:	2302      	movs	r3, #2
}
 800fc38:	4618      	mov	r0, r3
 800fc3a:	3708      	adds	r7, #8
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}
 800fc40:	00544146 	.word	0x00544146
 800fc44:	33544146 	.word	0x33544146

0800fc48 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b096      	sub	sp, #88	; 0x58
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	60f8      	str	r0, [r7, #12]
 800fc50:	60b9      	str	r1, [r7, #8]
 800fc52:	4613      	mov	r3, r2
 800fc54:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800fc56:	68bb      	ldr	r3, [r7, #8]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800fc5c:	68f8      	ldr	r0, [r7, #12]
 800fc5e:	f7ff ff58 	bl	800fb12 <get_ldnumber>
 800fc62:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800fc64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	da01      	bge.n	800fc6e <find_volume+0x26>
 800fc6a:	230b      	movs	r3, #11
 800fc6c:	e268      	b.n	8010140 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800fc6e:	4ab0      	ldr	r2, [pc, #704]	; (800ff30 <find_volume+0x2e8>)
 800fc70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fc72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc76:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800fc78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d101      	bne.n	800fc82 <find_volume+0x3a>
 800fc7e:	230c      	movs	r3, #12
 800fc80:	e25e      	b.n	8010140 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800fc82:	68bb      	ldr	r3, [r7, #8]
 800fc84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc86:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800fc88:	79fb      	ldrb	r3, [r7, #7]
 800fc8a:	f023 0301 	bic.w	r3, r3, #1
 800fc8e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800fc90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc92:	781b      	ldrb	r3, [r3, #0]
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d01a      	beq.n	800fcce <find_volume+0x86>
		stat = disk_status(fs->drv);
 800fc98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc9a:	785b      	ldrb	r3, [r3, #1]
 800fc9c:	4618      	mov	r0, r3
 800fc9e:	f7fe fbcb 	bl	800e438 <disk_status>
 800fca2:	4603      	mov	r3, r0
 800fca4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800fca8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fcac:	f003 0301 	and.w	r3, r3, #1
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d10c      	bne.n	800fcce <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800fcb4:	79fb      	ldrb	r3, [r7, #7]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d007      	beq.n	800fcca <find_volume+0x82>
 800fcba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fcbe:	f003 0304 	and.w	r3, r3, #4
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d001      	beq.n	800fcca <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800fcc6:	230a      	movs	r3, #10
 800fcc8:	e23a      	b.n	8010140 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800fcca:	2300      	movs	r3, #0
 800fccc:	e238      	b.n	8010140 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800fcce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcd0:	2200      	movs	r2, #0
 800fcd2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800fcd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fcd6:	b2da      	uxtb	r2, r3
 800fcd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcda:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800fcdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcde:	785b      	ldrb	r3, [r3, #1]
 800fce0:	4618      	mov	r0, r3
 800fce2:	f7fe fbc3 	bl	800e46c <disk_initialize>
 800fce6:	4603      	mov	r3, r0
 800fce8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800fcec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fcf0:	f003 0301 	and.w	r3, r3, #1
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d001      	beq.n	800fcfc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800fcf8:	2303      	movs	r3, #3
 800fcfa:	e221      	b.n	8010140 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800fcfc:	79fb      	ldrb	r3, [r7, #7]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d007      	beq.n	800fd12 <find_volume+0xca>
 800fd02:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fd06:	f003 0304 	and.w	r3, r3, #4
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d001      	beq.n	800fd12 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800fd0e:	230a      	movs	r3, #10
 800fd10:	e216      	b.n	8010140 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800fd12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd14:	7858      	ldrb	r0, [r3, #1]
 800fd16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd18:	330c      	adds	r3, #12
 800fd1a:	461a      	mov	r2, r3
 800fd1c:	2102      	movs	r1, #2
 800fd1e:	f7fe fc0b 	bl	800e538 <disk_ioctl>
 800fd22:	4603      	mov	r3, r0
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d001      	beq.n	800fd2c <find_volume+0xe4>
 800fd28:	2301      	movs	r3, #1
 800fd2a:	e209      	b.n	8010140 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800fd2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd2e:	899b      	ldrh	r3, [r3, #12]
 800fd30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fd34:	d80d      	bhi.n	800fd52 <find_volume+0x10a>
 800fd36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd38:	899b      	ldrh	r3, [r3, #12]
 800fd3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fd3e:	d308      	bcc.n	800fd52 <find_volume+0x10a>
 800fd40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd42:	899b      	ldrh	r3, [r3, #12]
 800fd44:	461a      	mov	r2, r3
 800fd46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd48:	899b      	ldrh	r3, [r3, #12]
 800fd4a:	3b01      	subs	r3, #1
 800fd4c:	4013      	ands	r3, r2
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d001      	beq.n	800fd56 <find_volume+0x10e>
 800fd52:	2301      	movs	r3, #1
 800fd54:	e1f4      	b.n	8010140 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800fd56:	2300      	movs	r3, #0
 800fd58:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800fd5a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fd5c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fd5e:	f7ff ff1d 	bl	800fb9c <check_fs>
 800fd62:	4603      	mov	r3, r0
 800fd64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800fd68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fd6c:	2b02      	cmp	r3, #2
 800fd6e:	d14b      	bne.n	800fe08 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fd70:	2300      	movs	r3, #0
 800fd72:	643b      	str	r3, [r7, #64]	; 0x40
 800fd74:	e01f      	b.n	800fdb6 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800fd76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd78:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800fd7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd7e:	011b      	lsls	r3, r3, #4
 800fd80:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800fd84:	4413      	add	r3, r2
 800fd86:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800fd88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd8a:	3304      	adds	r3, #4
 800fd8c:	781b      	ldrb	r3, [r3, #0]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d006      	beq.n	800fda0 <find_volume+0x158>
 800fd92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd94:	3308      	adds	r3, #8
 800fd96:	4618      	mov	r0, r3
 800fd98:	f7fe fc04 	bl	800e5a4 <ld_dword>
 800fd9c:	4602      	mov	r2, r0
 800fd9e:	e000      	b.n	800fda2 <find_volume+0x15a>
 800fda0:	2200      	movs	r2, #0
 800fda2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fda4:	009b      	lsls	r3, r3, #2
 800fda6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800fdaa:	440b      	add	r3, r1
 800fdac:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fdb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fdb2:	3301      	adds	r3, #1
 800fdb4:	643b      	str	r3, [r7, #64]	; 0x40
 800fdb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fdb8:	2b03      	cmp	r3, #3
 800fdba:	d9dc      	bls.n	800fd76 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800fdc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d002      	beq.n	800fdcc <find_volume+0x184>
 800fdc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fdc8:	3b01      	subs	r3, #1
 800fdca:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800fdcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fdce:	009b      	lsls	r3, r3, #2
 800fdd0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800fdd4:	4413      	add	r3, r2
 800fdd6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800fdda:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800fddc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d005      	beq.n	800fdee <find_volume+0x1a6>
 800fde2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fde4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fde6:	f7ff fed9 	bl	800fb9c <check_fs>
 800fdea:	4603      	mov	r3, r0
 800fdec:	e000      	b.n	800fdf0 <find_volume+0x1a8>
 800fdee:	2303      	movs	r3, #3
 800fdf0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800fdf4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fdf8:	2b01      	cmp	r3, #1
 800fdfa:	d905      	bls.n	800fe08 <find_volume+0x1c0>
 800fdfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fdfe:	3301      	adds	r3, #1
 800fe00:	643b      	str	r3, [r7, #64]	; 0x40
 800fe02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fe04:	2b03      	cmp	r3, #3
 800fe06:	d9e1      	bls.n	800fdcc <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800fe08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fe0c:	2b04      	cmp	r3, #4
 800fe0e:	d101      	bne.n	800fe14 <find_volume+0x1cc>
 800fe10:	2301      	movs	r3, #1
 800fe12:	e195      	b.n	8010140 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800fe14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fe18:	2b01      	cmp	r3, #1
 800fe1a:	d901      	bls.n	800fe20 <find_volume+0x1d8>
 800fe1c:	230d      	movs	r3, #13
 800fe1e:	e18f      	b.n	8010140 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800fe20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe22:	3338      	adds	r3, #56	; 0x38
 800fe24:	330b      	adds	r3, #11
 800fe26:	4618      	mov	r0, r3
 800fe28:	f7fe fba4 	bl	800e574 <ld_word>
 800fe2c:	4603      	mov	r3, r0
 800fe2e:	461a      	mov	r2, r3
 800fe30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe32:	899b      	ldrh	r3, [r3, #12]
 800fe34:	429a      	cmp	r2, r3
 800fe36:	d001      	beq.n	800fe3c <find_volume+0x1f4>
 800fe38:	230d      	movs	r3, #13
 800fe3a:	e181      	b.n	8010140 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800fe3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe3e:	3338      	adds	r3, #56	; 0x38
 800fe40:	3316      	adds	r3, #22
 800fe42:	4618      	mov	r0, r3
 800fe44:	f7fe fb96 	bl	800e574 <ld_word>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800fe4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d106      	bne.n	800fe60 <find_volume+0x218>
 800fe52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe54:	3338      	adds	r3, #56	; 0x38
 800fe56:	3324      	adds	r3, #36	; 0x24
 800fe58:	4618      	mov	r0, r3
 800fe5a:	f7fe fba3 	bl	800e5a4 <ld_dword>
 800fe5e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800fe60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fe64:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800fe66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe68:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800fe6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe6e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800fe70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe72:	789b      	ldrb	r3, [r3, #2]
 800fe74:	2b01      	cmp	r3, #1
 800fe76:	d005      	beq.n	800fe84 <find_volume+0x23c>
 800fe78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe7a:	789b      	ldrb	r3, [r3, #2]
 800fe7c:	2b02      	cmp	r3, #2
 800fe7e:	d001      	beq.n	800fe84 <find_volume+0x23c>
 800fe80:	230d      	movs	r3, #13
 800fe82:	e15d      	b.n	8010140 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800fe84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe86:	789b      	ldrb	r3, [r3, #2]
 800fe88:	461a      	mov	r2, r3
 800fe8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fe8c:	fb02 f303 	mul.w	r3, r2, r3
 800fe90:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800fe92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fe98:	b29a      	uxth	r2, r3
 800fe9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe9c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800fe9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fea0:	895b      	ldrh	r3, [r3, #10]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d008      	beq.n	800feb8 <find_volume+0x270>
 800fea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fea8:	895b      	ldrh	r3, [r3, #10]
 800feaa:	461a      	mov	r2, r3
 800feac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800feae:	895b      	ldrh	r3, [r3, #10]
 800feb0:	3b01      	subs	r3, #1
 800feb2:	4013      	ands	r3, r2
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d001      	beq.n	800febc <find_volume+0x274>
 800feb8:	230d      	movs	r3, #13
 800feba:	e141      	b.n	8010140 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800febc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800febe:	3338      	adds	r3, #56	; 0x38
 800fec0:	3311      	adds	r3, #17
 800fec2:	4618      	mov	r0, r3
 800fec4:	f7fe fb56 	bl	800e574 <ld_word>
 800fec8:	4603      	mov	r3, r0
 800feca:	461a      	mov	r2, r3
 800fecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fece:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800fed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fed2:	891b      	ldrh	r3, [r3, #8]
 800fed4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fed6:	8992      	ldrh	r2, [r2, #12]
 800fed8:	0952      	lsrs	r2, r2, #5
 800feda:	b292      	uxth	r2, r2
 800fedc:	fbb3 f1f2 	udiv	r1, r3, r2
 800fee0:	fb02 f201 	mul.w	r2, r2, r1
 800fee4:	1a9b      	subs	r3, r3, r2
 800fee6:	b29b      	uxth	r3, r3
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d001      	beq.n	800fef0 <find_volume+0x2a8>
 800feec:	230d      	movs	r3, #13
 800feee:	e127      	b.n	8010140 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800fef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fef2:	3338      	adds	r3, #56	; 0x38
 800fef4:	3313      	adds	r3, #19
 800fef6:	4618      	mov	r0, r3
 800fef8:	f7fe fb3c 	bl	800e574 <ld_word>
 800fefc:	4603      	mov	r3, r0
 800fefe:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ff00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d106      	bne.n	800ff14 <find_volume+0x2cc>
 800ff06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff08:	3338      	adds	r3, #56	; 0x38
 800ff0a:	3320      	adds	r3, #32
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	f7fe fb49 	bl	800e5a4 <ld_dword>
 800ff12:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800ff14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff16:	3338      	adds	r3, #56	; 0x38
 800ff18:	330e      	adds	r3, #14
 800ff1a:	4618      	mov	r0, r3
 800ff1c:	f7fe fb2a 	bl	800e574 <ld_word>
 800ff20:	4603      	mov	r3, r0
 800ff22:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800ff24:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d104      	bne.n	800ff34 <find_volume+0x2ec>
 800ff2a:	230d      	movs	r3, #13
 800ff2c:	e108      	b.n	8010140 <find_volume+0x4f8>
 800ff2e:	bf00      	nop
 800ff30:	2002b114 	.word	0x2002b114

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ff34:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ff36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff38:	4413      	add	r3, r2
 800ff3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ff3c:	8911      	ldrh	r1, [r2, #8]
 800ff3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ff40:	8992      	ldrh	r2, [r2, #12]
 800ff42:	0952      	lsrs	r2, r2, #5
 800ff44:	b292      	uxth	r2, r2
 800ff46:	fbb1 f2f2 	udiv	r2, r1, r2
 800ff4a:	b292      	uxth	r2, r2
 800ff4c:	4413      	add	r3, r2
 800ff4e:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ff50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ff52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff54:	429a      	cmp	r2, r3
 800ff56:	d201      	bcs.n	800ff5c <find_volume+0x314>
 800ff58:	230d      	movs	r3, #13
 800ff5a:	e0f1      	b.n	8010140 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ff5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ff5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff60:	1ad3      	subs	r3, r2, r3
 800ff62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ff64:	8952      	ldrh	r2, [r2, #10]
 800ff66:	fbb3 f3f2 	udiv	r3, r3, r2
 800ff6a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ff6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d101      	bne.n	800ff76 <find_volume+0x32e>
 800ff72:	230d      	movs	r3, #13
 800ff74:	e0e4      	b.n	8010140 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800ff76:	2303      	movs	r3, #3
 800ff78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ff7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff7e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ff82:	4293      	cmp	r3, r2
 800ff84:	d802      	bhi.n	800ff8c <find_volume+0x344>
 800ff86:	2302      	movs	r3, #2
 800ff88:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ff8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff8e:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ff92:	4293      	cmp	r3, r2
 800ff94:	d802      	bhi.n	800ff9c <find_volume+0x354>
 800ff96:	2301      	movs	r3, #1
 800ff98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ff9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff9e:	1c9a      	adds	r2, r3, #2
 800ffa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffa2:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800ffa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffa6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ffa8:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ffaa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ffac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffae:	441a      	add	r2, r3
 800ffb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffb2:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800ffb4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ffb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffb8:	441a      	add	r2, r3
 800ffba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffbc:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800ffbe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ffc2:	2b03      	cmp	r3, #3
 800ffc4:	d11e      	bne.n	8010004 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ffc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffc8:	3338      	adds	r3, #56	; 0x38
 800ffca:	332a      	adds	r3, #42	; 0x2a
 800ffcc:	4618      	mov	r0, r3
 800ffce:	f7fe fad1 	bl	800e574 <ld_word>
 800ffd2:	4603      	mov	r3, r0
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d001      	beq.n	800ffdc <find_volume+0x394>
 800ffd8:	230d      	movs	r3, #13
 800ffda:	e0b1      	b.n	8010140 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ffdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffde:	891b      	ldrh	r3, [r3, #8]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d001      	beq.n	800ffe8 <find_volume+0x3a0>
 800ffe4:	230d      	movs	r3, #13
 800ffe6:	e0ab      	b.n	8010140 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ffe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffea:	3338      	adds	r3, #56	; 0x38
 800ffec:	332c      	adds	r3, #44	; 0x2c
 800ffee:	4618      	mov	r0, r3
 800fff0:	f7fe fad8 	bl	800e5a4 <ld_dword>
 800fff4:	4602      	mov	r2, r0
 800fff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fff8:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800fffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fffc:	69db      	ldr	r3, [r3, #28]
 800fffe:	009b      	lsls	r3, r3, #2
 8010000:	647b      	str	r3, [r7, #68]	; 0x44
 8010002:	e01f      	b.n	8010044 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010006:	891b      	ldrh	r3, [r3, #8]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d101      	bne.n	8010010 <find_volume+0x3c8>
 801000c:	230d      	movs	r3, #13
 801000e:	e097      	b.n	8010140 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010012:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010014:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010016:	441a      	add	r2, r3
 8010018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801001a:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801001c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010020:	2b02      	cmp	r3, #2
 8010022:	d103      	bne.n	801002c <find_volume+0x3e4>
 8010024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010026:	69db      	ldr	r3, [r3, #28]
 8010028:	005b      	lsls	r3, r3, #1
 801002a:	e00a      	b.n	8010042 <find_volume+0x3fa>
 801002c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801002e:	69da      	ldr	r2, [r3, #28]
 8010030:	4613      	mov	r3, r2
 8010032:	005b      	lsls	r3, r3, #1
 8010034:	4413      	add	r3, r2
 8010036:	085a      	lsrs	r2, r3, #1
 8010038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801003a:	69db      	ldr	r3, [r3, #28]
 801003c:	f003 0301 	and.w	r3, r3, #1
 8010040:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010042:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010046:	6a1a      	ldr	r2, [r3, #32]
 8010048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801004a:	899b      	ldrh	r3, [r3, #12]
 801004c:	4619      	mov	r1, r3
 801004e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010050:	440b      	add	r3, r1
 8010052:	3b01      	subs	r3, #1
 8010054:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010056:	8989      	ldrh	r1, [r1, #12]
 8010058:	fbb3 f3f1 	udiv	r3, r3, r1
 801005c:	429a      	cmp	r2, r3
 801005e:	d201      	bcs.n	8010064 <find_volume+0x41c>
 8010060:	230d      	movs	r3, #13
 8010062:	e06d      	b.n	8010140 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010066:	f04f 32ff 	mov.w	r2, #4294967295
 801006a:	615a      	str	r2, [r3, #20]
 801006c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801006e:	695a      	ldr	r2, [r3, #20]
 8010070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010072:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010076:	2280      	movs	r2, #128	; 0x80
 8010078:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801007a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801007e:	2b03      	cmp	r3, #3
 8010080:	d149      	bne.n	8010116 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010084:	3338      	adds	r3, #56	; 0x38
 8010086:	3330      	adds	r3, #48	; 0x30
 8010088:	4618      	mov	r0, r3
 801008a:	f7fe fa73 	bl	800e574 <ld_word>
 801008e:	4603      	mov	r3, r0
 8010090:	2b01      	cmp	r3, #1
 8010092:	d140      	bne.n	8010116 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010094:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010096:	3301      	adds	r3, #1
 8010098:	4619      	mov	r1, r3
 801009a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801009c:	f7fe fd1a 	bl	800ead4 <move_window>
 80100a0:	4603      	mov	r3, r0
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d137      	bne.n	8010116 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 80100a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100a8:	2200      	movs	r2, #0
 80100aa:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80100ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100ae:	3338      	adds	r3, #56	; 0x38
 80100b0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80100b4:	4618      	mov	r0, r3
 80100b6:	f7fe fa5d 	bl	800e574 <ld_word>
 80100ba:	4603      	mov	r3, r0
 80100bc:	461a      	mov	r2, r3
 80100be:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80100c2:	429a      	cmp	r2, r3
 80100c4:	d127      	bne.n	8010116 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80100c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100c8:	3338      	adds	r3, #56	; 0x38
 80100ca:	4618      	mov	r0, r3
 80100cc:	f7fe fa6a 	bl	800e5a4 <ld_dword>
 80100d0:	4602      	mov	r2, r0
 80100d2:	4b1d      	ldr	r3, [pc, #116]	; (8010148 <find_volume+0x500>)
 80100d4:	429a      	cmp	r2, r3
 80100d6:	d11e      	bne.n	8010116 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80100d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100da:	3338      	adds	r3, #56	; 0x38
 80100dc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80100e0:	4618      	mov	r0, r3
 80100e2:	f7fe fa5f 	bl	800e5a4 <ld_dword>
 80100e6:	4602      	mov	r2, r0
 80100e8:	4b18      	ldr	r3, [pc, #96]	; (801014c <find_volume+0x504>)
 80100ea:	429a      	cmp	r2, r3
 80100ec:	d113      	bne.n	8010116 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80100ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100f0:	3338      	adds	r3, #56	; 0x38
 80100f2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80100f6:	4618      	mov	r0, r3
 80100f8:	f7fe fa54 	bl	800e5a4 <ld_dword>
 80100fc:	4602      	mov	r2, r0
 80100fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010100:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010104:	3338      	adds	r3, #56	; 0x38
 8010106:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801010a:	4618      	mov	r0, r3
 801010c:	f7fe fa4a 	bl	800e5a4 <ld_dword>
 8010110:	4602      	mov	r2, r0
 8010112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010114:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010118:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801011c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801011e:	4b0c      	ldr	r3, [pc, #48]	; (8010150 <find_volume+0x508>)
 8010120:	881b      	ldrh	r3, [r3, #0]
 8010122:	3301      	adds	r3, #1
 8010124:	b29a      	uxth	r2, r3
 8010126:	4b0a      	ldr	r3, [pc, #40]	; (8010150 <find_volume+0x508>)
 8010128:	801a      	strh	r2, [r3, #0]
 801012a:	4b09      	ldr	r3, [pc, #36]	; (8010150 <find_volume+0x508>)
 801012c:	881a      	ldrh	r2, [r3, #0]
 801012e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010130:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8010132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010134:	2200      	movs	r2, #0
 8010136:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010138:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801013a:	f7fe fc63 	bl	800ea04 <clear_lock>
#endif
	return FR_OK;
 801013e:	2300      	movs	r3, #0
}
 8010140:	4618      	mov	r0, r3
 8010142:	3758      	adds	r7, #88	; 0x58
 8010144:	46bd      	mov	sp, r7
 8010146:	bd80      	pop	{r7, pc}
 8010148:	41615252 	.word	0x41615252
 801014c:	61417272 	.word	0x61417272
 8010150:	2002b118 	.word	0x2002b118

08010154 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010154:	b580      	push	{r7, lr}
 8010156:	b084      	sub	sp, #16
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
 801015c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801015e:	2309      	movs	r3, #9
 8010160:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d01c      	beq.n	80101a2 <validate+0x4e>
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	2b00      	cmp	r3, #0
 801016e:	d018      	beq.n	80101a2 <validate+0x4e>
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	781b      	ldrb	r3, [r3, #0]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d013      	beq.n	80101a2 <validate+0x4e>
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	889a      	ldrh	r2, [r3, #4]
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	88db      	ldrh	r3, [r3, #6]
 8010184:	429a      	cmp	r2, r3
 8010186:	d10c      	bne.n	80101a2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	785b      	ldrb	r3, [r3, #1]
 801018e:	4618      	mov	r0, r3
 8010190:	f7fe f952 	bl	800e438 <disk_status>
 8010194:	4603      	mov	r3, r0
 8010196:	f003 0301 	and.w	r3, r3, #1
 801019a:	2b00      	cmp	r3, #0
 801019c:	d101      	bne.n	80101a2 <validate+0x4e>
			res = FR_OK;
 801019e:	2300      	movs	r3, #0
 80101a0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80101a2:	7bfb      	ldrb	r3, [r7, #15]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d102      	bne.n	80101ae <validate+0x5a>
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	e000      	b.n	80101b0 <validate+0x5c>
 80101ae:	2300      	movs	r3, #0
 80101b0:	683a      	ldr	r2, [r7, #0]
 80101b2:	6013      	str	r3, [r2, #0]
	return res;
 80101b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80101b6:	4618      	mov	r0, r3
 80101b8:	3710      	adds	r7, #16
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}
	...

080101c0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b088      	sub	sp, #32
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	60f8      	str	r0, [r7, #12]
 80101c8:	60b9      	str	r1, [r7, #8]
 80101ca:	4613      	mov	r3, r2
 80101cc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80101ce:	68bb      	ldr	r3, [r7, #8]
 80101d0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80101d2:	f107 0310 	add.w	r3, r7, #16
 80101d6:	4618      	mov	r0, r3
 80101d8:	f7ff fc9b 	bl	800fb12 <get_ldnumber>
 80101dc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80101de:	69fb      	ldr	r3, [r7, #28]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	da01      	bge.n	80101e8 <f_mount+0x28>
 80101e4:	230b      	movs	r3, #11
 80101e6:	e02b      	b.n	8010240 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80101e8:	4a17      	ldr	r2, [pc, #92]	; (8010248 <f_mount+0x88>)
 80101ea:	69fb      	ldr	r3, [r7, #28]
 80101ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80101f0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80101f2:	69bb      	ldr	r3, [r7, #24]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d005      	beq.n	8010204 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80101f8:	69b8      	ldr	r0, [r7, #24]
 80101fa:	f7fe fc03 	bl	800ea04 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80101fe:	69bb      	ldr	r3, [r7, #24]
 8010200:	2200      	movs	r2, #0
 8010202:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d002      	beq.n	8010210 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	2200      	movs	r2, #0
 801020e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010210:	68fa      	ldr	r2, [r7, #12]
 8010212:	490d      	ldr	r1, [pc, #52]	; (8010248 <f_mount+0x88>)
 8010214:	69fb      	ldr	r3, [r7, #28]
 8010216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d002      	beq.n	8010226 <f_mount+0x66>
 8010220:	79fb      	ldrb	r3, [r7, #7]
 8010222:	2b01      	cmp	r3, #1
 8010224:	d001      	beq.n	801022a <f_mount+0x6a>
 8010226:	2300      	movs	r3, #0
 8010228:	e00a      	b.n	8010240 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801022a:	f107 010c 	add.w	r1, r7, #12
 801022e:	f107 0308 	add.w	r3, r7, #8
 8010232:	2200      	movs	r2, #0
 8010234:	4618      	mov	r0, r3
 8010236:	f7ff fd07 	bl	800fc48 <find_volume>
 801023a:	4603      	mov	r3, r0
 801023c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801023e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010240:	4618      	mov	r0, r3
 8010242:	3720      	adds	r7, #32
 8010244:	46bd      	mov	sp, r7
 8010246:	bd80      	pop	{r7, pc}
 8010248:	2002b114 	.word	0x2002b114

0801024c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801024c:	b580      	push	{r7, lr}
 801024e:	b098      	sub	sp, #96	; 0x60
 8010250:	af00      	add	r7, sp, #0
 8010252:	60f8      	str	r0, [r7, #12]
 8010254:	60b9      	str	r1, [r7, #8]
 8010256:	4613      	mov	r3, r2
 8010258:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	2b00      	cmp	r3, #0
 801025e:	d101      	bne.n	8010264 <f_open+0x18>
 8010260:	2309      	movs	r3, #9
 8010262:	e1ba      	b.n	80105da <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010264:	79fb      	ldrb	r3, [r7, #7]
 8010266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801026a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801026c:	79fa      	ldrb	r2, [r7, #7]
 801026e:	f107 0110 	add.w	r1, r7, #16
 8010272:	f107 0308 	add.w	r3, r7, #8
 8010276:	4618      	mov	r0, r3
 8010278:	f7ff fce6 	bl	800fc48 <find_volume>
 801027c:	4603      	mov	r3, r0
 801027e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8010282:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010286:	2b00      	cmp	r3, #0
 8010288:	f040 819e 	bne.w	80105c8 <f_open+0x37c>
		dj.obj.fs = fs;
 801028c:	693b      	ldr	r3, [r7, #16]
 801028e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010290:	68ba      	ldr	r2, [r7, #8]
 8010292:	f107 0314 	add.w	r3, r7, #20
 8010296:	4611      	mov	r1, r2
 8010298:	4618      	mov	r0, r3
 801029a:	f7ff fba5 	bl	800f9e8 <follow_path>
 801029e:	4603      	mov	r3, r0
 80102a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80102a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d11a      	bne.n	80102e2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80102ac:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80102b0:	b25b      	sxtb	r3, r3
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	da03      	bge.n	80102be <f_open+0x72>
				res = FR_INVALID_NAME;
 80102b6:	2306      	movs	r3, #6
 80102b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80102bc:	e011      	b.n	80102e2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80102be:	79fb      	ldrb	r3, [r7, #7]
 80102c0:	f023 0301 	bic.w	r3, r3, #1
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	bf14      	ite	ne
 80102c8:	2301      	movne	r3, #1
 80102ca:	2300      	moveq	r3, #0
 80102cc:	b2db      	uxtb	r3, r3
 80102ce:	461a      	mov	r2, r3
 80102d0:	f107 0314 	add.w	r3, r7, #20
 80102d4:	4611      	mov	r1, r2
 80102d6:	4618      	mov	r0, r3
 80102d8:	f7fe fa4c 	bl	800e774 <chk_lock>
 80102dc:	4603      	mov	r3, r0
 80102de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80102e2:	79fb      	ldrb	r3, [r7, #7]
 80102e4:	f003 031c 	and.w	r3, r3, #28
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d07e      	beq.n	80103ea <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 80102ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d017      	beq.n	8010324 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80102f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80102f8:	2b04      	cmp	r3, #4
 80102fa:	d10e      	bne.n	801031a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80102fc:	f7fe fa96 	bl	800e82c <enq_lock>
 8010300:	4603      	mov	r3, r0
 8010302:	2b00      	cmp	r3, #0
 8010304:	d006      	beq.n	8010314 <f_open+0xc8>
 8010306:	f107 0314 	add.w	r3, r7, #20
 801030a:	4618      	mov	r0, r3
 801030c:	f7ff fa52 	bl	800f7b4 <dir_register>
 8010310:	4603      	mov	r3, r0
 8010312:	e000      	b.n	8010316 <f_open+0xca>
 8010314:	2312      	movs	r3, #18
 8010316:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801031a:	79fb      	ldrb	r3, [r7, #7]
 801031c:	f043 0308 	orr.w	r3, r3, #8
 8010320:	71fb      	strb	r3, [r7, #7]
 8010322:	e010      	b.n	8010346 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010324:	7ebb      	ldrb	r3, [r7, #26]
 8010326:	f003 0311 	and.w	r3, r3, #17
 801032a:	2b00      	cmp	r3, #0
 801032c:	d003      	beq.n	8010336 <f_open+0xea>
					res = FR_DENIED;
 801032e:	2307      	movs	r3, #7
 8010330:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010334:	e007      	b.n	8010346 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010336:	79fb      	ldrb	r3, [r7, #7]
 8010338:	f003 0304 	and.w	r3, r3, #4
 801033c:	2b00      	cmp	r3, #0
 801033e:	d002      	beq.n	8010346 <f_open+0xfa>
 8010340:	2308      	movs	r3, #8
 8010342:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010346:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801034a:	2b00      	cmp	r3, #0
 801034c:	d167      	bne.n	801041e <f_open+0x1d2>
 801034e:	79fb      	ldrb	r3, [r7, #7]
 8010350:	f003 0308 	and.w	r3, r3, #8
 8010354:	2b00      	cmp	r3, #0
 8010356:	d062      	beq.n	801041e <f_open+0x1d2>
				dw = GET_FATTIME();
 8010358:	4ba2      	ldr	r3, [pc, #648]	; (80105e4 <f_open+0x398>)
 801035a:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801035c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801035e:	330e      	adds	r3, #14
 8010360:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010362:	4618      	mov	r0, r3
 8010364:	f7fe f95c 	bl	800e620 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801036a:	3316      	adds	r3, #22
 801036c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801036e:	4618      	mov	r0, r3
 8010370:	f7fe f956 	bl	800e620 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010376:	330b      	adds	r3, #11
 8010378:	2220      	movs	r2, #32
 801037a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801037c:	693b      	ldr	r3, [r7, #16]
 801037e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010380:	4611      	mov	r1, r2
 8010382:	4618      	mov	r0, r3
 8010384:	f7ff f925 	bl	800f5d2 <ld_clust>
 8010388:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801038a:	693b      	ldr	r3, [r7, #16]
 801038c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801038e:	2200      	movs	r2, #0
 8010390:	4618      	mov	r0, r3
 8010392:	f7ff f93d 	bl	800f610 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010398:	331c      	adds	r3, #28
 801039a:	2100      	movs	r1, #0
 801039c:	4618      	mov	r0, r3
 801039e:	f7fe f93f 	bl	800e620 <st_dword>
					fs->wflag = 1;
 80103a2:	693b      	ldr	r3, [r7, #16]
 80103a4:	2201      	movs	r2, #1
 80103a6:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80103a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d037      	beq.n	801041e <f_open+0x1d2>
						dw = fs->winsect;
 80103ae:	693b      	ldr	r3, [r7, #16]
 80103b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80103b2:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80103b4:	f107 0314 	add.w	r3, r7, #20
 80103b8:	2200      	movs	r2, #0
 80103ba:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80103bc:	4618      	mov	r0, r3
 80103be:	f7fe fe2d 	bl	800f01c <remove_chain>
 80103c2:	4603      	mov	r3, r0
 80103c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80103c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d126      	bne.n	801041e <f_open+0x1d2>
							res = move_window(fs, dw);
 80103d0:	693b      	ldr	r3, [r7, #16]
 80103d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80103d4:	4618      	mov	r0, r3
 80103d6:	f7fe fb7d 	bl	800ead4 <move_window>
 80103da:	4603      	mov	r3, r0
 80103dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80103e4:	3a01      	subs	r2, #1
 80103e6:	611a      	str	r2, [r3, #16]
 80103e8:	e019      	b.n	801041e <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80103ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d115      	bne.n	801041e <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80103f2:	7ebb      	ldrb	r3, [r7, #26]
 80103f4:	f003 0310 	and.w	r3, r3, #16
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d003      	beq.n	8010404 <f_open+0x1b8>
					res = FR_NO_FILE;
 80103fc:	2304      	movs	r3, #4
 80103fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010402:	e00c      	b.n	801041e <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010404:	79fb      	ldrb	r3, [r7, #7]
 8010406:	f003 0302 	and.w	r3, r3, #2
 801040a:	2b00      	cmp	r3, #0
 801040c:	d007      	beq.n	801041e <f_open+0x1d2>
 801040e:	7ebb      	ldrb	r3, [r7, #26]
 8010410:	f003 0301 	and.w	r3, r3, #1
 8010414:	2b00      	cmp	r3, #0
 8010416:	d002      	beq.n	801041e <f_open+0x1d2>
						res = FR_DENIED;
 8010418:	2307      	movs	r3, #7
 801041a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 801041e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010422:	2b00      	cmp	r3, #0
 8010424:	d128      	bne.n	8010478 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010426:	79fb      	ldrb	r3, [r7, #7]
 8010428:	f003 0308 	and.w	r3, r3, #8
 801042c:	2b00      	cmp	r3, #0
 801042e:	d003      	beq.n	8010438 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8010430:	79fb      	ldrb	r3, [r7, #7]
 8010432:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010436:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010438:	693b      	ldr	r3, [r7, #16]
 801043a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8010440:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010446:	79fb      	ldrb	r3, [r7, #7]
 8010448:	f023 0301 	bic.w	r3, r3, #1
 801044c:	2b00      	cmp	r3, #0
 801044e:	bf14      	ite	ne
 8010450:	2301      	movne	r3, #1
 8010452:	2300      	moveq	r3, #0
 8010454:	b2db      	uxtb	r3, r3
 8010456:	461a      	mov	r2, r3
 8010458:	f107 0314 	add.w	r3, r7, #20
 801045c:	4611      	mov	r1, r2
 801045e:	4618      	mov	r0, r3
 8010460:	f7fe fa06 	bl	800e870 <inc_lock>
 8010464:	4602      	mov	r2, r0
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801046a:	68fb      	ldr	r3, [r7, #12]
 801046c:	691b      	ldr	r3, [r3, #16]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d102      	bne.n	8010478 <f_open+0x22c>
 8010472:	2302      	movs	r3, #2
 8010474:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010478:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801047c:	2b00      	cmp	r3, #0
 801047e:	f040 80a3 	bne.w	80105c8 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010486:	4611      	mov	r1, r2
 8010488:	4618      	mov	r0, r3
 801048a:	f7ff f8a2 	bl	800f5d2 <ld_clust>
 801048e:	4602      	mov	r2, r0
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010496:	331c      	adds	r3, #28
 8010498:	4618      	mov	r0, r3
 801049a:	f7fe f883 	bl	800e5a4 <ld_dword>
 801049e:	4602      	mov	r2, r0
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	2200      	movs	r2, #0
 80104a8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80104aa:	693a      	ldr	r2, [r7, #16]
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80104b0:	693b      	ldr	r3, [r7, #16]
 80104b2:	88da      	ldrh	r2, [r3, #6]
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	79fa      	ldrb	r2, [r7, #7]
 80104bc:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	2200      	movs	r2, #0
 80104c2:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	2200      	movs	r2, #0
 80104c8:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	2200      	movs	r2, #0
 80104ce:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	3330      	adds	r3, #48	; 0x30
 80104d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80104d8:	2100      	movs	r1, #0
 80104da:	4618      	mov	r0, r3
 80104dc:	f7fe f8ed 	bl	800e6ba <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80104e0:	79fb      	ldrb	r3, [r7, #7]
 80104e2:	f003 0320 	and.w	r3, r3, #32
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d06e      	beq.n	80105c8 <f_open+0x37c>
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	68db      	ldr	r3, [r3, #12]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d06a      	beq.n	80105c8 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	68da      	ldr	r2, [r3, #12]
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80104fa:	693b      	ldr	r3, [r7, #16]
 80104fc:	895b      	ldrh	r3, [r3, #10]
 80104fe:	461a      	mov	r2, r3
 8010500:	693b      	ldr	r3, [r7, #16]
 8010502:	899b      	ldrh	r3, [r3, #12]
 8010504:	fb03 f302 	mul.w	r3, r3, r2
 8010508:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	689b      	ldr	r3, [r3, #8]
 801050e:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	68db      	ldr	r3, [r3, #12]
 8010514:	657b      	str	r3, [r7, #84]	; 0x54
 8010516:	e016      	b.n	8010546 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801051c:	4618      	mov	r0, r3
 801051e:	f7fe fb96 	bl	800ec4e <get_fat>
 8010522:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8010524:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010526:	2b01      	cmp	r3, #1
 8010528:	d802      	bhi.n	8010530 <f_open+0x2e4>
 801052a:	2302      	movs	r3, #2
 801052c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010530:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010536:	d102      	bne.n	801053e <f_open+0x2f2>
 8010538:	2301      	movs	r3, #1
 801053a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801053e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010540:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010542:	1ad3      	subs	r3, r2, r3
 8010544:	657b      	str	r3, [r7, #84]	; 0x54
 8010546:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801054a:	2b00      	cmp	r3, #0
 801054c:	d103      	bne.n	8010556 <f_open+0x30a>
 801054e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010550:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010552:	429a      	cmp	r2, r3
 8010554:	d8e0      	bhi.n	8010518 <f_open+0x2cc>
				}
				fp->clust = clst;
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801055a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801055c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010560:	2b00      	cmp	r3, #0
 8010562:	d131      	bne.n	80105c8 <f_open+0x37c>
 8010564:	693b      	ldr	r3, [r7, #16]
 8010566:	899b      	ldrh	r3, [r3, #12]
 8010568:	461a      	mov	r2, r3
 801056a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801056c:	fbb3 f1f2 	udiv	r1, r3, r2
 8010570:	fb02 f201 	mul.w	r2, r2, r1
 8010574:	1a9b      	subs	r3, r3, r2
 8010576:	2b00      	cmp	r3, #0
 8010578:	d026      	beq.n	80105c8 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801057a:	693b      	ldr	r3, [r7, #16]
 801057c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801057e:	4618      	mov	r0, r3
 8010580:	f7fe fb46 	bl	800ec10 <clust2sect>
 8010584:	6478      	str	r0, [r7, #68]	; 0x44
 8010586:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010588:	2b00      	cmp	r3, #0
 801058a:	d103      	bne.n	8010594 <f_open+0x348>
						res = FR_INT_ERR;
 801058c:	2302      	movs	r3, #2
 801058e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010592:	e019      	b.n	80105c8 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010594:	693b      	ldr	r3, [r7, #16]
 8010596:	899b      	ldrh	r3, [r3, #12]
 8010598:	461a      	mov	r2, r3
 801059a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801059c:	fbb3 f2f2 	udiv	r2, r3, r2
 80105a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80105a2:	441a      	add	r2, r3
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80105a8:	693b      	ldr	r3, [r7, #16]
 80105aa:	7858      	ldrb	r0, [r3, #1]
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	6a1a      	ldr	r2, [r3, #32]
 80105b6:	2301      	movs	r3, #1
 80105b8:	f7fd ff7e 	bl	800e4b8 <disk_read>
 80105bc:	4603      	mov	r3, r0
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d002      	beq.n	80105c8 <f_open+0x37c>
 80105c2:	2301      	movs	r3, #1
 80105c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80105c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d002      	beq.n	80105d6 <f_open+0x38a>
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	2200      	movs	r2, #0
 80105d4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80105d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80105da:	4618      	mov	r0, r3
 80105dc:	3760      	adds	r7, #96	; 0x60
 80105de:	46bd      	mov	sp, r7
 80105e0:	bd80      	pop	{r7, pc}
 80105e2:	bf00      	nop
 80105e4:	274a0000 	.word	0x274a0000

080105e8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b08e      	sub	sp, #56	; 0x38
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	60f8      	str	r0, [r7, #12]
 80105f0:	60b9      	str	r1, [r7, #8]
 80105f2:	607a      	str	r2, [r7, #4]
 80105f4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80105f6:	68bb      	ldr	r3, [r7, #8]
 80105f8:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80105fa:	683b      	ldr	r3, [r7, #0]
 80105fc:	2200      	movs	r2, #0
 80105fe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	f107 0214 	add.w	r2, r7, #20
 8010606:	4611      	mov	r1, r2
 8010608:	4618      	mov	r0, r3
 801060a:	f7ff fda3 	bl	8010154 <validate>
 801060e:	4603      	mov	r3, r0
 8010610:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010614:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010618:	2b00      	cmp	r3, #0
 801061a:	d107      	bne.n	801062c <f_read+0x44>
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	7d5b      	ldrb	r3, [r3, #21]
 8010620:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8010624:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010628:	2b00      	cmp	r3, #0
 801062a:	d002      	beq.n	8010632 <f_read+0x4a>
 801062c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010630:	e135      	b.n	801089e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	7d1b      	ldrb	r3, [r3, #20]
 8010636:	f003 0301 	and.w	r3, r3, #1
 801063a:	2b00      	cmp	r3, #0
 801063c:	d101      	bne.n	8010642 <f_read+0x5a>
 801063e:	2307      	movs	r3, #7
 8010640:	e12d      	b.n	801089e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	68da      	ldr	r2, [r3, #12]
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	699b      	ldr	r3, [r3, #24]
 801064a:	1ad3      	subs	r3, r2, r3
 801064c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801064e:	687a      	ldr	r2, [r7, #4]
 8010650:	6a3b      	ldr	r3, [r7, #32]
 8010652:	429a      	cmp	r2, r3
 8010654:	f240 811e 	bls.w	8010894 <f_read+0x2ac>
 8010658:	6a3b      	ldr	r3, [r7, #32]
 801065a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 801065c:	e11a      	b.n	8010894 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	699b      	ldr	r3, [r3, #24]
 8010662:	697a      	ldr	r2, [r7, #20]
 8010664:	8992      	ldrh	r2, [r2, #12]
 8010666:	fbb3 f1f2 	udiv	r1, r3, r2
 801066a:	fb02 f201 	mul.w	r2, r2, r1
 801066e:	1a9b      	subs	r3, r3, r2
 8010670:	2b00      	cmp	r3, #0
 8010672:	f040 80d5 	bne.w	8010820 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	699b      	ldr	r3, [r3, #24]
 801067a:	697a      	ldr	r2, [r7, #20]
 801067c:	8992      	ldrh	r2, [r2, #12]
 801067e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010682:	697a      	ldr	r2, [r7, #20]
 8010684:	8952      	ldrh	r2, [r2, #10]
 8010686:	3a01      	subs	r2, #1
 8010688:	4013      	ands	r3, r2
 801068a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 801068c:	69fb      	ldr	r3, [r7, #28]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d12f      	bne.n	80106f2 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	699b      	ldr	r3, [r3, #24]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d103      	bne.n	80106a2 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	689b      	ldr	r3, [r3, #8]
 801069e:	633b      	str	r3, [r7, #48]	; 0x30
 80106a0:	e013      	b.n	80106ca <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d007      	beq.n	80106ba <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	699b      	ldr	r3, [r3, #24]
 80106ae:	4619      	mov	r1, r3
 80106b0:	68f8      	ldr	r0, [r7, #12]
 80106b2:	f7fe fdb0 	bl	800f216 <clmt_clust>
 80106b6:	6338      	str	r0, [r7, #48]	; 0x30
 80106b8:	e007      	b.n	80106ca <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80106ba:	68fa      	ldr	r2, [r7, #12]
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	69db      	ldr	r3, [r3, #28]
 80106c0:	4619      	mov	r1, r3
 80106c2:	4610      	mov	r0, r2
 80106c4:	f7fe fac3 	bl	800ec4e <get_fat>
 80106c8:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80106ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106cc:	2b01      	cmp	r3, #1
 80106ce:	d804      	bhi.n	80106da <f_read+0xf2>
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	2202      	movs	r2, #2
 80106d4:	755a      	strb	r2, [r3, #21]
 80106d6:	2302      	movs	r3, #2
 80106d8:	e0e1      	b.n	801089e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80106da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106e0:	d104      	bne.n	80106ec <f_read+0x104>
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	2201      	movs	r2, #1
 80106e6:	755a      	strb	r2, [r3, #21]
 80106e8:	2301      	movs	r3, #1
 80106ea:	e0d8      	b.n	801089e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106f0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80106f2:	697a      	ldr	r2, [r7, #20]
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	69db      	ldr	r3, [r3, #28]
 80106f8:	4619      	mov	r1, r3
 80106fa:	4610      	mov	r0, r2
 80106fc:	f7fe fa88 	bl	800ec10 <clust2sect>
 8010700:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010702:	69bb      	ldr	r3, [r7, #24]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d104      	bne.n	8010712 <f_read+0x12a>
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	2202      	movs	r2, #2
 801070c:	755a      	strb	r2, [r3, #21]
 801070e:	2302      	movs	r3, #2
 8010710:	e0c5      	b.n	801089e <f_read+0x2b6>
			sect += csect;
 8010712:	69ba      	ldr	r2, [r7, #24]
 8010714:	69fb      	ldr	r3, [r7, #28]
 8010716:	4413      	add	r3, r2
 8010718:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	899b      	ldrh	r3, [r3, #12]
 801071e:	461a      	mov	r2, r3
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	fbb3 f3f2 	udiv	r3, r3, r2
 8010726:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801072a:	2b00      	cmp	r3, #0
 801072c:	d041      	beq.n	80107b2 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801072e:	69fa      	ldr	r2, [r7, #28]
 8010730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010732:	4413      	add	r3, r2
 8010734:	697a      	ldr	r2, [r7, #20]
 8010736:	8952      	ldrh	r2, [r2, #10]
 8010738:	4293      	cmp	r3, r2
 801073a:	d905      	bls.n	8010748 <f_read+0x160>
					cc = fs->csize - csect;
 801073c:	697b      	ldr	r3, [r7, #20]
 801073e:	895b      	ldrh	r3, [r3, #10]
 8010740:	461a      	mov	r2, r3
 8010742:	69fb      	ldr	r3, [r7, #28]
 8010744:	1ad3      	subs	r3, r2, r3
 8010746:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010748:	697b      	ldr	r3, [r7, #20]
 801074a:	7858      	ldrb	r0, [r3, #1]
 801074c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801074e:	69ba      	ldr	r2, [r7, #24]
 8010750:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010752:	f7fd feb1 	bl	800e4b8 <disk_read>
 8010756:	4603      	mov	r3, r0
 8010758:	2b00      	cmp	r3, #0
 801075a:	d004      	beq.n	8010766 <f_read+0x17e>
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	2201      	movs	r2, #1
 8010760:	755a      	strb	r2, [r3, #21]
 8010762:	2301      	movs	r3, #1
 8010764:	e09b      	b.n	801089e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	7d1b      	ldrb	r3, [r3, #20]
 801076a:	b25b      	sxtb	r3, r3
 801076c:	2b00      	cmp	r3, #0
 801076e:	da18      	bge.n	80107a2 <f_read+0x1ba>
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	6a1a      	ldr	r2, [r3, #32]
 8010774:	69bb      	ldr	r3, [r7, #24]
 8010776:	1ad3      	subs	r3, r2, r3
 8010778:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801077a:	429a      	cmp	r2, r3
 801077c:	d911      	bls.n	80107a2 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	6a1a      	ldr	r2, [r3, #32]
 8010782:	69bb      	ldr	r3, [r7, #24]
 8010784:	1ad3      	subs	r3, r2, r3
 8010786:	697a      	ldr	r2, [r7, #20]
 8010788:	8992      	ldrh	r2, [r2, #12]
 801078a:	fb02 f303 	mul.w	r3, r2, r3
 801078e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010790:	18d0      	adds	r0, r2, r3
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010798:	697b      	ldr	r3, [r7, #20]
 801079a:	899b      	ldrh	r3, [r3, #12]
 801079c:	461a      	mov	r2, r3
 801079e:	f7fd ff6b 	bl	800e678 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80107a2:	697b      	ldr	r3, [r7, #20]
 80107a4:	899b      	ldrh	r3, [r3, #12]
 80107a6:	461a      	mov	r2, r3
 80107a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107aa:	fb02 f303 	mul.w	r3, r2, r3
 80107ae:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80107b0:	e05c      	b.n	801086c <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	6a1b      	ldr	r3, [r3, #32]
 80107b6:	69ba      	ldr	r2, [r7, #24]
 80107b8:	429a      	cmp	r2, r3
 80107ba:	d02e      	beq.n	801081a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	7d1b      	ldrb	r3, [r3, #20]
 80107c0:	b25b      	sxtb	r3, r3
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	da18      	bge.n	80107f8 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80107c6:	697b      	ldr	r3, [r7, #20]
 80107c8:	7858      	ldrb	r0, [r3, #1]
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80107d0:	68fb      	ldr	r3, [r7, #12]
 80107d2:	6a1a      	ldr	r2, [r3, #32]
 80107d4:	2301      	movs	r3, #1
 80107d6:	f7fd fe8f 	bl	800e4f8 <disk_write>
 80107da:	4603      	mov	r3, r0
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d004      	beq.n	80107ea <f_read+0x202>
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	2201      	movs	r2, #1
 80107e4:	755a      	strb	r2, [r3, #21]
 80107e6:	2301      	movs	r3, #1
 80107e8:	e059      	b.n	801089e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	7d1b      	ldrb	r3, [r3, #20]
 80107ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80107f2:	b2da      	uxtb	r2, r3
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80107f8:	697b      	ldr	r3, [r7, #20]
 80107fa:	7858      	ldrb	r0, [r3, #1]
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010802:	2301      	movs	r3, #1
 8010804:	69ba      	ldr	r2, [r7, #24]
 8010806:	f7fd fe57 	bl	800e4b8 <disk_read>
 801080a:	4603      	mov	r3, r0
 801080c:	2b00      	cmp	r3, #0
 801080e:	d004      	beq.n	801081a <f_read+0x232>
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	2201      	movs	r2, #1
 8010814:	755a      	strb	r2, [r3, #21]
 8010816:	2301      	movs	r3, #1
 8010818:	e041      	b.n	801089e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	69ba      	ldr	r2, [r7, #24]
 801081e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010820:	697b      	ldr	r3, [r7, #20]
 8010822:	899b      	ldrh	r3, [r3, #12]
 8010824:	4618      	mov	r0, r3
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	699b      	ldr	r3, [r3, #24]
 801082a:	697a      	ldr	r2, [r7, #20]
 801082c:	8992      	ldrh	r2, [r2, #12]
 801082e:	fbb3 f1f2 	udiv	r1, r3, r2
 8010832:	fb02 f201 	mul.w	r2, r2, r1
 8010836:	1a9b      	subs	r3, r3, r2
 8010838:	1ac3      	subs	r3, r0, r3
 801083a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801083c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	429a      	cmp	r2, r3
 8010842:	d901      	bls.n	8010848 <f_read+0x260>
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	699b      	ldr	r3, [r3, #24]
 8010852:	697a      	ldr	r2, [r7, #20]
 8010854:	8992      	ldrh	r2, [r2, #12]
 8010856:	fbb3 f0f2 	udiv	r0, r3, r2
 801085a:	fb02 f200 	mul.w	r2, r2, r0
 801085e:	1a9b      	subs	r3, r3, r2
 8010860:	440b      	add	r3, r1
 8010862:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010864:	4619      	mov	r1, r3
 8010866:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010868:	f7fd ff06 	bl	800e678 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801086c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801086e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010870:	4413      	add	r3, r2
 8010872:	627b      	str	r3, [r7, #36]	; 0x24
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	699a      	ldr	r2, [r3, #24]
 8010878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801087a:	441a      	add	r2, r3
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	619a      	str	r2, [r3, #24]
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	681a      	ldr	r2, [r3, #0]
 8010884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010886:	441a      	add	r2, r3
 8010888:	683b      	ldr	r3, [r7, #0]
 801088a:	601a      	str	r2, [r3, #0]
 801088c:	687a      	ldr	r2, [r7, #4]
 801088e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010890:	1ad3      	subs	r3, r2, r3
 8010892:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	2b00      	cmp	r3, #0
 8010898:	f47f aee1 	bne.w	801065e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801089c:	2300      	movs	r3, #0
}
 801089e:	4618      	mov	r0, r3
 80108a0:	3738      	adds	r7, #56	; 0x38
 80108a2:	46bd      	mov	sp, r7
 80108a4:	bd80      	pop	{r7, pc}

080108a6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80108a6:	b580      	push	{r7, lr}
 80108a8:	b08c      	sub	sp, #48	; 0x30
 80108aa:	af00      	add	r7, sp, #0
 80108ac:	60f8      	str	r0, [r7, #12]
 80108ae:	60b9      	str	r1, [r7, #8]
 80108b0:	607a      	str	r2, [r7, #4]
 80108b2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80108b4:	68bb      	ldr	r3, [r7, #8]
 80108b6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80108b8:	683b      	ldr	r3, [r7, #0]
 80108ba:	2200      	movs	r2, #0
 80108bc:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	f107 0210 	add.w	r2, r7, #16
 80108c4:	4611      	mov	r1, r2
 80108c6:	4618      	mov	r0, r3
 80108c8:	f7ff fc44 	bl	8010154 <validate>
 80108cc:	4603      	mov	r3, r0
 80108ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80108d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d107      	bne.n	80108ea <f_write+0x44>
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	7d5b      	ldrb	r3, [r3, #21]
 80108de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80108e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d002      	beq.n	80108f0 <f_write+0x4a>
 80108ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108ee:	e16a      	b.n	8010bc6 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	7d1b      	ldrb	r3, [r3, #20]
 80108f4:	f003 0302 	and.w	r3, r3, #2
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d101      	bne.n	8010900 <f_write+0x5a>
 80108fc:	2307      	movs	r3, #7
 80108fe:	e162      	b.n	8010bc6 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	699a      	ldr	r2, [r3, #24]
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	441a      	add	r2, r3
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	699b      	ldr	r3, [r3, #24]
 801090c:	429a      	cmp	r2, r3
 801090e:	f080 814c 	bcs.w	8010baa <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	699b      	ldr	r3, [r3, #24]
 8010916:	43db      	mvns	r3, r3
 8010918:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801091a:	e146      	b.n	8010baa <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	699b      	ldr	r3, [r3, #24]
 8010920:	693a      	ldr	r2, [r7, #16]
 8010922:	8992      	ldrh	r2, [r2, #12]
 8010924:	fbb3 f1f2 	udiv	r1, r3, r2
 8010928:	fb02 f201 	mul.w	r2, r2, r1
 801092c:	1a9b      	subs	r3, r3, r2
 801092e:	2b00      	cmp	r3, #0
 8010930:	f040 80f1 	bne.w	8010b16 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	699b      	ldr	r3, [r3, #24]
 8010938:	693a      	ldr	r2, [r7, #16]
 801093a:	8992      	ldrh	r2, [r2, #12]
 801093c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010940:	693a      	ldr	r2, [r7, #16]
 8010942:	8952      	ldrh	r2, [r2, #10]
 8010944:	3a01      	subs	r2, #1
 8010946:	4013      	ands	r3, r2
 8010948:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801094a:	69bb      	ldr	r3, [r7, #24]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d143      	bne.n	80109d8 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	699b      	ldr	r3, [r3, #24]
 8010954:	2b00      	cmp	r3, #0
 8010956:	d10c      	bne.n	8010972 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	689b      	ldr	r3, [r3, #8]
 801095c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801095e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010960:	2b00      	cmp	r3, #0
 8010962:	d11a      	bne.n	801099a <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	2100      	movs	r1, #0
 8010968:	4618      	mov	r0, r3
 801096a:	f7fe fbbc 	bl	800f0e6 <create_chain>
 801096e:	62b8      	str	r0, [r7, #40]	; 0x28
 8010970:	e013      	b.n	801099a <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010972:	68fb      	ldr	r3, [r7, #12]
 8010974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010976:	2b00      	cmp	r3, #0
 8010978:	d007      	beq.n	801098a <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	699b      	ldr	r3, [r3, #24]
 801097e:	4619      	mov	r1, r3
 8010980:	68f8      	ldr	r0, [r7, #12]
 8010982:	f7fe fc48 	bl	800f216 <clmt_clust>
 8010986:	62b8      	str	r0, [r7, #40]	; 0x28
 8010988:	e007      	b.n	801099a <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801098a:	68fa      	ldr	r2, [r7, #12]
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	69db      	ldr	r3, [r3, #28]
 8010990:	4619      	mov	r1, r3
 8010992:	4610      	mov	r0, r2
 8010994:	f7fe fba7 	bl	800f0e6 <create_chain>
 8010998:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801099a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801099c:	2b00      	cmp	r3, #0
 801099e:	f000 8109 	beq.w	8010bb4 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80109a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109a4:	2b01      	cmp	r3, #1
 80109a6:	d104      	bne.n	80109b2 <f_write+0x10c>
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	2202      	movs	r2, #2
 80109ac:	755a      	strb	r2, [r3, #21]
 80109ae:	2302      	movs	r3, #2
 80109b0:	e109      	b.n	8010bc6 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80109b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109b8:	d104      	bne.n	80109c4 <f_write+0x11e>
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	2201      	movs	r2, #1
 80109be:	755a      	strb	r2, [r3, #21]
 80109c0:	2301      	movs	r3, #1
 80109c2:	e100      	b.n	8010bc6 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109c8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	689b      	ldr	r3, [r3, #8]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d102      	bne.n	80109d8 <f_write+0x132>
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109d6:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	7d1b      	ldrb	r3, [r3, #20]
 80109dc:	b25b      	sxtb	r3, r3
 80109de:	2b00      	cmp	r3, #0
 80109e0:	da18      	bge.n	8010a14 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80109e2:	693b      	ldr	r3, [r7, #16]
 80109e4:	7858      	ldrb	r0, [r3, #1]
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	6a1a      	ldr	r2, [r3, #32]
 80109f0:	2301      	movs	r3, #1
 80109f2:	f7fd fd81 	bl	800e4f8 <disk_write>
 80109f6:	4603      	mov	r3, r0
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d004      	beq.n	8010a06 <f_write+0x160>
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	2201      	movs	r2, #1
 8010a00:	755a      	strb	r2, [r3, #21]
 8010a02:	2301      	movs	r3, #1
 8010a04:	e0df      	b.n	8010bc6 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	7d1b      	ldrb	r3, [r3, #20]
 8010a0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010a0e:	b2da      	uxtb	r2, r3
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010a14:	693a      	ldr	r2, [r7, #16]
 8010a16:	68fb      	ldr	r3, [r7, #12]
 8010a18:	69db      	ldr	r3, [r3, #28]
 8010a1a:	4619      	mov	r1, r3
 8010a1c:	4610      	mov	r0, r2
 8010a1e:	f7fe f8f7 	bl	800ec10 <clust2sect>
 8010a22:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010a24:	697b      	ldr	r3, [r7, #20]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d104      	bne.n	8010a34 <f_write+0x18e>
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	2202      	movs	r2, #2
 8010a2e:	755a      	strb	r2, [r3, #21]
 8010a30:	2302      	movs	r3, #2
 8010a32:	e0c8      	b.n	8010bc6 <f_write+0x320>
			sect += csect;
 8010a34:	697a      	ldr	r2, [r7, #20]
 8010a36:	69bb      	ldr	r3, [r7, #24]
 8010a38:	4413      	add	r3, r2
 8010a3a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010a3c:	693b      	ldr	r3, [r7, #16]
 8010a3e:	899b      	ldrh	r3, [r3, #12]
 8010a40:	461a      	mov	r2, r3
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a48:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010a4a:	6a3b      	ldr	r3, [r7, #32]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d043      	beq.n	8010ad8 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010a50:	69ba      	ldr	r2, [r7, #24]
 8010a52:	6a3b      	ldr	r3, [r7, #32]
 8010a54:	4413      	add	r3, r2
 8010a56:	693a      	ldr	r2, [r7, #16]
 8010a58:	8952      	ldrh	r2, [r2, #10]
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d905      	bls.n	8010a6a <f_write+0x1c4>
					cc = fs->csize - csect;
 8010a5e:	693b      	ldr	r3, [r7, #16]
 8010a60:	895b      	ldrh	r3, [r3, #10]
 8010a62:	461a      	mov	r2, r3
 8010a64:	69bb      	ldr	r3, [r7, #24]
 8010a66:	1ad3      	subs	r3, r2, r3
 8010a68:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010a6a:	693b      	ldr	r3, [r7, #16]
 8010a6c:	7858      	ldrb	r0, [r3, #1]
 8010a6e:	6a3b      	ldr	r3, [r7, #32]
 8010a70:	697a      	ldr	r2, [r7, #20]
 8010a72:	69f9      	ldr	r1, [r7, #28]
 8010a74:	f7fd fd40 	bl	800e4f8 <disk_write>
 8010a78:	4603      	mov	r3, r0
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d004      	beq.n	8010a88 <f_write+0x1e2>
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	2201      	movs	r2, #1
 8010a82:	755a      	strb	r2, [r3, #21]
 8010a84:	2301      	movs	r3, #1
 8010a86:	e09e      	b.n	8010bc6 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	6a1a      	ldr	r2, [r3, #32]
 8010a8c:	697b      	ldr	r3, [r7, #20]
 8010a8e:	1ad3      	subs	r3, r2, r3
 8010a90:	6a3a      	ldr	r2, [r7, #32]
 8010a92:	429a      	cmp	r2, r3
 8010a94:	d918      	bls.n	8010ac8 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	6a1a      	ldr	r2, [r3, #32]
 8010aa0:	697b      	ldr	r3, [r7, #20]
 8010aa2:	1ad3      	subs	r3, r2, r3
 8010aa4:	693a      	ldr	r2, [r7, #16]
 8010aa6:	8992      	ldrh	r2, [r2, #12]
 8010aa8:	fb02 f303 	mul.w	r3, r2, r3
 8010aac:	69fa      	ldr	r2, [r7, #28]
 8010aae:	18d1      	adds	r1, r2, r3
 8010ab0:	693b      	ldr	r3, [r7, #16]
 8010ab2:	899b      	ldrh	r3, [r3, #12]
 8010ab4:	461a      	mov	r2, r3
 8010ab6:	f7fd fddf 	bl	800e678 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010aba:	68fb      	ldr	r3, [r7, #12]
 8010abc:	7d1b      	ldrb	r3, [r3, #20]
 8010abe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010ac2:	b2da      	uxtb	r2, r3
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010ac8:	693b      	ldr	r3, [r7, #16]
 8010aca:	899b      	ldrh	r3, [r3, #12]
 8010acc:	461a      	mov	r2, r3
 8010ace:	6a3b      	ldr	r3, [r7, #32]
 8010ad0:	fb02 f303 	mul.w	r3, r2, r3
 8010ad4:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010ad6:	e04b      	b.n	8010b70 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	6a1b      	ldr	r3, [r3, #32]
 8010adc:	697a      	ldr	r2, [r7, #20]
 8010ade:	429a      	cmp	r2, r3
 8010ae0:	d016      	beq.n	8010b10 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	699a      	ldr	r2, [r3, #24]
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010aea:	429a      	cmp	r2, r3
 8010aec:	d210      	bcs.n	8010b10 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010aee:	693b      	ldr	r3, [r7, #16]
 8010af0:	7858      	ldrb	r0, [r3, #1]
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010af8:	2301      	movs	r3, #1
 8010afa:	697a      	ldr	r2, [r7, #20]
 8010afc:	f7fd fcdc 	bl	800e4b8 <disk_read>
 8010b00:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d004      	beq.n	8010b10 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	2201      	movs	r2, #1
 8010b0a:	755a      	strb	r2, [r3, #21]
 8010b0c:	2301      	movs	r3, #1
 8010b0e:	e05a      	b.n	8010bc6 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	697a      	ldr	r2, [r7, #20]
 8010b14:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010b16:	693b      	ldr	r3, [r7, #16]
 8010b18:	899b      	ldrh	r3, [r3, #12]
 8010b1a:	4618      	mov	r0, r3
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	699b      	ldr	r3, [r3, #24]
 8010b20:	693a      	ldr	r2, [r7, #16]
 8010b22:	8992      	ldrh	r2, [r2, #12]
 8010b24:	fbb3 f1f2 	udiv	r1, r3, r2
 8010b28:	fb02 f201 	mul.w	r2, r2, r1
 8010b2c:	1a9b      	subs	r3, r3, r2
 8010b2e:	1ac3      	subs	r3, r0, r3
 8010b30:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010b32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	429a      	cmp	r2, r3
 8010b38:	d901      	bls.n	8010b3e <f_write+0x298>
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	699b      	ldr	r3, [r3, #24]
 8010b48:	693a      	ldr	r2, [r7, #16]
 8010b4a:	8992      	ldrh	r2, [r2, #12]
 8010b4c:	fbb3 f0f2 	udiv	r0, r3, r2
 8010b50:	fb02 f200 	mul.w	r2, r2, r0
 8010b54:	1a9b      	subs	r3, r3, r2
 8010b56:	440b      	add	r3, r1
 8010b58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b5a:	69f9      	ldr	r1, [r7, #28]
 8010b5c:	4618      	mov	r0, r3
 8010b5e:	f7fd fd8b 	bl	800e678 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	7d1b      	ldrb	r3, [r3, #20]
 8010b66:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010b6a:	b2da      	uxtb	r2, r3
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010b70:	69fa      	ldr	r2, [r7, #28]
 8010b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b74:	4413      	add	r3, r2
 8010b76:	61fb      	str	r3, [r7, #28]
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	699a      	ldr	r2, [r3, #24]
 8010b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b7e:	441a      	add	r2, r3
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	619a      	str	r2, [r3, #24]
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	68da      	ldr	r2, [r3, #12]
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	699b      	ldr	r3, [r3, #24]
 8010b8c:	429a      	cmp	r2, r3
 8010b8e:	bf38      	it	cc
 8010b90:	461a      	movcc	r2, r3
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	60da      	str	r2, [r3, #12]
 8010b96:	683b      	ldr	r3, [r7, #0]
 8010b98:	681a      	ldr	r2, [r3, #0]
 8010b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b9c:	441a      	add	r2, r3
 8010b9e:	683b      	ldr	r3, [r7, #0]
 8010ba0:	601a      	str	r2, [r3, #0]
 8010ba2:	687a      	ldr	r2, [r7, #4]
 8010ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ba6:	1ad3      	subs	r3, r2, r3
 8010ba8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	f47f aeb5 	bne.w	801091c <f_write+0x76>
 8010bb2:	e000      	b.n	8010bb6 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010bb4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	7d1b      	ldrb	r3, [r3, #20]
 8010bba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010bbe:	b2da      	uxtb	r2, r3
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010bc4:	2300      	movs	r3, #0
}
 8010bc6:	4618      	mov	r0, r3
 8010bc8:	3730      	adds	r7, #48	; 0x30
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	bd80      	pop	{r7, pc}
	...

08010bd0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b086      	sub	sp, #24
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	f107 0208 	add.w	r2, r7, #8
 8010bde:	4611      	mov	r1, r2
 8010be0:	4618      	mov	r0, r3
 8010be2:	f7ff fab7 	bl	8010154 <validate>
 8010be6:	4603      	mov	r3, r0
 8010be8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010bea:	7dfb      	ldrb	r3, [r7, #23]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d167      	bne.n	8010cc0 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	7d1b      	ldrb	r3, [r3, #20]
 8010bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d061      	beq.n	8010cc0 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	7d1b      	ldrb	r3, [r3, #20]
 8010c00:	b25b      	sxtb	r3, r3
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	da15      	bge.n	8010c32 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010c06:	68bb      	ldr	r3, [r7, #8]
 8010c08:	7858      	ldrb	r0, [r3, #1]
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	6a1a      	ldr	r2, [r3, #32]
 8010c14:	2301      	movs	r3, #1
 8010c16:	f7fd fc6f 	bl	800e4f8 <disk_write>
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d001      	beq.n	8010c24 <f_sync+0x54>
 8010c20:	2301      	movs	r3, #1
 8010c22:	e04e      	b.n	8010cc2 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	7d1b      	ldrb	r3, [r3, #20]
 8010c28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010c2c:	b2da      	uxtb	r2, r3
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010c32:	4b26      	ldr	r3, [pc, #152]	; (8010ccc <f_sync+0xfc>)
 8010c34:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010c36:	68ba      	ldr	r2, [r7, #8]
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c3c:	4619      	mov	r1, r3
 8010c3e:	4610      	mov	r0, r2
 8010c40:	f7fd ff48 	bl	800ead4 <move_window>
 8010c44:	4603      	mov	r3, r0
 8010c46:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010c48:	7dfb      	ldrb	r3, [r7, #23]
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d138      	bne.n	8010cc0 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010c52:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	330b      	adds	r3, #11
 8010c58:	781a      	ldrb	r2, [r3, #0]
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	330b      	adds	r3, #11
 8010c5e:	f042 0220 	orr.w	r2, r2, #32
 8010c62:	b2d2      	uxtb	r2, r2
 8010c64:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	6818      	ldr	r0, [r3, #0]
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	689b      	ldr	r3, [r3, #8]
 8010c6e:	461a      	mov	r2, r3
 8010c70:	68f9      	ldr	r1, [r7, #12]
 8010c72:	f7fe fccd 	bl	800f610 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	f103 021c 	add.w	r2, r3, #28
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	68db      	ldr	r3, [r3, #12]
 8010c80:	4619      	mov	r1, r3
 8010c82:	4610      	mov	r0, r2
 8010c84:	f7fd fccc 	bl	800e620 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	3316      	adds	r3, #22
 8010c8c:	6939      	ldr	r1, [r7, #16]
 8010c8e:	4618      	mov	r0, r3
 8010c90:	f7fd fcc6 	bl	800e620 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	3312      	adds	r3, #18
 8010c98:	2100      	movs	r1, #0
 8010c9a:	4618      	mov	r0, r3
 8010c9c:	f7fd fca5 	bl	800e5ea <st_word>
					fs->wflag = 1;
 8010ca0:	68bb      	ldr	r3, [r7, #8]
 8010ca2:	2201      	movs	r2, #1
 8010ca4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010ca6:	68bb      	ldr	r3, [r7, #8]
 8010ca8:	4618      	mov	r0, r3
 8010caa:	f7fd ff41 	bl	800eb30 <sync_fs>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	7d1b      	ldrb	r3, [r3, #20]
 8010cb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010cba:	b2da      	uxtb	r2, r3
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	3718      	adds	r7, #24
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}
 8010cca:	bf00      	nop
 8010ccc:	274a0000 	.word	0x274a0000

08010cd0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b084      	sub	sp, #16
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010cd8:	6878      	ldr	r0, [r7, #4]
 8010cda:	f7ff ff79 	bl	8010bd0 <f_sync>
 8010cde:	4603      	mov	r3, r0
 8010ce0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010ce2:	7bfb      	ldrb	r3, [r7, #15]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d118      	bne.n	8010d1a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	f107 0208 	add.w	r2, r7, #8
 8010cee:	4611      	mov	r1, r2
 8010cf0:	4618      	mov	r0, r3
 8010cf2:	f7ff fa2f 	bl	8010154 <validate>
 8010cf6:	4603      	mov	r3, r0
 8010cf8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010cfa:	7bfb      	ldrb	r3, [r7, #15]
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d10c      	bne.n	8010d1a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	691b      	ldr	r3, [r3, #16]
 8010d04:	4618      	mov	r0, r3
 8010d06:	f7fd fe41 	bl	800e98c <dec_lock>
 8010d0a:	4603      	mov	r3, r0
 8010d0c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010d0e:	7bfb      	ldrb	r3, [r7, #15]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d102      	bne.n	8010d1a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	2200      	movs	r2, #0
 8010d18:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8010d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	3710      	adds	r7, #16
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}

08010d24 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010d24:	b590      	push	{r4, r7, lr}
 8010d26:	b091      	sub	sp, #68	; 0x44
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8010d2c:	f107 0108 	add.w	r1, r7, #8
 8010d30:	1d3b      	adds	r3, r7, #4
 8010d32:	2200      	movs	r2, #0
 8010d34:	4618      	mov	r0, r3
 8010d36:	f7fe ff87 	bl	800fc48 <find_volume>
 8010d3a:	4603      	mov	r3, r0
 8010d3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8010d40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d131      	bne.n	8010dac <f_chdir+0x88>
		dj.obj.fs = fs;
 8010d48:	68bb      	ldr	r3, [r7, #8]
 8010d4a:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8010d4c:	687a      	ldr	r2, [r7, #4]
 8010d4e:	f107 030c 	add.w	r3, r7, #12
 8010d52:	4611      	mov	r1, r2
 8010d54:	4618      	mov	r0, r3
 8010d56:	f7fe fe47 	bl	800f9e8 <follow_path>
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8010d60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d11a      	bne.n	8010d9e <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8010d68:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8010d6c:	b25b      	sxtb	r3, r3
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	da03      	bge.n	8010d7a <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8010d72:	68bb      	ldr	r3, [r7, #8]
 8010d74:	697a      	ldr	r2, [r7, #20]
 8010d76:	619a      	str	r2, [r3, #24]
 8010d78:	e011      	b.n	8010d9e <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8010d7a:	7cbb      	ldrb	r3, [r7, #18]
 8010d7c:	f003 0310 	and.w	r3, r3, #16
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d009      	beq.n	8010d98 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8010d84:	68bb      	ldr	r3, [r7, #8]
 8010d86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010d88:	68bc      	ldr	r4, [r7, #8]
 8010d8a:	4611      	mov	r1, r2
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7fe fc20 	bl	800f5d2 <ld_clust>
 8010d92:	4603      	mov	r3, r0
 8010d94:	61a3      	str	r3, [r4, #24]
 8010d96:	e002      	b.n	8010d9e <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8010d98:	2305      	movs	r3, #5
 8010d9a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010d9e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010da2:	2b04      	cmp	r3, #4
 8010da4:	d102      	bne.n	8010dac <f_chdir+0x88>
 8010da6:	2305      	movs	r3, #5
 8010da8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8010dac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8010db0:	4618      	mov	r0, r3
 8010db2:	3744      	adds	r7, #68	; 0x44
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd90      	pop	{r4, r7, pc}

08010db8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b090      	sub	sp, #64	; 0x40
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	6078      	str	r0, [r7, #4]
 8010dc0:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	f107 0208 	add.w	r2, r7, #8
 8010dc8:	4611      	mov	r1, r2
 8010dca:	4618      	mov	r0, r3
 8010dcc:	f7ff f9c2 	bl	8010154 <validate>
 8010dd0:	4603      	mov	r3, r0
 8010dd2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010dd6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d103      	bne.n	8010de6 <f_lseek+0x2e>
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	7d5b      	ldrb	r3, [r3, #21]
 8010de2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010de6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d002      	beq.n	8010df4 <f_lseek+0x3c>
 8010dee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010df2:	e201      	b.n	80111f8 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	f000 80d9 	beq.w	8010fb0 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8010dfe:	683b      	ldr	r3, [r7, #0]
 8010e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e04:	d15a      	bne.n	8010ebc <f_lseek+0x104>
			tbl = fp->cltbl;
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e0a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8010e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e0e:	1d1a      	adds	r2, r3, #4
 8010e10:	627a      	str	r2, [r7, #36]	; 0x24
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	617b      	str	r3, [r7, #20]
 8010e16:	2302      	movs	r3, #2
 8010e18:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	689b      	ldr	r3, [r3, #8]
 8010e1e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8010e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d03a      	beq.n	8010e9c <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8010e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e28:	613b      	str	r3, [r7, #16]
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e30:	3302      	adds	r3, #2
 8010e32:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8010e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e36:	60fb      	str	r3, [r7, #12]
 8010e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e3a:	3301      	adds	r3, #1
 8010e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010e42:	4618      	mov	r0, r3
 8010e44:	f7fd ff03 	bl	800ec4e <get_fat>
 8010e48:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e4c:	2b01      	cmp	r3, #1
 8010e4e:	d804      	bhi.n	8010e5a <f_lseek+0xa2>
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	2202      	movs	r2, #2
 8010e54:	755a      	strb	r2, [r3, #21]
 8010e56:	2302      	movs	r3, #2
 8010e58:	e1ce      	b.n	80111f8 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e60:	d104      	bne.n	8010e6c <f_lseek+0xb4>
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	2201      	movs	r2, #1
 8010e66:	755a      	strb	r2, [r3, #21]
 8010e68:	2301      	movs	r3, #1
 8010e6a:	e1c5      	b.n	80111f8 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	3301      	adds	r3, #1
 8010e70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d0de      	beq.n	8010e34 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8010e76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010e78:	697b      	ldr	r3, [r7, #20]
 8010e7a:	429a      	cmp	r2, r3
 8010e7c:	d809      	bhi.n	8010e92 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8010e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e80:	1d1a      	adds	r2, r3, #4
 8010e82:	627a      	str	r2, [r7, #36]	; 0x24
 8010e84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010e86:	601a      	str	r2, [r3, #0]
 8010e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e8a:	1d1a      	adds	r2, r3, #4
 8010e8c:	627a      	str	r2, [r7, #36]	; 0x24
 8010e8e:	693a      	ldr	r2, [r7, #16]
 8010e90:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8010e92:	68bb      	ldr	r3, [r7, #8]
 8010e94:	69db      	ldr	r3, [r3, #28]
 8010e96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010e98:	429a      	cmp	r2, r3
 8010e9a:	d3c4      	bcc.n	8010e26 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ea0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010ea2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8010ea4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010ea6:	697b      	ldr	r3, [r7, #20]
 8010ea8:	429a      	cmp	r2, r3
 8010eaa:	d803      	bhi.n	8010eb4 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8010eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010eae:	2200      	movs	r2, #0
 8010eb0:	601a      	str	r2, [r3, #0]
 8010eb2:	e19f      	b.n	80111f4 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8010eb4:	2311      	movs	r3, #17
 8010eb6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8010eba:	e19b      	b.n	80111f4 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	68db      	ldr	r3, [r3, #12]
 8010ec0:	683a      	ldr	r2, [r7, #0]
 8010ec2:	429a      	cmp	r2, r3
 8010ec4:	d902      	bls.n	8010ecc <f_lseek+0x114>
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	68db      	ldr	r3, [r3, #12]
 8010eca:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	683a      	ldr	r2, [r7, #0]
 8010ed0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8010ed2:	683b      	ldr	r3, [r7, #0]
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	f000 818d 	beq.w	80111f4 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8010eda:	683b      	ldr	r3, [r7, #0]
 8010edc:	3b01      	subs	r3, #1
 8010ede:	4619      	mov	r1, r3
 8010ee0:	6878      	ldr	r0, [r7, #4]
 8010ee2:	f7fe f998 	bl	800f216 <clmt_clust>
 8010ee6:	4602      	mov	r2, r0
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8010eec:	68ba      	ldr	r2, [r7, #8]
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	69db      	ldr	r3, [r3, #28]
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	4610      	mov	r0, r2
 8010ef6:	f7fd fe8b 	bl	800ec10 <clust2sect>
 8010efa:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8010efc:	69bb      	ldr	r3, [r7, #24]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d104      	bne.n	8010f0c <f_lseek+0x154>
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	2202      	movs	r2, #2
 8010f06:	755a      	strb	r2, [r3, #21]
 8010f08:	2302      	movs	r3, #2
 8010f0a:	e175      	b.n	80111f8 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8010f0c:	683b      	ldr	r3, [r7, #0]
 8010f0e:	3b01      	subs	r3, #1
 8010f10:	68ba      	ldr	r2, [r7, #8]
 8010f12:	8992      	ldrh	r2, [r2, #12]
 8010f14:	fbb3 f3f2 	udiv	r3, r3, r2
 8010f18:	68ba      	ldr	r2, [r7, #8]
 8010f1a:	8952      	ldrh	r2, [r2, #10]
 8010f1c:	3a01      	subs	r2, #1
 8010f1e:	4013      	ands	r3, r2
 8010f20:	69ba      	ldr	r2, [r7, #24]
 8010f22:	4413      	add	r3, r2
 8010f24:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	699b      	ldr	r3, [r3, #24]
 8010f2a:	68ba      	ldr	r2, [r7, #8]
 8010f2c:	8992      	ldrh	r2, [r2, #12]
 8010f2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8010f32:	fb02 f201 	mul.w	r2, r2, r1
 8010f36:	1a9b      	subs	r3, r3, r2
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	f000 815b 	beq.w	80111f4 <f_lseek+0x43c>
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	6a1b      	ldr	r3, [r3, #32]
 8010f42:	69ba      	ldr	r2, [r7, #24]
 8010f44:	429a      	cmp	r2, r3
 8010f46:	f000 8155 	beq.w	80111f4 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	7d1b      	ldrb	r3, [r3, #20]
 8010f4e:	b25b      	sxtb	r3, r3
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	da18      	bge.n	8010f86 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010f54:	68bb      	ldr	r3, [r7, #8]
 8010f56:	7858      	ldrb	r0, [r3, #1]
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	6a1a      	ldr	r2, [r3, #32]
 8010f62:	2301      	movs	r3, #1
 8010f64:	f7fd fac8 	bl	800e4f8 <disk_write>
 8010f68:	4603      	mov	r3, r0
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d004      	beq.n	8010f78 <f_lseek+0x1c0>
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	2201      	movs	r2, #1
 8010f72:	755a      	strb	r2, [r3, #21]
 8010f74:	2301      	movs	r3, #1
 8010f76:	e13f      	b.n	80111f8 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	7d1b      	ldrb	r3, [r3, #20]
 8010f7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010f80:	b2da      	uxtb	r2, r3
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8010f86:	68bb      	ldr	r3, [r7, #8]
 8010f88:	7858      	ldrb	r0, [r3, #1]
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010f90:	2301      	movs	r3, #1
 8010f92:	69ba      	ldr	r2, [r7, #24]
 8010f94:	f7fd fa90 	bl	800e4b8 <disk_read>
 8010f98:	4603      	mov	r3, r0
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d004      	beq.n	8010fa8 <f_lseek+0x1f0>
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	2201      	movs	r2, #1
 8010fa2:	755a      	strb	r2, [r3, #21]
 8010fa4:	2301      	movs	r3, #1
 8010fa6:	e127      	b.n	80111f8 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	69ba      	ldr	r2, [r7, #24]
 8010fac:	621a      	str	r2, [r3, #32]
 8010fae:	e121      	b.n	80111f4 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	68db      	ldr	r3, [r3, #12]
 8010fb4:	683a      	ldr	r2, [r7, #0]
 8010fb6:	429a      	cmp	r2, r3
 8010fb8:	d908      	bls.n	8010fcc <f_lseek+0x214>
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	7d1b      	ldrb	r3, [r3, #20]
 8010fbe:	f003 0302 	and.w	r3, r3, #2
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d102      	bne.n	8010fcc <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	68db      	ldr	r3, [r3, #12]
 8010fca:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	699b      	ldr	r3, [r3, #24]
 8010fd0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	637b      	str	r3, [r7, #52]	; 0x34
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010fda:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8010fdc:	683b      	ldr	r3, [r7, #0]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	f000 80b5 	beq.w	801114e <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8010fe4:	68bb      	ldr	r3, [r7, #8]
 8010fe6:	895b      	ldrh	r3, [r3, #10]
 8010fe8:	461a      	mov	r2, r3
 8010fea:	68bb      	ldr	r3, [r7, #8]
 8010fec:	899b      	ldrh	r3, [r3, #12]
 8010fee:	fb03 f302 	mul.w	r3, r3, r2
 8010ff2:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8010ff4:	6a3b      	ldr	r3, [r7, #32]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d01b      	beq.n	8011032 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8010ffa:	683b      	ldr	r3, [r7, #0]
 8010ffc:	1e5a      	subs	r2, r3, #1
 8010ffe:	69fb      	ldr	r3, [r7, #28]
 8011000:	fbb2 f2f3 	udiv	r2, r2, r3
 8011004:	6a3b      	ldr	r3, [r7, #32]
 8011006:	1e59      	subs	r1, r3, #1
 8011008:	69fb      	ldr	r3, [r7, #28]
 801100a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801100e:	429a      	cmp	r2, r3
 8011010:	d30f      	bcc.n	8011032 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011012:	6a3b      	ldr	r3, [r7, #32]
 8011014:	1e5a      	subs	r2, r3, #1
 8011016:	69fb      	ldr	r3, [r7, #28]
 8011018:	425b      	negs	r3, r3
 801101a:	401a      	ands	r2, r3
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	699b      	ldr	r3, [r3, #24]
 8011024:	683a      	ldr	r2, [r7, #0]
 8011026:	1ad3      	subs	r3, r2, r3
 8011028:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	69db      	ldr	r3, [r3, #28]
 801102e:	63bb      	str	r3, [r7, #56]	; 0x38
 8011030:	e022      	b.n	8011078 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	689b      	ldr	r3, [r3, #8]
 8011036:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801103a:	2b00      	cmp	r3, #0
 801103c:	d119      	bne.n	8011072 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	2100      	movs	r1, #0
 8011042:	4618      	mov	r0, r3
 8011044:	f7fe f84f 	bl	800f0e6 <create_chain>
 8011048:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801104a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801104c:	2b01      	cmp	r3, #1
 801104e:	d104      	bne.n	801105a <f_lseek+0x2a2>
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	2202      	movs	r2, #2
 8011054:	755a      	strb	r2, [r3, #21]
 8011056:	2302      	movs	r3, #2
 8011058:	e0ce      	b.n	80111f8 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801105a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801105c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011060:	d104      	bne.n	801106c <f_lseek+0x2b4>
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	2201      	movs	r2, #1
 8011066:	755a      	strb	r2, [r3, #21]
 8011068:	2301      	movs	r3, #1
 801106a:	e0c5      	b.n	80111f8 <f_lseek+0x440>
					fp->obj.sclust = clst;
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011070:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011076:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801107a:	2b00      	cmp	r3, #0
 801107c:	d067      	beq.n	801114e <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 801107e:	e03a      	b.n	80110f6 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8011080:	683a      	ldr	r2, [r7, #0]
 8011082:	69fb      	ldr	r3, [r7, #28]
 8011084:	1ad3      	subs	r3, r2, r3
 8011086:	603b      	str	r3, [r7, #0]
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	699a      	ldr	r2, [r3, #24]
 801108c:	69fb      	ldr	r3, [r7, #28]
 801108e:	441a      	add	r2, r3
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	7d1b      	ldrb	r3, [r3, #20]
 8011098:	f003 0302 	and.w	r3, r3, #2
 801109c:	2b00      	cmp	r3, #0
 801109e:	d00b      	beq.n	80110b8 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80110a4:	4618      	mov	r0, r3
 80110a6:	f7fe f81e 	bl	800f0e6 <create_chain>
 80110aa:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80110ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d108      	bne.n	80110c4 <f_lseek+0x30c>
							ofs = 0; break;
 80110b2:	2300      	movs	r3, #0
 80110b4:	603b      	str	r3, [r7, #0]
 80110b6:	e022      	b.n	80110fe <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80110bc:	4618      	mov	r0, r3
 80110be:	f7fd fdc6 	bl	800ec4e <get_fat>
 80110c2:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80110c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110ca:	d104      	bne.n	80110d6 <f_lseek+0x31e>
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	2201      	movs	r2, #1
 80110d0:	755a      	strb	r2, [r3, #21]
 80110d2:	2301      	movs	r3, #1
 80110d4:	e090      	b.n	80111f8 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80110d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110d8:	2b01      	cmp	r3, #1
 80110da:	d904      	bls.n	80110e6 <f_lseek+0x32e>
 80110dc:	68bb      	ldr	r3, [r7, #8]
 80110de:	69db      	ldr	r3, [r3, #28]
 80110e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80110e2:	429a      	cmp	r2, r3
 80110e4:	d304      	bcc.n	80110f0 <f_lseek+0x338>
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	2202      	movs	r2, #2
 80110ea:	755a      	strb	r2, [r3, #21]
 80110ec:	2302      	movs	r3, #2
 80110ee:	e083      	b.n	80111f8 <f_lseek+0x440>
					fp->clust = clst;
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80110f4:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80110f6:	683a      	ldr	r2, [r7, #0]
 80110f8:	69fb      	ldr	r3, [r7, #28]
 80110fa:	429a      	cmp	r2, r3
 80110fc:	d8c0      	bhi.n	8011080 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	699a      	ldr	r2, [r3, #24]
 8011102:	683b      	ldr	r3, [r7, #0]
 8011104:	441a      	add	r2, r3
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	899b      	ldrh	r3, [r3, #12]
 801110e:	461a      	mov	r2, r3
 8011110:	683b      	ldr	r3, [r7, #0]
 8011112:	fbb3 f1f2 	udiv	r1, r3, r2
 8011116:	fb02 f201 	mul.w	r2, r2, r1
 801111a:	1a9b      	subs	r3, r3, r2
 801111c:	2b00      	cmp	r3, #0
 801111e:	d016      	beq.n	801114e <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011124:	4618      	mov	r0, r3
 8011126:	f7fd fd73 	bl	800ec10 <clust2sect>
 801112a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801112c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801112e:	2b00      	cmp	r3, #0
 8011130:	d104      	bne.n	801113c <f_lseek+0x384>
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	2202      	movs	r2, #2
 8011136:	755a      	strb	r2, [r3, #21]
 8011138:	2302      	movs	r3, #2
 801113a:	e05d      	b.n	80111f8 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 801113c:	68bb      	ldr	r3, [r7, #8]
 801113e:	899b      	ldrh	r3, [r3, #12]
 8011140:	461a      	mov	r2, r3
 8011142:	683b      	ldr	r3, [r7, #0]
 8011144:	fbb3 f3f2 	udiv	r3, r3, r2
 8011148:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801114a:	4413      	add	r3, r2
 801114c:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	699a      	ldr	r2, [r3, #24]
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	68db      	ldr	r3, [r3, #12]
 8011156:	429a      	cmp	r2, r3
 8011158:	d90a      	bls.n	8011170 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	699a      	ldr	r2, [r3, #24]
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	7d1b      	ldrb	r3, [r3, #20]
 8011166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801116a:	b2da      	uxtb	r2, r3
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	699b      	ldr	r3, [r3, #24]
 8011174:	68ba      	ldr	r2, [r7, #8]
 8011176:	8992      	ldrh	r2, [r2, #12]
 8011178:	fbb3 f1f2 	udiv	r1, r3, r2
 801117c:	fb02 f201 	mul.w	r2, r2, r1
 8011180:	1a9b      	subs	r3, r3, r2
 8011182:	2b00      	cmp	r3, #0
 8011184:	d036      	beq.n	80111f4 <f_lseek+0x43c>
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	6a1b      	ldr	r3, [r3, #32]
 801118a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801118c:	429a      	cmp	r2, r3
 801118e:	d031      	beq.n	80111f4 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	7d1b      	ldrb	r3, [r3, #20]
 8011194:	b25b      	sxtb	r3, r3
 8011196:	2b00      	cmp	r3, #0
 8011198:	da18      	bge.n	80111cc <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801119a:	68bb      	ldr	r3, [r7, #8]
 801119c:	7858      	ldrb	r0, [r3, #1]
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	6a1a      	ldr	r2, [r3, #32]
 80111a8:	2301      	movs	r3, #1
 80111aa:	f7fd f9a5 	bl	800e4f8 <disk_write>
 80111ae:	4603      	mov	r3, r0
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d004      	beq.n	80111be <f_lseek+0x406>
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	2201      	movs	r2, #1
 80111b8:	755a      	strb	r2, [r3, #21]
 80111ba:	2301      	movs	r3, #1
 80111bc:	e01c      	b.n	80111f8 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	7d1b      	ldrb	r3, [r3, #20]
 80111c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80111c6:	b2da      	uxtb	r2, r3
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	7858      	ldrb	r0, [r3, #1]
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80111d6:	2301      	movs	r3, #1
 80111d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80111da:	f7fd f96d 	bl	800e4b8 <disk_read>
 80111de:	4603      	mov	r3, r0
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d004      	beq.n	80111ee <f_lseek+0x436>
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	2201      	movs	r2, #1
 80111e8:	755a      	strb	r2, [r3, #21]
 80111ea:	2301      	movs	r3, #1
 80111ec:	e004      	b.n	80111f8 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80111f2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80111f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80111f8:	4618      	mov	r0, r3
 80111fa:	3740      	adds	r7, #64	; 0x40
 80111fc:	46bd      	mov	sp, r7
 80111fe:	bd80      	pop	{r7, pc}

08011200 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8011200:	b580      	push	{r7, lr}
 8011202:	b09e      	sub	sp, #120	; 0x78
 8011204:	af00      	add	r7, sp, #0
 8011206:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8011208:	2300      	movs	r3, #0
 801120a:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 801120c:	f107 010c 	add.w	r1, r7, #12
 8011210:	1d3b      	adds	r3, r7, #4
 8011212:	2202      	movs	r2, #2
 8011214:	4618      	mov	r0, r3
 8011216:	f7fe fd17 	bl	800fc48 <find_volume>
 801121a:	4603      	mov	r3, r0
 801121c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8011224:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011228:	2b00      	cmp	r3, #0
 801122a:	f040 80a4 	bne.w	8011376 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 801122e:	687a      	ldr	r2, [r7, #4]
 8011230:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011234:	4611      	mov	r1, r2
 8011236:	4618      	mov	r0, r3
 8011238:	f7fe fbd6 	bl	800f9e8 <follow_path>
 801123c:	4603      	mov	r3, r0
 801123e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8011242:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011246:	2b00      	cmp	r3, #0
 8011248:	d108      	bne.n	801125c <f_unlink+0x5c>
 801124a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801124e:	f003 0320 	and.w	r3, r3, #32
 8011252:	2b00      	cmp	r3, #0
 8011254:	d002      	beq.n	801125c <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8011256:	2306      	movs	r3, #6
 8011258:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 801125c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011260:	2b00      	cmp	r3, #0
 8011262:	d108      	bne.n	8011276 <f_unlink+0x76>
 8011264:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011268:	2102      	movs	r1, #2
 801126a:	4618      	mov	r0, r3
 801126c:	f7fd fa82 	bl	800e774 <chk_lock>
 8011270:	4603      	mov	r3, r0
 8011272:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8011276:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801127a:	2b00      	cmp	r3, #0
 801127c:	d17b      	bne.n	8011376 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801127e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011282:	b25b      	sxtb	r3, r3
 8011284:	2b00      	cmp	r3, #0
 8011286:	da03      	bge.n	8011290 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8011288:	2306      	movs	r3, #6
 801128a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 801128e:	e008      	b.n	80112a2 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8011290:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011294:	f003 0301 	and.w	r3, r3, #1
 8011298:	2b00      	cmp	r3, #0
 801129a:	d002      	beq.n	80112a2 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 801129c:	2307      	movs	r3, #7
 801129e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 80112a2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d13d      	bne.n	8011326 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80112ae:	4611      	mov	r1, r2
 80112b0:	4618      	mov	r0, r3
 80112b2:	f7fe f98e 	bl	800f5d2 <ld_clust>
 80112b6:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 80112b8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80112bc:	f003 0310 	and.w	r3, r3, #16
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d030      	beq.n	8011326 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	699b      	ldr	r3, [r3, #24]
 80112c8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80112ca:	429a      	cmp	r2, r3
 80112cc:	d103      	bne.n	80112d6 <f_unlink+0xd6>
						res = FR_DENIED;
 80112ce:	2307      	movs	r3, #7
 80112d0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80112d4:	e027      	b.n	8011326 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80112d6:	68fb      	ldr	r3, [r7, #12]
 80112d8:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80112da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80112dc:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80112de:	f107 0310 	add.w	r3, r7, #16
 80112e2:	2100      	movs	r1, #0
 80112e4:	4618      	mov	r0, r3
 80112e6:	f7fd ffce 	bl	800f286 <dir_sdi>
 80112ea:	4603      	mov	r3, r0
 80112ec:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 80112f0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d116      	bne.n	8011326 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 80112f8:	f107 0310 	add.w	r3, r7, #16
 80112fc:	2100      	movs	r1, #0
 80112fe:	4618      	mov	r0, r3
 8011300:	f7fe f9a6 	bl	800f650 <dir_read>
 8011304:	4603      	mov	r3, r0
 8011306:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 801130a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801130e:	2b00      	cmp	r3, #0
 8011310:	d102      	bne.n	8011318 <f_unlink+0x118>
 8011312:	2307      	movs	r3, #7
 8011314:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8011318:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801131c:	2b04      	cmp	r3, #4
 801131e:	d102      	bne.n	8011326 <f_unlink+0x126>
 8011320:	2300      	movs	r3, #0
 8011322:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8011326:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801132a:	2b00      	cmp	r3, #0
 801132c:	d123      	bne.n	8011376 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801132e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011332:	4618      	mov	r0, r3
 8011334:	f7fe fa70 	bl	800f818 <dir_remove>
 8011338:	4603      	mov	r3, r0
 801133a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801133e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011342:	2b00      	cmp	r3, #0
 8011344:	d10c      	bne.n	8011360 <f_unlink+0x160>
 8011346:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011348:	2b00      	cmp	r3, #0
 801134a:	d009      	beq.n	8011360 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 801134c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011350:	2200      	movs	r2, #0
 8011352:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8011354:	4618      	mov	r0, r3
 8011356:	f7fd fe61 	bl	800f01c <remove_chain>
 801135a:	4603      	mov	r3, r0
 801135c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8011360:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011364:	2b00      	cmp	r3, #0
 8011366:	d106      	bne.n	8011376 <f_unlink+0x176>
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	4618      	mov	r0, r3
 801136c:	f7fd fbe0 	bl	800eb30 <sync_fs>
 8011370:	4603      	mov	r3, r0
 8011372:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011376:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 801137a:	4618      	mov	r0, r3
 801137c:	3778      	adds	r7, #120	; 0x78
 801137e:	46bd      	mov	sp, r7
 8011380:	bd80      	pop	{r7, pc}
	...

08011384 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011384:	b580      	push	{r7, lr}
 8011386:	b096      	sub	sp, #88	; 0x58
 8011388:	af00      	add	r7, sp, #0
 801138a:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 801138c:	f107 0108 	add.w	r1, r7, #8
 8011390:	1d3b      	adds	r3, r7, #4
 8011392:	2202      	movs	r2, #2
 8011394:	4618      	mov	r0, r3
 8011396:	f7fe fc57 	bl	800fc48 <find_volume>
 801139a:	4603      	mov	r3, r0
 801139c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 80113a0:	68bb      	ldr	r3, [r7, #8]
 80113a2:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 80113a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	f040 80fe 	bne.w	80115aa <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80113ae:	687a      	ldr	r2, [r7, #4]
 80113b0:	f107 030c 	add.w	r3, r7, #12
 80113b4:	4611      	mov	r1, r2
 80113b6:	4618      	mov	r0, r3
 80113b8:	f7fe fb16 	bl	800f9e8 <follow_path>
 80113bc:	4603      	mov	r3, r0
 80113be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80113c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d102      	bne.n	80113d0 <f_mkdir+0x4c>
 80113ca:	2308      	movs	r3, #8
 80113cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 80113d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80113d4:	2b04      	cmp	r3, #4
 80113d6:	d108      	bne.n	80113ea <f_mkdir+0x66>
 80113d8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80113dc:	f003 0320 	and.w	r3, r3, #32
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d002      	beq.n	80113ea <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 80113e4:	2306      	movs	r3, #6
 80113e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80113ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80113ee:	2b04      	cmp	r3, #4
 80113f0:	f040 80db 	bne.w	80115aa <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80113f4:	f107 030c 	add.w	r3, r7, #12
 80113f8:	2100      	movs	r1, #0
 80113fa:	4618      	mov	r0, r3
 80113fc:	f7fd fe73 	bl	800f0e6 <create_chain>
 8011400:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8011402:	68bb      	ldr	r3, [r7, #8]
 8011404:	895b      	ldrh	r3, [r3, #10]
 8011406:	461a      	mov	r2, r3
 8011408:	68bb      	ldr	r3, [r7, #8]
 801140a:	899b      	ldrh	r3, [r3, #12]
 801140c:	fb03 f302 	mul.w	r3, r3, r2
 8011410:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8011412:	2300      	movs	r3, #0
 8011414:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8011418:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801141a:	2b00      	cmp	r3, #0
 801141c:	d102      	bne.n	8011424 <f_mkdir+0xa0>
 801141e:	2307      	movs	r3, #7
 8011420:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8011424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011426:	2b01      	cmp	r3, #1
 8011428:	d102      	bne.n	8011430 <f_mkdir+0xac>
 801142a:	2302      	movs	r3, #2
 801142c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011436:	d102      	bne.n	801143e <f_mkdir+0xba>
 8011438:	2301      	movs	r3, #1
 801143a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801143e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011442:	2b00      	cmp	r3, #0
 8011444:	d106      	bne.n	8011454 <f_mkdir+0xd0>
 8011446:	68bb      	ldr	r3, [r7, #8]
 8011448:	4618      	mov	r0, r3
 801144a:	f7fd faff 	bl	800ea4c <sync_window>
 801144e:	4603      	mov	r3, r0
 8011450:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8011454:	4b58      	ldr	r3, [pc, #352]	; (80115b8 <f_mkdir+0x234>)
 8011456:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8011458:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801145c:	2b00      	cmp	r3, #0
 801145e:	d16c      	bne.n	801153a <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8011460:	68bb      	ldr	r3, [r7, #8]
 8011462:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011464:	4618      	mov	r0, r3
 8011466:	f7fd fbd3 	bl	800ec10 <clust2sect>
 801146a:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 801146c:	68bb      	ldr	r3, [r7, #8]
 801146e:	3338      	adds	r3, #56	; 0x38
 8011470:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8011472:	68bb      	ldr	r3, [r7, #8]
 8011474:	899b      	ldrh	r3, [r3, #12]
 8011476:	461a      	mov	r2, r3
 8011478:	2100      	movs	r1, #0
 801147a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801147c:	f7fd f91d 	bl	800e6ba <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8011480:	220b      	movs	r2, #11
 8011482:	2120      	movs	r1, #32
 8011484:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011486:	f7fd f918 	bl	800e6ba <mem_set>
					dir[DIR_Name] = '.';
 801148a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801148c:	222e      	movs	r2, #46	; 0x2e
 801148e:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8011490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011492:	330b      	adds	r3, #11
 8011494:	2210      	movs	r2, #16
 8011496:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8011498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801149a:	3316      	adds	r3, #22
 801149c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801149e:	4618      	mov	r0, r3
 80114a0:	f7fd f8be 	bl	800e620 <st_dword>
					st_clust(fs, dir, dcl);
 80114a4:	68bb      	ldr	r3, [r7, #8]
 80114a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80114a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80114aa:	4618      	mov	r0, r3
 80114ac:	f7fe f8b0 	bl	800f610 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80114b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114b2:	3320      	adds	r3, #32
 80114b4:	2220      	movs	r2, #32
 80114b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80114b8:	4618      	mov	r0, r3
 80114ba:	f7fd f8dd 	bl	800e678 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80114be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114c0:	3321      	adds	r3, #33	; 0x21
 80114c2:	222e      	movs	r2, #46	; 0x2e
 80114c4:	701a      	strb	r2, [r3, #0]
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80114ca:	68bb      	ldr	r3, [r7, #8]
 80114cc:	781b      	ldrb	r3, [r3, #0]
 80114ce:	2b03      	cmp	r3, #3
 80114d0:	d106      	bne.n	80114e0 <f_mkdir+0x15c>
 80114d2:	68bb      	ldr	r3, [r7, #8]
 80114d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80114d8:	429a      	cmp	r2, r3
 80114da:	d101      	bne.n	80114e0 <f_mkdir+0x15c>
 80114dc:	2300      	movs	r3, #0
 80114de:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80114e0:	68b8      	ldr	r0, [r7, #8]
 80114e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114e4:	3320      	adds	r3, #32
 80114e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80114e8:	4619      	mov	r1, r3
 80114ea:	f7fe f891 	bl	800f610 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80114ee:	68bb      	ldr	r3, [r7, #8]
 80114f0:	895b      	ldrh	r3, [r3, #10]
 80114f2:	653b      	str	r3, [r7, #80]	; 0x50
 80114f4:	e01c      	b.n	8011530 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 80114f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80114f8:	1c5a      	adds	r2, r3, #1
 80114fa:	64fa      	str	r2, [r7, #76]	; 0x4c
 80114fc:	68ba      	ldr	r2, [r7, #8]
 80114fe:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8011500:	68bb      	ldr	r3, [r7, #8]
 8011502:	2201      	movs	r2, #1
 8011504:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8011506:	68bb      	ldr	r3, [r7, #8]
 8011508:	4618      	mov	r0, r3
 801150a:	f7fd fa9f 	bl	800ea4c <sync_window>
 801150e:	4603      	mov	r3, r0
 8011510:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8011514:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011518:	2b00      	cmp	r3, #0
 801151a:	d10d      	bne.n	8011538 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 801151c:	68bb      	ldr	r3, [r7, #8]
 801151e:	899b      	ldrh	r3, [r3, #12]
 8011520:	461a      	mov	r2, r3
 8011522:	2100      	movs	r1, #0
 8011524:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011526:	f7fd f8c8 	bl	800e6ba <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801152a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801152c:	3b01      	subs	r3, #1
 801152e:	653b      	str	r3, [r7, #80]	; 0x50
 8011530:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011532:	2b00      	cmp	r3, #0
 8011534:	d1df      	bne.n	80114f6 <f_mkdir+0x172>
 8011536:	e000      	b.n	801153a <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8011538:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 801153a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801153e:	2b00      	cmp	r3, #0
 8011540:	d107      	bne.n	8011552 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8011542:	f107 030c 	add.w	r3, r7, #12
 8011546:	4618      	mov	r0, r3
 8011548:	f7fe f934 	bl	800f7b4 <dir_register>
 801154c:	4603      	mov	r3, r0
 801154e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8011552:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011556:	2b00      	cmp	r3, #0
 8011558:	d120      	bne.n	801159c <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801155a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801155c:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801155e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011560:	3316      	adds	r3, #22
 8011562:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011564:	4618      	mov	r0, r3
 8011566:	f7fd f85b 	bl	800e620 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 801156a:	68bb      	ldr	r3, [r7, #8]
 801156c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801156e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011570:	4618      	mov	r0, r3
 8011572:	f7fe f84d 	bl	800f610 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8011576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011578:	330b      	adds	r3, #11
 801157a:	2210      	movs	r2, #16
 801157c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801157e:	68bb      	ldr	r3, [r7, #8]
 8011580:	2201      	movs	r2, #1
 8011582:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8011584:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011588:	2b00      	cmp	r3, #0
 801158a:	d10e      	bne.n	80115aa <f_mkdir+0x226>
					res = sync_fs(fs);
 801158c:	68bb      	ldr	r3, [r7, #8]
 801158e:	4618      	mov	r0, r3
 8011590:	f7fd face 	bl	800eb30 <sync_fs>
 8011594:	4603      	mov	r3, r0
 8011596:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 801159a:	e006      	b.n	80115aa <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 801159c:	f107 030c 	add.w	r3, r7, #12
 80115a0:	2200      	movs	r2, #0
 80115a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80115a4:	4618      	mov	r0, r3
 80115a6:	f7fd fd39 	bl	800f01c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80115aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80115ae:	4618      	mov	r0, r3
 80115b0:	3758      	adds	r7, #88	; 0x58
 80115b2:	46bd      	mov	sp, r7
 80115b4:	bd80      	pop	{r7, pc}
 80115b6:	bf00      	nop
 80115b8:	274a0000 	.word	0x274a0000

080115bc <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80115bc:	b580      	push	{r7, lr}
 80115be:	b088      	sub	sp, #32
 80115c0:	af00      	add	r7, sp, #0
 80115c2:	60f8      	str	r0, [r7, #12]
 80115c4:	60b9      	str	r1, [r7, #8]
 80115c6:	607a      	str	r2, [r7, #4]
	int n = 0;
 80115c8:	2300      	movs	r3, #0
 80115ca:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80115d0:	e017      	b.n	8011602 <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80115d2:	f107 0310 	add.w	r3, r7, #16
 80115d6:	f107 0114 	add.w	r1, r7, #20
 80115da:	2201      	movs	r2, #1
 80115dc:	6878      	ldr	r0, [r7, #4]
 80115de:	f7ff f803 	bl	80105e8 <f_read>
		if (rc != 1) break;
 80115e2:	693b      	ldr	r3, [r7, #16]
 80115e4:	2b01      	cmp	r3, #1
 80115e6:	d112      	bne.n	801160e <f_gets+0x52>
		c = s[0];
 80115e8:	7d3b      	ldrb	r3, [r7, #20]
 80115ea:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 80115ec:	69bb      	ldr	r3, [r7, #24]
 80115ee:	1c5a      	adds	r2, r3, #1
 80115f0:	61ba      	str	r2, [r7, #24]
 80115f2:	7dfa      	ldrb	r2, [r7, #23]
 80115f4:	701a      	strb	r2, [r3, #0]
		n++;
 80115f6:	69fb      	ldr	r3, [r7, #28]
 80115f8:	3301      	adds	r3, #1
 80115fa:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80115fc:	7dfb      	ldrb	r3, [r7, #23]
 80115fe:	2b0a      	cmp	r3, #10
 8011600:	d007      	beq.n	8011612 <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8011602:	68bb      	ldr	r3, [r7, #8]
 8011604:	3b01      	subs	r3, #1
 8011606:	69fa      	ldr	r2, [r7, #28]
 8011608:	429a      	cmp	r2, r3
 801160a:	dbe2      	blt.n	80115d2 <f_gets+0x16>
 801160c:	e002      	b.n	8011614 <f_gets+0x58>
		if (rc != 1) break;
 801160e:	bf00      	nop
 8011610:	e000      	b.n	8011614 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 8011612:	bf00      	nop
	}
	*p = 0;
 8011614:	69bb      	ldr	r3, [r7, #24]
 8011616:	2200      	movs	r2, #0
 8011618:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801161a:	69fb      	ldr	r3, [r7, #28]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d001      	beq.n	8011624 <f_gets+0x68>
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	e000      	b.n	8011626 <f_gets+0x6a>
 8011624:	2300      	movs	r3, #0
}
 8011626:	4618      	mov	r0, r3
 8011628:	3720      	adds	r7, #32
 801162a:	46bd      	mov	sp, r7
 801162c:	bd80      	pop	{r7, pc}
	...

08011630 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011630:	b480      	push	{r7}
 8011632:	b087      	sub	sp, #28
 8011634:	af00      	add	r7, sp, #0
 8011636:	60f8      	str	r0, [r7, #12]
 8011638:	60b9      	str	r1, [r7, #8]
 801163a:	4613      	mov	r3, r2
 801163c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801163e:	2301      	movs	r3, #1
 8011640:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011642:	2300      	movs	r3, #0
 8011644:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011646:	4b1f      	ldr	r3, [pc, #124]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 8011648:	7a5b      	ldrb	r3, [r3, #9]
 801164a:	b2db      	uxtb	r3, r3
 801164c:	2b00      	cmp	r3, #0
 801164e:	d131      	bne.n	80116b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011650:	4b1c      	ldr	r3, [pc, #112]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 8011652:	7a5b      	ldrb	r3, [r3, #9]
 8011654:	b2db      	uxtb	r3, r3
 8011656:	461a      	mov	r2, r3
 8011658:	4b1a      	ldr	r3, [pc, #104]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 801165a:	2100      	movs	r1, #0
 801165c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801165e:	4b19      	ldr	r3, [pc, #100]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 8011660:	7a5b      	ldrb	r3, [r3, #9]
 8011662:	b2db      	uxtb	r3, r3
 8011664:	4a17      	ldr	r2, [pc, #92]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 8011666:	009b      	lsls	r3, r3, #2
 8011668:	4413      	add	r3, r2
 801166a:	68fa      	ldr	r2, [r7, #12]
 801166c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801166e:	4b15      	ldr	r3, [pc, #84]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 8011670:	7a5b      	ldrb	r3, [r3, #9]
 8011672:	b2db      	uxtb	r3, r3
 8011674:	461a      	mov	r2, r3
 8011676:	4b13      	ldr	r3, [pc, #76]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 8011678:	4413      	add	r3, r2
 801167a:	79fa      	ldrb	r2, [r7, #7]
 801167c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801167e:	4b11      	ldr	r3, [pc, #68]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 8011680:	7a5b      	ldrb	r3, [r3, #9]
 8011682:	b2db      	uxtb	r3, r3
 8011684:	1c5a      	adds	r2, r3, #1
 8011686:	b2d1      	uxtb	r1, r2
 8011688:	4a0e      	ldr	r2, [pc, #56]	; (80116c4 <FATFS_LinkDriverEx+0x94>)
 801168a:	7251      	strb	r1, [r2, #9]
 801168c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801168e:	7dbb      	ldrb	r3, [r7, #22]
 8011690:	3330      	adds	r3, #48	; 0x30
 8011692:	b2da      	uxtb	r2, r3
 8011694:	68bb      	ldr	r3, [r7, #8]
 8011696:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011698:	68bb      	ldr	r3, [r7, #8]
 801169a:	3301      	adds	r3, #1
 801169c:	223a      	movs	r2, #58	; 0x3a
 801169e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80116a0:	68bb      	ldr	r3, [r7, #8]
 80116a2:	3302      	adds	r3, #2
 80116a4:	222f      	movs	r2, #47	; 0x2f
 80116a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80116a8:	68bb      	ldr	r3, [r7, #8]
 80116aa:	3303      	adds	r3, #3
 80116ac:	2200      	movs	r2, #0
 80116ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80116b0:	2300      	movs	r3, #0
 80116b2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80116b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80116b6:	4618      	mov	r0, r3
 80116b8:	371c      	adds	r7, #28
 80116ba:	46bd      	mov	sp, r7
 80116bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116c0:	4770      	bx	lr
 80116c2:	bf00      	nop
 80116c4:	2002b13c 	.word	0x2002b13c

080116c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b082      	sub	sp, #8
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	6078      	str	r0, [r7, #4]
 80116d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80116d2:	2200      	movs	r2, #0
 80116d4:	6839      	ldr	r1, [r7, #0]
 80116d6:	6878      	ldr	r0, [r7, #4]
 80116d8:	f7ff ffaa 	bl	8011630 <FATFS_LinkDriverEx>
 80116dc:	4603      	mov	r3, r0
}
 80116de:	4618      	mov	r0, r3
 80116e0:	3708      	adds	r7, #8
 80116e2:	46bd      	mov	sp, r7
 80116e4:	bd80      	pop	{r7, pc}

080116e6 <__cxa_guard_acquire>:
 80116e6:	6803      	ldr	r3, [r0, #0]
 80116e8:	07db      	lsls	r3, r3, #31
 80116ea:	d406      	bmi.n	80116fa <__cxa_guard_acquire+0x14>
 80116ec:	7843      	ldrb	r3, [r0, #1]
 80116ee:	b103      	cbz	r3, 80116f2 <__cxa_guard_acquire+0xc>
 80116f0:	deff      	udf	#255	; 0xff
 80116f2:	2301      	movs	r3, #1
 80116f4:	7043      	strb	r3, [r0, #1]
 80116f6:	4618      	mov	r0, r3
 80116f8:	4770      	bx	lr
 80116fa:	2000      	movs	r0, #0
 80116fc:	4770      	bx	lr

080116fe <__cxa_guard_release>:
 80116fe:	2301      	movs	r3, #1
 8011700:	6003      	str	r3, [r0, #0]
 8011702:	4770      	bx	lr
 8011704:	0000      	movs	r0, r0
	...

08011708 <cos>:
 8011708:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801170a:	ec51 0b10 	vmov	r0, r1, d0
 801170e:	4a1e      	ldr	r2, [pc, #120]	; (8011788 <cos+0x80>)
 8011710:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011714:	4293      	cmp	r3, r2
 8011716:	dc06      	bgt.n	8011726 <cos+0x1e>
 8011718:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8011780 <cos+0x78>
 801171c:	f000 fa74 	bl	8011c08 <__kernel_cos>
 8011720:	ec51 0b10 	vmov	r0, r1, d0
 8011724:	e007      	b.n	8011736 <cos+0x2e>
 8011726:	4a19      	ldr	r2, [pc, #100]	; (801178c <cos+0x84>)
 8011728:	4293      	cmp	r3, r2
 801172a:	dd09      	ble.n	8011740 <cos+0x38>
 801172c:	ee10 2a10 	vmov	r2, s0
 8011730:	460b      	mov	r3, r1
 8011732:	f7ee fdc1 	bl	80002b8 <__aeabi_dsub>
 8011736:	ec41 0b10 	vmov	d0, r0, r1
 801173a:	b005      	add	sp, #20
 801173c:	f85d fb04 	ldr.w	pc, [sp], #4
 8011740:	4668      	mov	r0, sp
 8011742:	f000 f86d 	bl	8011820 <__ieee754_rem_pio2>
 8011746:	f000 0003 	and.w	r0, r0, #3
 801174a:	2801      	cmp	r0, #1
 801174c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011750:	ed9d 0b00 	vldr	d0, [sp]
 8011754:	d007      	beq.n	8011766 <cos+0x5e>
 8011756:	2802      	cmp	r0, #2
 8011758:	d00e      	beq.n	8011778 <cos+0x70>
 801175a:	2800      	cmp	r0, #0
 801175c:	d0de      	beq.n	801171c <cos+0x14>
 801175e:	2001      	movs	r0, #1
 8011760:	f000 fe5a 	bl	8012418 <__kernel_sin>
 8011764:	e7dc      	b.n	8011720 <cos+0x18>
 8011766:	f000 fe57 	bl	8012418 <__kernel_sin>
 801176a:	ec53 2b10 	vmov	r2, r3, d0
 801176e:	ee10 0a10 	vmov	r0, s0
 8011772:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011776:	e7de      	b.n	8011736 <cos+0x2e>
 8011778:	f000 fa46 	bl	8011c08 <__kernel_cos>
 801177c:	e7f5      	b.n	801176a <cos+0x62>
 801177e:	bf00      	nop
	...
 8011788:	3fe921fb 	.word	0x3fe921fb
 801178c:	7fefffff 	.word	0x7fefffff

08011790 <sin>:
 8011790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011792:	ec51 0b10 	vmov	r0, r1, d0
 8011796:	4a20      	ldr	r2, [pc, #128]	; (8011818 <sin+0x88>)
 8011798:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801179c:	4293      	cmp	r3, r2
 801179e:	dc07      	bgt.n	80117b0 <sin+0x20>
 80117a0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8011810 <sin+0x80>
 80117a4:	2000      	movs	r0, #0
 80117a6:	f000 fe37 	bl	8012418 <__kernel_sin>
 80117aa:	ec51 0b10 	vmov	r0, r1, d0
 80117ae:	e007      	b.n	80117c0 <sin+0x30>
 80117b0:	4a1a      	ldr	r2, [pc, #104]	; (801181c <sin+0x8c>)
 80117b2:	4293      	cmp	r3, r2
 80117b4:	dd09      	ble.n	80117ca <sin+0x3a>
 80117b6:	ee10 2a10 	vmov	r2, s0
 80117ba:	460b      	mov	r3, r1
 80117bc:	f7ee fd7c 	bl	80002b8 <__aeabi_dsub>
 80117c0:	ec41 0b10 	vmov	d0, r0, r1
 80117c4:	b005      	add	sp, #20
 80117c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80117ca:	4668      	mov	r0, sp
 80117cc:	f000 f828 	bl	8011820 <__ieee754_rem_pio2>
 80117d0:	f000 0003 	and.w	r0, r0, #3
 80117d4:	2801      	cmp	r0, #1
 80117d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80117da:	ed9d 0b00 	vldr	d0, [sp]
 80117de:	d004      	beq.n	80117ea <sin+0x5a>
 80117e0:	2802      	cmp	r0, #2
 80117e2:	d005      	beq.n	80117f0 <sin+0x60>
 80117e4:	b970      	cbnz	r0, 8011804 <sin+0x74>
 80117e6:	2001      	movs	r0, #1
 80117e8:	e7dd      	b.n	80117a6 <sin+0x16>
 80117ea:	f000 fa0d 	bl	8011c08 <__kernel_cos>
 80117ee:	e7dc      	b.n	80117aa <sin+0x1a>
 80117f0:	2001      	movs	r0, #1
 80117f2:	f000 fe11 	bl	8012418 <__kernel_sin>
 80117f6:	ec53 2b10 	vmov	r2, r3, d0
 80117fa:	ee10 0a10 	vmov	r0, s0
 80117fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011802:	e7dd      	b.n	80117c0 <sin+0x30>
 8011804:	f000 fa00 	bl	8011c08 <__kernel_cos>
 8011808:	e7f5      	b.n	80117f6 <sin+0x66>
 801180a:	bf00      	nop
 801180c:	f3af 8000 	nop.w
	...
 8011818:	3fe921fb 	.word	0x3fe921fb
 801181c:	7fefffff 	.word	0x7fefffff

08011820 <__ieee754_rem_pio2>:
 8011820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011824:	ec57 6b10 	vmov	r6, r7, d0
 8011828:	4bc3      	ldr	r3, [pc, #780]	; (8011b38 <__ieee754_rem_pio2+0x318>)
 801182a:	b08d      	sub	sp, #52	; 0x34
 801182c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8011830:	4598      	cmp	r8, r3
 8011832:	4604      	mov	r4, r0
 8011834:	9704      	str	r7, [sp, #16]
 8011836:	dc07      	bgt.n	8011848 <__ieee754_rem_pio2+0x28>
 8011838:	2200      	movs	r2, #0
 801183a:	2300      	movs	r3, #0
 801183c:	ed84 0b00 	vstr	d0, [r4]
 8011840:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011844:	2500      	movs	r5, #0
 8011846:	e027      	b.n	8011898 <__ieee754_rem_pio2+0x78>
 8011848:	4bbc      	ldr	r3, [pc, #752]	; (8011b3c <__ieee754_rem_pio2+0x31c>)
 801184a:	4598      	cmp	r8, r3
 801184c:	dc75      	bgt.n	801193a <__ieee754_rem_pio2+0x11a>
 801184e:	9b04      	ldr	r3, [sp, #16]
 8011850:	4dbb      	ldr	r5, [pc, #748]	; (8011b40 <__ieee754_rem_pio2+0x320>)
 8011852:	2b00      	cmp	r3, #0
 8011854:	ee10 0a10 	vmov	r0, s0
 8011858:	a3a9      	add	r3, pc, #676	; (adr r3, 8011b00 <__ieee754_rem_pio2+0x2e0>)
 801185a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801185e:	4639      	mov	r1, r7
 8011860:	dd36      	ble.n	80118d0 <__ieee754_rem_pio2+0xb0>
 8011862:	f7ee fd29 	bl	80002b8 <__aeabi_dsub>
 8011866:	45a8      	cmp	r8, r5
 8011868:	4606      	mov	r6, r0
 801186a:	460f      	mov	r7, r1
 801186c:	d018      	beq.n	80118a0 <__ieee754_rem_pio2+0x80>
 801186e:	a3a6      	add	r3, pc, #664	; (adr r3, 8011b08 <__ieee754_rem_pio2+0x2e8>)
 8011870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011874:	f7ee fd20 	bl	80002b8 <__aeabi_dsub>
 8011878:	4602      	mov	r2, r0
 801187a:	460b      	mov	r3, r1
 801187c:	e9c4 2300 	strd	r2, r3, [r4]
 8011880:	4630      	mov	r0, r6
 8011882:	4639      	mov	r1, r7
 8011884:	f7ee fd18 	bl	80002b8 <__aeabi_dsub>
 8011888:	a39f      	add	r3, pc, #636	; (adr r3, 8011b08 <__ieee754_rem_pio2+0x2e8>)
 801188a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801188e:	f7ee fd13 	bl	80002b8 <__aeabi_dsub>
 8011892:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011896:	2501      	movs	r5, #1
 8011898:	4628      	mov	r0, r5
 801189a:	b00d      	add	sp, #52	; 0x34
 801189c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118a0:	a39b      	add	r3, pc, #620	; (adr r3, 8011b10 <__ieee754_rem_pio2+0x2f0>)
 80118a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118a6:	f7ee fd07 	bl	80002b8 <__aeabi_dsub>
 80118aa:	a39b      	add	r3, pc, #620	; (adr r3, 8011b18 <__ieee754_rem_pio2+0x2f8>)
 80118ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118b0:	4606      	mov	r6, r0
 80118b2:	460f      	mov	r7, r1
 80118b4:	f7ee fd00 	bl	80002b8 <__aeabi_dsub>
 80118b8:	4602      	mov	r2, r0
 80118ba:	460b      	mov	r3, r1
 80118bc:	e9c4 2300 	strd	r2, r3, [r4]
 80118c0:	4630      	mov	r0, r6
 80118c2:	4639      	mov	r1, r7
 80118c4:	f7ee fcf8 	bl	80002b8 <__aeabi_dsub>
 80118c8:	a393      	add	r3, pc, #588	; (adr r3, 8011b18 <__ieee754_rem_pio2+0x2f8>)
 80118ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ce:	e7de      	b.n	801188e <__ieee754_rem_pio2+0x6e>
 80118d0:	f7ee fcf4 	bl	80002bc <__adddf3>
 80118d4:	45a8      	cmp	r8, r5
 80118d6:	4606      	mov	r6, r0
 80118d8:	460f      	mov	r7, r1
 80118da:	d016      	beq.n	801190a <__ieee754_rem_pio2+0xea>
 80118dc:	a38a      	add	r3, pc, #552	; (adr r3, 8011b08 <__ieee754_rem_pio2+0x2e8>)
 80118de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118e2:	f7ee fceb 	bl	80002bc <__adddf3>
 80118e6:	4602      	mov	r2, r0
 80118e8:	460b      	mov	r3, r1
 80118ea:	e9c4 2300 	strd	r2, r3, [r4]
 80118ee:	4630      	mov	r0, r6
 80118f0:	4639      	mov	r1, r7
 80118f2:	f7ee fce1 	bl	80002b8 <__aeabi_dsub>
 80118f6:	a384      	add	r3, pc, #528	; (adr r3, 8011b08 <__ieee754_rem_pio2+0x2e8>)
 80118f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118fc:	f7ee fcde 	bl	80002bc <__adddf3>
 8011900:	f04f 35ff 	mov.w	r5, #4294967295
 8011904:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011908:	e7c6      	b.n	8011898 <__ieee754_rem_pio2+0x78>
 801190a:	a381      	add	r3, pc, #516	; (adr r3, 8011b10 <__ieee754_rem_pio2+0x2f0>)
 801190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011910:	f7ee fcd4 	bl	80002bc <__adddf3>
 8011914:	a380      	add	r3, pc, #512	; (adr r3, 8011b18 <__ieee754_rem_pio2+0x2f8>)
 8011916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801191a:	4606      	mov	r6, r0
 801191c:	460f      	mov	r7, r1
 801191e:	f7ee fccd 	bl	80002bc <__adddf3>
 8011922:	4602      	mov	r2, r0
 8011924:	460b      	mov	r3, r1
 8011926:	e9c4 2300 	strd	r2, r3, [r4]
 801192a:	4630      	mov	r0, r6
 801192c:	4639      	mov	r1, r7
 801192e:	f7ee fcc3 	bl	80002b8 <__aeabi_dsub>
 8011932:	a379      	add	r3, pc, #484	; (adr r3, 8011b18 <__ieee754_rem_pio2+0x2f8>)
 8011934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011938:	e7e0      	b.n	80118fc <__ieee754_rem_pio2+0xdc>
 801193a:	4b82      	ldr	r3, [pc, #520]	; (8011b44 <__ieee754_rem_pio2+0x324>)
 801193c:	4598      	cmp	r8, r3
 801193e:	f300 80d0 	bgt.w	8011ae2 <__ieee754_rem_pio2+0x2c2>
 8011942:	f000 fe23 	bl	801258c <fabs>
 8011946:	ec57 6b10 	vmov	r6, r7, d0
 801194a:	ee10 0a10 	vmov	r0, s0
 801194e:	a374      	add	r3, pc, #464	; (adr r3, 8011b20 <__ieee754_rem_pio2+0x300>)
 8011950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011954:	4639      	mov	r1, r7
 8011956:	f7ee fe67 	bl	8000628 <__aeabi_dmul>
 801195a:	2200      	movs	r2, #0
 801195c:	4b7a      	ldr	r3, [pc, #488]	; (8011b48 <__ieee754_rem_pio2+0x328>)
 801195e:	f7ee fcad 	bl	80002bc <__adddf3>
 8011962:	f7ef f911 	bl	8000b88 <__aeabi_d2iz>
 8011966:	4605      	mov	r5, r0
 8011968:	f7ee fdf4 	bl	8000554 <__aeabi_i2d>
 801196c:	a364      	add	r3, pc, #400	; (adr r3, 8011b00 <__ieee754_rem_pio2+0x2e0>)
 801196e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011972:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011976:	f7ee fe57 	bl	8000628 <__aeabi_dmul>
 801197a:	4602      	mov	r2, r0
 801197c:	460b      	mov	r3, r1
 801197e:	4630      	mov	r0, r6
 8011980:	4639      	mov	r1, r7
 8011982:	f7ee fc99 	bl	80002b8 <__aeabi_dsub>
 8011986:	a360      	add	r3, pc, #384	; (adr r3, 8011b08 <__ieee754_rem_pio2+0x2e8>)
 8011988:	e9d3 2300 	ldrd	r2, r3, [r3]
 801198c:	4682      	mov	sl, r0
 801198e:	468b      	mov	fp, r1
 8011990:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011994:	f7ee fe48 	bl	8000628 <__aeabi_dmul>
 8011998:	2d1f      	cmp	r5, #31
 801199a:	4606      	mov	r6, r0
 801199c:	460f      	mov	r7, r1
 801199e:	dc0c      	bgt.n	80119ba <__ieee754_rem_pio2+0x19a>
 80119a0:	1e6a      	subs	r2, r5, #1
 80119a2:	4b6a      	ldr	r3, [pc, #424]	; (8011b4c <__ieee754_rem_pio2+0x32c>)
 80119a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80119a8:	4543      	cmp	r3, r8
 80119aa:	d006      	beq.n	80119ba <__ieee754_rem_pio2+0x19a>
 80119ac:	4632      	mov	r2, r6
 80119ae:	463b      	mov	r3, r7
 80119b0:	4650      	mov	r0, sl
 80119b2:	4659      	mov	r1, fp
 80119b4:	f7ee fc80 	bl	80002b8 <__aeabi_dsub>
 80119b8:	e00e      	b.n	80119d8 <__ieee754_rem_pio2+0x1b8>
 80119ba:	4632      	mov	r2, r6
 80119bc:	463b      	mov	r3, r7
 80119be:	4650      	mov	r0, sl
 80119c0:	4659      	mov	r1, fp
 80119c2:	f7ee fc79 	bl	80002b8 <__aeabi_dsub>
 80119c6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80119ca:	9305      	str	r3, [sp, #20]
 80119cc:	9a05      	ldr	r2, [sp, #20]
 80119ce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80119d2:	1ad3      	subs	r3, r2, r3
 80119d4:	2b10      	cmp	r3, #16
 80119d6:	dc02      	bgt.n	80119de <__ieee754_rem_pio2+0x1be>
 80119d8:	e9c4 0100 	strd	r0, r1, [r4]
 80119dc:	e039      	b.n	8011a52 <__ieee754_rem_pio2+0x232>
 80119de:	a34c      	add	r3, pc, #304	; (adr r3, 8011b10 <__ieee754_rem_pio2+0x2f0>)
 80119e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80119e8:	f7ee fe1e 	bl	8000628 <__aeabi_dmul>
 80119ec:	4606      	mov	r6, r0
 80119ee:	460f      	mov	r7, r1
 80119f0:	4602      	mov	r2, r0
 80119f2:	460b      	mov	r3, r1
 80119f4:	4650      	mov	r0, sl
 80119f6:	4659      	mov	r1, fp
 80119f8:	f7ee fc5e 	bl	80002b8 <__aeabi_dsub>
 80119fc:	4602      	mov	r2, r0
 80119fe:	460b      	mov	r3, r1
 8011a00:	4680      	mov	r8, r0
 8011a02:	4689      	mov	r9, r1
 8011a04:	4650      	mov	r0, sl
 8011a06:	4659      	mov	r1, fp
 8011a08:	f7ee fc56 	bl	80002b8 <__aeabi_dsub>
 8011a0c:	4632      	mov	r2, r6
 8011a0e:	463b      	mov	r3, r7
 8011a10:	f7ee fc52 	bl	80002b8 <__aeabi_dsub>
 8011a14:	a340      	add	r3, pc, #256	; (adr r3, 8011b18 <__ieee754_rem_pio2+0x2f8>)
 8011a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a1a:	4606      	mov	r6, r0
 8011a1c:	460f      	mov	r7, r1
 8011a1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011a22:	f7ee fe01 	bl	8000628 <__aeabi_dmul>
 8011a26:	4632      	mov	r2, r6
 8011a28:	463b      	mov	r3, r7
 8011a2a:	f7ee fc45 	bl	80002b8 <__aeabi_dsub>
 8011a2e:	4602      	mov	r2, r0
 8011a30:	460b      	mov	r3, r1
 8011a32:	4606      	mov	r6, r0
 8011a34:	460f      	mov	r7, r1
 8011a36:	4640      	mov	r0, r8
 8011a38:	4649      	mov	r1, r9
 8011a3a:	f7ee fc3d 	bl	80002b8 <__aeabi_dsub>
 8011a3e:	9a05      	ldr	r2, [sp, #20]
 8011a40:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011a44:	1ad3      	subs	r3, r2, r3
 8011a46:	2b31      	cmp	r3, #49	; 0x31
 8011a48:	dc20      	bgt.n	8011a8c <__ieee754_rem_pio2+0x26c>
 8011a4a:	e9c4 0100 	strd	r0, r1, [r4]
 8011a4e:	46c2      	mov	sl, r8
 8011a50:	46cb      	mov	fp, r9
 8011a52:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011a56:	4650      	mov	r0, sl
 8011a58:	4642      	mov	r2, r8
 8011a5a:	464b      	mov	r3, r9
 8011a5c:	4659      	mov	r1, fp
 8011a5e:	f7ee fc2b 	bl	80002b8 <__aeabi_dsub>
 8011a62:	463b      	mov	r3, r7
 8011a64:	4632      	mov	r2, r6
 8011a66:	f7ee fc27 	bl	80002b8 <__aeabi_dsub>
 8011a6a:	9b04      	ldr	r3, [sp, #16]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011a72:	f6bf af11 	bge.w	8011898 <__ieee754_rem_pio2+0x78>
 8011a76:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011a7a:	6063      	str	r3, [r4, #4]
 8011a7c:	f8c4 8000 	str.w	r8, [r4]
 8011a80:	60a0      	str	r0, [r4, #8]
 8011a82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011a86:	60e3      	str	r3, [r4, #12]
 8011a88:	426d      	negs	r5, r5
 8011a8a:	e705      	b.n	8011898 <__ieee754_rem_pio2+0x78>
 8011a8c:	a326      	add	r3, pc, #152	; (adr r3, 8011b28 <__ieee754_rem_pio2+0x308>)
 8011a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011a96:	f7ee fdc7 	bl	8000628 <__aeabi_dmul>
 8011a9a:	4606      	mov	r6, r0
 8011a9c:	460f      	mov	r7, r1
 8011a9e:	4602      	mov	r2, r0
 8011aa0:	460b      	mov	r3, r1
 8011aa2:	4640      	mov	r0, r8
 8011aa4:	4649      	mov	r1, r9
 8011aa6:	f7ee fc07 	bl	80002b8 <__aeabi_dsub>
 8011aaa:	4602      	mov	r2, r0
 8011aac:	460b      	mov	r3, r1
 8011aae:	4682      	mov	sl, r0
 8011ab0:	468b      	mov	fp, r1
 8011ab2:	4640      	mov	r0, r8
 8011ab4:	4649      	mov	r1, r9
 8011ab6:	f7ee fbff 	bl	80002b8 <__aeabi_dsub>
 8011aba:	4632      	mov	r2, r6
 8011abc:	463b      	mov	r3, r7
 8011abe:	f7ee fbfb 	bl	80002b8 <__aeabi_dsub>
 8011ac2:	a31b      	add	r3, pc, #108	; (adr r3, 8011b30 <__ieee754_rem_pio2+0x310>)
 8011ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ac8:	4606      	mov	r6, r0
 8011aca:	460f      	mov	r7, r1
 8011acc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011ad0:	f7ee fdaa 	bl	8000628 <__aeabi_dmul>
 8011ad4:	4632      	mov	r2, r6
 8011ad6:	463b      	mov	r3, r7
 8011ad8:	f7ee fbee 	bl	80002b8 <__aeabi_dsub>
 8011adc:	4606      	mov	r6, r0
 8011ade:	460f      	mov	r7, r1
 8011ae0:	e764      	b.n	80119ac <__ieee754_rem_pio2+0x18c>
 8011ae2:	4b1b      	ldr	r3, [pc, #108]	; (8011b50 <__ieee754_rem_pio2+0x330>)
 8011ae4:	4598      	cmp	r8, r3
 8011ae6:	dd35      	ble.n	8011b54 <__ieee754_rem_pio2+0x334>
 8011ae8:	ee10 2a10 	vmov	r2, s0
 8011aec:	463b      	mov	r3, r7
 8011aee:	4630      	mov	r0, r6
 8011af0:	4639      	mov	r1, r7
 8011af2:	f7ee fbe1 	bl	80002b8 <__aeabi_dsub>
 8011af6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011afa:	e9c4 0100 	strd	r0, r1, [r4]
 8011afe:	e6a1      	b.n	8011844 <__ieee754_rem_pio2+0x24>
 8011b00:	54400000 	.word	0x54400000
 8011b04:	3ff921fb 	.word	0x3ff921fb
 8011b08:	1a626331 	.word	0x1a626331
 8011b0c:	3dd0b461 	.word	0x3dd0b461
 8011b10:	1a600000 	.word	0x1a600000
 8011b14:	3dd0b461 	.word	0x3dd0b461
 8011b18:	2e037073 	.word	0x2e037073
 8011b1c:	3ba3198a 	.word	0x3ba3198a
 8011b20:	6dc9c883 	.word	0x6dc9c883
 8011b24:	3fe45f30 	.word	0x3fe45f30
 8011b28:	2e000000 	.word	0x2e000000
 8011b2c:	3ba3198a 	.word	0x3ba3198a
 8011b30:	252049c1 	.word	0x252049c1
 8011b34:	397b839a 	.word	0x397b839a
 8011b38:	3fe921fb 	.word	0x3fe921fb
 8011b3c:	4002d97b 	.word	0x4002d97b
 8011b40:	3ff921fb 	.word	0x3ff921fb
 8011b44:	413921fb 	.word	0x413921fb
 8011b48:	3fe00000 	.word	0x3fe00000
 8011b4c:	08017b04 	.word	0x08017b04
 8011b50:	7fefffff 	.word	0x7fefffff
 8011b54:	ea4f 5528 	mov.w	r5, r8, asr #20
 8011b58:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8011b5c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8011b60:	4630      	mov	r0, r6
 8011b62:	460f      	mov	r7, r1
 8011b64:	f7ef f810 	bl	8000b88 <__aeabi_d2iz>
 8011b68:	f7ee fcf4 	bl	8000554 <__aeabi_i2d>
 8011b6c:	4602      	mov	r2, r0
 8011b6e:	460b      	mov	r3, r1
 8011b70:	4630      	mov	r0, r6
 8011b72:	4639      	mov	r1, r7
 8011b74:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011b78:	f7ee fb9e 	bl	80002b8 <__aeabi_dsub>
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	4b1f      	ldr	r3, [pc, #124]	; (8011bfc <__ieee754_rem_pio2+0x3dc>)
 8011b80:	f7ee fd52 	bl	8000628 <__aeabi_dmul>
 8011b84:	460f      	mov	r7, r1
 8011b86:	4606      	mov	r6, r0
 8011b88:	f7ee fffe 	bl	8000b88 <__aeabi_d2iz>
 8011b8c:	f7ee fce2 	bl	8000554 <__aeabi_i2d>
 8011b90:	4602      	mov	r2, r0
 8011b92:	460b      	mov	r3, r1
 8011b94:	4630      	mov	r0, r6
 8011b96:	4639      	mov	r1, r7
 8011b98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011b9c:	f7ee fb8c 	bl	80002b8 <__aeabi_dsub>
 8011ba0:	2200      	movs	r2, #0
 8011ba2:	4b16      	ldr	r3, [pc, #88]	; (8011bfc <__ieee754_rem_pio2+0x3dc>)
 8011ba4:	f7ee fd40 	bl	8000628 <__aeabi_dmul>
 8011ba8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011bac:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011bb0:	f04f 0803 	mov.w	r8, #3
 8011bb4:	2600      	movs	r6, #0
 8011bb6:	2700      	movs	r7, #0
 8011bb8:	4632      	mov	r2, r6
 8011bba:	463b      	mov	r3, r7
 8011bbc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011bc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8011bc4:	f7ee ff98 	bl	8000af8 <__aeabi_dcmpeq>
 8011bc8:	b9b0      	cbnz	r0, 8011bf8 <__ieee754_rem_pio2+0x3d8>
 8011bca:	4b0d      	ldr	r3, [pc, #52]	; (8011c00 <__ieee754_rem_pio2+0x3e0>)
 8011bcc:	9301      	str	r3, [sp, #4]
 8011bce:	2302      	movs	r3, #2
 8011bd0:	9300      	str	r3, [sp, #0]
 8011bd2:	462a      	mov	r2, r5
 8011bd4:	4643      	mov	r3, r8
 8011bd6:	4621      	mov	r1, r4
 8011bd8:	a806      	add	r0, sp, #24
 8011bda:	f000 f8dd 	bl	8011d98 <__kernel_rem_pio2>
 8011bde:	9b04      	ldr	r3, [sp, #16]
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	4605      	mov	r5, r0
 8011be4:	f6bf ae58 	bge.w	8011898 <__ieee754_rem_pio2+0x78>
 8011be8:	6863      	ldr	r3, [r4, #4]
 8011bea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011bee:	6063      	str	r3, [r4, #4]
 8011bf0:	68e3      	ldr	r3, [r4, #12]
 8011bf2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011bf6:	e746      	b.n	8011a86 <__ieee754_rem_pio2+0x266>
 8011bf8:	46d0      	mov	r8, sl
 8011bfa:	e7dd      	b.n	8011bb8 <__ieee754_rem_pio2+0x398>
 8011bfc:	41700000 	.word	0x41700000
 8011c00:	08017b84 	.word	0x08017b84
 8011c04:	00000000 	.word	0x00000000

08011c08 <__kernel_cos>:
 8011c08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c0c:	ec59 8b10 	vmov	r8, r9, d0
 8011c10:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8011c14:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8011c18:	ed2d 8b02 	vpush	{d8}
 8011c1c:	eeb0 8a41 	vmov.f32	s16, s2
 8011c20:	eef0 8a61 	vmov.f32	s17, s3
 8011c24:	da07      	bge.n	8011c36 <__kernel_cos+0x2e>
 8011c26:	ee10 0a10 	vmov	r0, s0
 8011c2a:	4649      	mov	r1, r9
 8011c2c:	f7ee ffac 	bl	8000b88 <__aeabi_d2iz>
 8011c30:	2800      	cmp	r0, #0
 8011c32:	f000 8089 	beq.w	8011d48 <__kernel_cos+0x140>
 8011c36:	4642      	mov	r2, r8
 8011c38:	464b      	mov	r3, r9
 8011c3a:	4640      	mov	r0, r8
 8011c3c:	4649      	mov	r1, r9
 8011c3e:	f7ee fcf3 	bl	8000628 <__aeabi_dmul>
 8011c42:	2200      	movs	r2, #0
 8011c44:	4b4e      	ldr	r3, [pc, #312]	; (8011d80 <__kernel_cos+0x178>)
 8011c46:	4604      	mov	r4, r0
 8011c48:	460d      	mov	r5, r1
 8011c4a:	f7ee fced 	bl	8000628 <__aeabi_dmul>
 8011c4e:	a340      	add	r3, pc, #256	; (adr r3, 8011d50 <__kernel_cos+0x148>)
 8011c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c54:	4682      	mov	sl, r0
 8011c56:	468b      	mov	fp, r1
 8011c58:	4620      	mov	r0, r4
 8011c5a:	4629      	mov	r1, r5
 8011c5c:	f7ee fce4 	bl	8000628 <__aeabi_dmul>
 8011c60:	a33d      	add	r3, pc, #244	; (adr r3, 8011d58 <__kernel_cos+0x150>)
 8011c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c66:	f7ee fb29 	bl	80002bc <__adddf3>
 8011c6a:	4622      	mov	r2, r4
 8011c6c:	462b      	mov	r3, r5
 8011c6e:	f7ee fcdb 	bl	8000628 <__aeabi_dmul>
 8011c72:	a33b      	add	r3, pc, #236	; (adr r3, 8011d60 <__kernel_cos+0x158>)
 8011c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c78:	f7ee fb1e 	bl	80002b8 <__aeabi_dsub>
 8011c7c:	4622      	mov	r2, r4
 8011c7e:	462b      	mov	r3, r5
 8011c80:	f7ee fcd2 	bl	8000628 <__aeabi_dmul>
 8011c84:	a338      	add	r3, pc, #224	; (adr r3, 8011d68 <__kernel_cos+0x160>)
 8011c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c8a:	f7ee fb17 	bl	80002bc <__adddf3>
 8011c8e:	4622      	mov	r2, r4
 8011c90:	462b      	mov	r3, r5
 8011c92:	f7ee fcc9 	bl	8000628 <__aeabi_dmul>
 8011c96:	a336      	add	r3, pc, #216	; (adr r3, 8011d70 <__kernel_cos+0x168>)
 8011c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c9c:	f7ee fb0c 	bl	80002b8 <__aeabi_dsub>
 8011ca0:	4622      	mov	r2, r4
 8011ca2:	462b      	mov	r3, r5
 8011ca4:	f7ee fcc0 	bl	8000628 <__aeabi_dmul>
 8011ca8:	a333      	add	r3, pc, #204	; (adr r3, 8011d78 <__kernel_cos+0x170>)
 8011caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cae:	f7ee fb05 	bl	80002bc <__adddf3>
 8011cb2:	4622      	mov	r2, r4
 8011cb4:	462b      	mov	r3, r5
 8011cb6:	f7ee fcb7 	bl	8000628 <__aeabi_dmul>
 8011cba:	4622      	mov	r2, r4
 8011cbc:	462b      	mov	r3, r5
 8011cbe:	f7ee fcb3 	bl	8000628 <__aeabi_dmul>
 8011cc2:	ec53 2b18 	vmov	r2, r3, d8
 8011cc6:	4604      	mov	r4, r0
 8011cc8:	460d      	mov	r5, r1
 8011cca:	4640      	mov	r0, r8
 8011ccc:	4649      	mov	r1, r9
 8011cce:	f7ee fcab 	bl	8000628 <__aeabi_dmul>
 8011cd2:	460b      	mov	r3, r1
 8011cd4:	4602      	mov	r2, r0
 8011cd6:	4629      	mov	r1, r5
 8011cd8:	4620      	mov	r0, r4
 8011cda:	f7ee faed 	bl	80002b8 <__aeabi_dsub>
 8011cde:	4b29      	ldr	r3, [pc, #164]	; (8011d84 <__kernel_cos+0x17c>)
 8011ce0:	429e      	cmp	r6, r3
 8011ce2:	4680      	mov	r8, r0
 8011ce4:	4689      	mov	r9, r1
 8011ce6:	dc11      	bgt.n	8011d0c <__kernel_cos+0x104>
 8011ce8:	4602      	mov	r2, r0
 8011cea:	460b      	mov	r3, r1
 8011cec:	4650      	mov	r0, sl
 8011cee:	4659      	mov	r1, fp
 8011cf0:	f7ee fae2 	bl	80002b8 <__aeabi_dsub>
 8011cf4:	460b      	mov	r3, r1
 8011cf6:	4924      	ldr	r1, [pc, #144]	; (8011d88 <__kernel_cos+0x180>)
 8011cf8:	4602      	mov	r2, r0
 8011cfa:	2000      	movs	r0, #0
 8011cfc:	f7ee fadc 	bl	80002b8 <__aeabi_dsub>
 8011d00:	ecbd 8b02 	vpop	{d8}
 8011d04:	ec41 0b10 	vmov	d0, r0, r1
 8011d08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d0c:	4b1f      	ldr	r3, [pc, #124]	; (8011d8c <__kernel_cos+0x184>)
 8011d0e:	491e      	ldr	r1, [pc, #120]	; (8011d88 <__kernel_cos+0x180>)
 8011d10:	429e      	cmp	r6, r3
 8011d12:	bfcc      	ite	gt
 8011d14:	4d1e      	ldrgt	r5, [pc, #120]	; (8011d90 <__kernel_cos+0x188>)
 8011d16:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8011d1a:	2400      	movs	r4, #0
 8011d1c:	4622      	mov	r2, r4
 8011d1e:	462b      	mov	r3, r5
 8011d20:	2000      	movs	r0, #0
 8011d22:	f7ee fac9 	bl	80002b8 <__aeabi_dsub>
 8011d26:	4622      	mov	r2, r4
 8011d28:	4606      	mov	r6, r0
 8011d2a:	460f      	mov	r7, r1
 8011d2c:	462b      	mov	r3, r5
 8011d2e:	4650      	mov	r0, sl
 8011d30:	4659      	mov	r1, fp
 8011d32:	f7ee fac1 	bl	80002b8 <__aeabi_dsub>
 8011d36:	4642      	mov	r2, r8
 8011d38:	464b      	mov	r3, r9
 8011d3a:	f7ee fabd 	bl	80002b8 <__aeabi_dsub>
 8011d3e:	4602      	mov	r2, r0
 8011d40:	460b      	mov	r3, r1
 8011d42:	4630      	mov	r0, r6
 8011d44:	4639      	mov	r1, r7
 8011d46:	e7d9      	b.n	8011cfc <__kernel_cos+0xf4>
 8011d48:	2000      	movs	r0, #0
 8011d4a:	490f      	ldr	r1, [pc, #60]	; (8011d88 <__kernel_cos+0x180>)
 8011d4c:	e7d8      	b.n	8011d00 <__kernel_cos+0xf8>
 8011d4e:	bf00      	nop
 8011d50:	be8838d4 	.word	0xbe8838d4
 8011d54:	bda8fae9 	.word	0xbda8fae9
 8011d58:	bdb4b1c4 	.word	0xbdb4b1c4
 8011d5c:	3e21ee9e 	.word	0x3e21ee9e
 8011d60:	809c52ad 	.word	0x809c52ad
 8011d64:	3e927e4f 	.word	0x3e927e4f
 8011d68:	19cb1590 	.word	0x19cb1590
 8011d6c:	3efa01a0 	.word	0x3efa01a0
 8011d70:	16c15177 	.word	0x16c15177
 8011d74:	3f56c16c 	.word	0x3f56c16c
 8011d78:	5555554c 	.word	0x5555554c
 8011d7c:	3fa55555 	.word	0x3fa55555
 8011d80:	3fe00000 	.word	0x3fe00000
 8011d84:	3fd33332 	.word	0x3fd33332
 8011d88:	3ff00000 	.word	0x3ff00000
 8011d8c:	3fe90000 	.word	0x3fe90000
 8011d90:	3fd20000 	.word	0x3fd20000
 8011d94:	00000000 	.word	0x00000000

08011d98 <__kernel_rem_pio2>:
 8011d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d9c:	ed2d 8b02 	vpush	{d8}
 8011da0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8011da4:	1ed4      	subs	r4, r2, #3
 8011da6:	9308      	str	r3, [sp, #32]
 8011da8:	9101      	str	r1, [sp, #4]
 8011daa:	4bc5      	ldr	r3, [pc, #788]	; (80120c0 <__kernel_rem_pio2+0x328>)
 8011dac:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8011dae:	9009      	str	r0, [sp, #36]	; 0x24
 8011db0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011db4:	9304      	str	r3, [sp, #16]
 8011db6:	9b08      	ldr	r3, [sp, #32]
 8011db8:	3b01      	subs	r3, #1
 8011dba:	9307      	str	r3, [sp, #28]
 8011dbc:	2318      	movs	r3, #24
 8011dbe:	fb94 f4f3 	sdiv	r4, r4, r3
 8011dc2:	f06f 0317 	mvn.w	r3, #23
 8011dc6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8011dca:	fb04 3303 	mla	r3, r4, r3, r3
 8011dce:	eb03 0a02 	add.w	sl, r3, r2
 8011dd2:	9b04      	ldr	r3, [sp, #16]
 8011dd4:	9a07      	ldr	r2, [sp, #28]
 8011dd6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80120b0 <__kernel_rem_pio2+0x318>
 8011dda:	eb03 0802 	add.w	r8, r3, r2
 8011dde:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011de0:	1aa7      	subs	r7, r4, r2
 8011de2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011de6:	ae22      	add	r6, sp, #136	; 0x88
 8011de8:	2500      	movs	r5, #0
 8011dea:	4545      	cmp	r5, r8
 8011dec:	dd13      	ble.n	8011e16 <__kernel_rem_pio2+0x7e>
 8011dee:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80120b0 <__kernel_rem_pio2+0x318>
 8011df2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8011df6:	2600      	movs	r6, #0
 8011df8:	9b04      	ldr	r3, [sp, #16]
 8011dfa:	429e      	cmp	r6, r3
 8011dfc:	dc32      	bgt.n	8011e64 <__kernel_rem_pio2+0xcc>
 8011dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e00:	9302      	str	r3, [sp, #8]
 8011e02:	9b08      	ldr	r3, [sp, #32]
 8011e04:	199d      	adds	r5, r3, r6
 8011e06:	ab22      	add	r3, sp, #136	; 0x88
 8011e08:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011e0c:	9306      	str	r3, [sp, #24]
 8011e0e:	ec59 8b18 	vmov	r8, r9, d8
 8011e12:	2700      	movs	r7, #0
 8011e14:	e01f      	b.n	8011e56 <__kernel_rem_pio2+0xbe>
 8011e16:	42ef      	cmn	r7, r5
 8011e18:	d407      	bmi.n	8011e2a <__kernel_rem_pio2+0x92>
 8011e1a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011e1e:	f7ee fb99 	bl	8000554 <__aeabi_i2d>
 8011e22:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011e26:	3501      	adds	r5, #1
 8011e28:	e7df      	b.n	8011dea <__kernel_rem_pio2+0x52>
 8011e2a:	ec51 0b18 	vmov	r0, r1, d8
 8011e2e:	e7f8      	b.n	8011e22 <__kernel_rem_pio2+0x8a>
 8011e30:	9906      	ldr	r1, [sp, #24]
 8011e32:	9d02      	ldr	r5, [sp, #8]
 8011e34:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8011e38:	9106      	str	r1, [sp, #24]
 8011e3a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8011e3e:	9502      	str	r5, [sp, #8]
 8011e40:	f7ee fbf2 	bl	8000628 <__aeabi_dmul>
 8011e44:	4602      	mov	r2, r0
 8011e46:	460b      	mov	r3, r1
 8011e48:	4640      	mov	r0, r8
 8011e4a:	4649      	mov	r1, r9
 8011e4c:	f7ee fa36 	bl	80002bc <__adddf3>
 8011e50:	3701      	adds	r7, #1
 8011e52:	4680      	mov	r8, r0
 8011e54:	4689      	mov	r9, r1
 8011e56:	9b07      	ldr	r3, [sp, #28]
 8011e58:	429f      	cmp	r7, r3
 8011e5a:	dde9      	ble.n	8011e30 <__kernel_rem_pio2+0x98>
 8011e5c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8011e60:	3601      	adds	r6, #1
 8011e62:	e7c9      	b.n	8011df8 <__kernel_rem_pio2+0x60>
 8011e64:	9b04      	ldr	r3, [sp, #16]
 8011e66:	aa0e      	add	r2, sp, #56	; 0x38
 8011e68:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011e6c:	930c      	str	r3, [sp, #48]	; 0x30
 8011e6e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011e70:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011e74:	9c04      	ldr	r4, [sp, #16]
 8011e76:	930b      	str	r3, [sp, #44]	; 0x2c
 8011e78:	ab9a      	add	r3, sp, #616	; 0x268
 8011e7a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8011e7e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011e82:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011e86:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8011e8a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8011e8e:	ab9a      	add	r3, sp, #616	; 0x268
 8011e90:	445b      	add	r3, fp
 8011e92:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8011e96:	2500      	movs	r5, #0
 8011e98:	1b63      	subs	r3, r4, r5
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	dc78      	bgt.n	8011f90 <__kernel_rem_pio2+0x1f8>
 8011e9e:	4650      	mov	r0, sl
 8011ea0:	ec49 8b10 	vmov	d0, r8, r9
 8011ea4:	f000 fc00 	bl	80126a8 <scalbn>
 8011ea8:	ec57 6b10 	vmov	r6, r7, d0
 8011eac:	2200      	movs	r2, #0
 8011eae:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011eb2:	ee10 0a10 	vmov	r0, s0
 8011eb6:	4639      	mov	r1, r7
 8011eb8:	f7ee fbb6 	bl	8000628 <__aeabi_dmul>
 8011ebc:	ec41 0b10 	vmov	d0, r0, r1
 8011ec0:	f000 fb6e 	bl	80125a0 <floor>
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	ec51 0b10 	vmov	r0, r1, d0
 8011eca:	4b7e      	ldr	r3, [pc, #504]	; (80120c4 <__kernel_rem_pio2+0x32c>)
 8011ecc:	f7ee fbac 	bl	8000628 <__aeabi_dmul>
 8011ed0:	4602      	mov	r2, r0
 8011ed2:	460b      	mov	r3, r1
 8011ed4:	4630      	mov	r0, r6
 8011ed6:	4639      	mov	r1, r7
 8011ed8:	f7ee f9ee 	bl	80002b8 <__aeabi_dsub>
 8011edc:	460f      	mov	r7, r1
 8011ede:	4606      	mov	r6, r0
 8011ee0:	f7ee fe52 	bl	8000b88 <__aeabi_d2iz>
 8011ee4:	9006      	str	r0, [sp, #24]
 8011ee6:	f7ee fb35 	bl	8000554 <__aeabi_i2d>
 8011eea:	4602      	mov	r2, r0
 8011eec:	460b      	mov	r3, r1
 8011eee:	4630      	mov	r0, r6
 8011ef0:	4639      	mov	r1, r7
 8011ef2:	f7ee f9e1 	bl	80002b8 <__aeabi_dsub>
 8011ef6:	f1ba 0f00 	cmp.w	sl, #0
 8011efa:	4606      	mov	r6, r0
 8011efc:	460f      	mov	r7, r1
 8011efe:	dd6c      	ble.n	8011fda <__kernel_rem_pio2+0x242>
 8011f00:	1e62      	subs	r2, r4, #1
 8011f02:	ab0e      	add	r3, sp, #56	; 0x38
 8011f04:	f1ca 0118 	rsb	r1, sl, #24
 8011f08:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011f0c:	9d06      	ldr	r5, [sp, #24]
 8011f0e:	fa40 f301 	asr.w	r3, r0, r1
 8011f12:	441d      	add	r5, r3
 8011f14:	408b      	lsls	r3, r1
 8011f16:	1ac0      	subs	r0, r0, r3
 8011f18:	ab0e      	add	r3, sp, #56	; 0x38
 8011f1a:	9506      	str	r5, [sp, #24]
 8011f1c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8011f20:	f1ca 0317 	rsb	r3, sl, #23
 8011f24:	fa40 f303 	asr.w	r3, r0, r3
 8011f28:	9302      	str	r3, [sp, #8]
 8011f2a:	9b02      	ldr	r3, [sp, #8]
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	dd62      	ble.n	8011ff6 <__kernel_rem_pio2+0x25e>
 8011f30:	9b06      	ldr	r3, [sp, #24]
 8011f32:	2200      	movs	r2, #0
 8011f34:	3301      	adds	r3, #1
 8011f36:	9306      	str	r3, [sp, #24]
 8011f38:	4615      	mov	r5, r2
 8011f3a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8011f3e:	4294      	cmp	r4, r2
 8011f40:	f300 8095 	bgt.w	801206e <__kernel_rem_pio2+0x2d6>
 8011f44:	f1ba 0f00 	cmp.w	sl, #0
 8011f48:	dd07      	ble.n	8011f5a <__kernel_rem_pio2+0x1c2>
 8011f4a:	f1ba 0f01 	cmp.w	sl, #1
 8011f4e:	f000 80a2 	beq.w	8012096 <__kernel_rem_pio2+0x2fe>
 8011f52:	f1ba 0f02 	cmp.w	sl, #2
 8011f56:	f000 80c1 	beq.w	80120dc <__kernel_rem_pio2+0x344>
 8011f5a:	9b02      	ldr	r3, [sp, #8]
 8011f5c:	2b02      	cmp	r3, #2
 8011f5e:	d14a      	bne.n	8011ff6 <__kernel_rem_pio2+0x25e>
 8011f60:	4632      	mov	r2, r6
 8011f62:	463b      	mov	r3, r7
 8011f64:	2000      	movs	r0, #0
 8011f66:	4958      	ldr	r1, [pc, #352]	; (80120c8 <__kernel_rem_pio2+0x330>)
 8011f68:	f7ee f9a6 	bl	80002b8 <__aeabi_dsub>
 8011f6c:	4606      	mov	r6, r0
 8011f6e:	460f      	mov	r7, r1
 8011f70:	2d00      	cmp	r5, #0
 8011f72:	d040      	beq.n	8011ff6 <__kernel_rem_pio2+0x25e>
 8011f74:	4650      	mov	r0, sl
 8011f76:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80120b8 <__kernel_rem_pio2+0x320>
 8011f7a:	f000 fb95 	bl	80126a8 <scalbn>
 8011f7e:	4630      	mov	r0, r6
 8011f80:	4639      	mov	r1, r7
 8011f82:	ec53 2b10 	vmov	r2, r3, d0
 8011f86:	f7ee f997 	bl	80002b8 <__aeabi_dsub>
 8011f8a:	4606      	mov	r6, r0
 8011f8c:	460f      	mov	r7, r1
 8011f8e:	e032      	b.n	8011ff6 <__kernel_rem_pio2+0x25e>
 8011f90:	2200      	movs	r2, #0
 8011f92:	4b4e      	ldr	r3, [pc, #312]	; (80120cc <__kernel_rem_pio2+0x334>)
 8011f94:	4640      	mov	r0, r8
 8011f96:	4649      	mov	r1, r9
 8011f98:	f7ee fb46 	bl	8000628 <__aeabi_dmul>
 8011f9c:	f7ee fdf4 	bl	8000b88 <__aeabi_d2iz>
 8011fa0:	f7ee fad8 	bl	8000554 <__aeabi_i2d>
 8011fa4:	2200      	movs	r2, #0
 8011fa6:	4b4a      	ldr	r3, [pc, #296]	; (80120d0 <__kernel_rem_pio2+0x338>)
 8011fa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011fac:	f7ee fb3c 	bl	8000628 <__aeabi_dmul>
 8011fb0:	4602      	mov	r2, r0
 8011fb2:	460b      	mov	r3, r1
 8011fb4:	4640      	mov	r0, r8
 8011fb6:	4649      	mov	r1, r9
 8011fb8:	f7ee f97e 	bl	80002b8 <__aeabi_dsub>
 8011fbc:	f7ee fde4 	bl	8000b88 <__aeabi_d2iz>
 8011fc0:	ab0e      	add	r3, sp, #56	; 0x38
 8011fc2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8011fc6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8011fca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011fce:	f7ee f975 	bl	80002bc <__adddf3>
 8011fd2:	3501      	adds	r5, #1
 8011fd4:	4680      	mov	r8, r0
 8011fd6:	4689      	mov	r9, r1
 8011fd8:	e75e      	b.n	8011e98 <__kernel_rem_pio2+0x100>
 8011fda:	d105      	bne.n	8011fe8 <__kernel_rem_pio2+0x250>
 8011fdc:	1e63      	subs	r3, r4, #1
 8011fde:	aa0e      	add	r2, sp, #56	; 0x38
 8011fe0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011fe4:	15c3      	asrs	r3, r0, #23
 8011fe6:	e79f      	b.n	8011f28 <__kernel_rem_pio2+0x190>
 8011fe8:	2200      	movs	r2, #0
 8011fea:	4b3a      	ldr	r3, [pc, #232]	; (80120d4 <__kernel_rem_pio2+0x33c>)
 8011fec:	f7ee fda2 	bl	8000b34 <__aeabi_dcmpge>
 8011ff0:	2800      	cmp	r0, #0
 8011ff2:	d139      	bne.n	8012068 <__kernel_rem_pio2+0x2d0>
 8011ff4:	9002      	str	r0, [sp, #8]
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	4630      	mov	r0, r6
 8011ffc:	4639      	mov	r1, r7
 8011ffe:	f7ee fd7b 	bl	8000af8 <__aeabi_dcmpeq>
 8012002:	2800      	cmp	r0, #0
 8012004:	f000 80c7 	beq.w	8012196 <__kernel_rem_pio2+0x3fe>
 8012008:	1e65      	subs	r5, r4, #1
 801200a:	462b      	mov	r3, r5
 801200c:	2200      	movs	r2, #0
 801200e:	9904      	ldr	r1, [sp, #16]
 8012010:	428b      	cmp	r3, r1
 8012012:	da6a      	bge.n	80120ea <__kernel_rem_pio2+0x352>
 8012014:	2a00      	cmp	r2, #0
 8012016:	f000 8088 	beq.w	801212a <__kernel_rem_pio2+0x392>
 801201a:	ab0e      	add	r3, sp, #56	; 0x38
 801201c:	f1aa 0a18 	sub.w	sl, sl, #24
 8012020:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012024:	2b00      	cmp	r3, #0
 8012026:	f000 80b4 	beq.w	8012192 <__kernel_rem_pio2+0x3fa>
 801202a:	4650      	mov	r0, sl
 801202c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80120b8 <__kernel_rem_pio2+0x320>
 8012030:	f000 fb3a 	bl	80126a8 <scalbn>
 8012034:	00ec      	lsls	r4, r5, #3
 8012036:	ab72      	add	r3, sp, #456	; 0x1c8
 8012038:	191e      	adds	r6, r3, r4
 801203a:	ec59 8b10 	vmov	r8, r9, d0
 801203e:	f106 0a08 	add.w	sl, r6, #8
 8012042:	462f      	mov	r7, r5
 8012044:	2f00      	cmp	r7, #0
 8012046:	f280 80df 	bge.w	8012208 <__kernel_rem_pio2+0x470>
 801204a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80120b0 <__kernel_rem_pio2+0x318>
 801204e:	f04f 0a00 	mov.w	sl, #0
 8012052:	eba5 030a 	sub.w	r3, r5, sl
 8012056:	2b00      	cmp	r3, #0
 8012058:	f2c0 810a 	blt.w	8012270 <__kernel_rem_pio2+0x4d8>
 801205c:	f8df b078 	ldr.w	fp, [pc, #120]	; 80120d8 <__kernel_rem_pio2+0x340>
 8012060:	ec59 8b18 	vmov	r8, r9, d8
 8012064:	2700      	movs	r7, #0
 8012066:	e0f5      	b.n	8012254 <__kernel_rem_pio2+0x4bc>
 8012068:	2302      	movs	r3, #2
 801206a:	9302      	str	r3, [sp, #8]
 801206c:	e760      	b.n	8011f30 <__kernel_rem_pio2+0x198>
 801206e:	ab0e      	add	r3, sp, #56	; 0x38
 8012070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012074:	b94d      	cbnz	r5, 801208a <__kernel_rem_pio2+0x2f2>
 8012076:	b12b      	cbz	r3, 8012084 <__kernel_rem_pio2+0x2ec>
 8012078:	a80e      	add	r0, sp, #56	; 0x38
 801207a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801207e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012082:	2301      	movs	r3, #1
 8012084:	3201      	adds	r2, #1
 8012086:	461d      	mov	r5, r3
 8012088:	e759      	b.n	8011f3e <__kernel_rem_pio2+0x1a6>
 801208a:	a80e      	add	r0, sp, #56	; 0x38
 801208c:	1acb      	subs	r3, r1, r3
 801208e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012092:	462b      	mov	r3, r5
 8012094:	e7f6      	b.n	8012084 <__kernel_rem_pio2+0x2ec>
 8012096:	1e62      	subs	r2, r4, #1
 8012098:	ab0e      	add	r3, sp, #56	; 0x38
 801209a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801209e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80120a2:	a90e      	add	r1, sp, #56	; 0x38
 80120a4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80120a8:	e757      	b.n	8011f5a <__kernel_rem_pio2+0x1c2>
 80120aa:	bf00      	nop
 80120ac:	f3af 8000 	nop.w
	...
 80120bc:	3ff00000 	.word	0x3ff00000
 80120c0:	08017cd0 	.word	0x08017cd0
 80120c4:	40200000 	.word	0x40200000
 80120c8:	3ff00000 	.word	0x3ff00000
 80120cc:	3e700000 	.word	0x3e700000
 80120d0:	41700000 	.word	0x41700000
 80120d4:	3fe00000 	.word	0x3fe00000
 80120d8:	08017c90 	.word	0x08017c90
 80120dc:	1e62      	subs	r2, r4, #1
 80120de:	ab0e      	add	r3, sp, #56	; 0x38
 80120e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120e4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80120e8:	e7db      	b.n	80120a2 <__kernel_rem_pio2+0x30a>
 80120ea:	a90e      	add	r1, sp, #56	; 0x38
 80120ec:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80120f0:	3b01      	subs	r3, #1
 80120f2:	430a      	orrs	r2, r1
 80120f4:	e78b      	b.n	801200e <__kernel_rem_pio2+0x276>
 80120f6:	3301      	adds	r3, #1
 80120f8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80120fc:	2900      	cmp	r1, #0
 80120fe:	d0fa      	beq.n	80120f6 <__kernel_rem_pio2+0x35e>
 8012100:	9a08      	ldr	r2, [sp, #32]
 8012102:	4422      	add	r2, r4
 8012104:	00d2      	lsls	r2, r2, #3
 8012106:	a922      	add	r1, sp, #136	; 0x88
 8012108:	18e3      	adds	r3, r4, r3
 801210a:	9206      	str	r2, [sp, #24]
 801210c:	440a      	add	r2, r1
 801210e:	9302      	str	r3, [sp, #8]
 8012110:	f10b 0108 	add.w	r1, fp, #8
 8012114:	f102 0308 	add.w	r3, r2, #8
 8012118:	1c66      	adds	r6, r4, #1
 801211a:	910a      	str	r1, [sp, #40]	; 0x28
 801211c:	2500      	movs	r5, #0
 801211e:	930d      	str	r3, [sp, #52]	; 0x34
 8012120:	9b02      	ldr	r3, [sp, #8]
 8012122:	42b3      	cmp	r3, r6
 8012124:	da04      	bge.n	8012130 <__kernel_rem_pio2+0x398>
 8012126:	461c      	mov	r4, r3
 8012128:	e6a6      	b.n	8011e78 <__kernel_rem_pio2+0xe0>
 801212a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801212c:	2301      	movs	r3, #1
 801212e:	e7e3      	b.n	80120f8 <__kernel_rem_pio2+0x360>
 8012130:	9b06      	ldr	r3, [sp, #24]
 8012132:	18ef      	adds	r7, r5, r3
 8012134:	ab22      	add	r3, sp, #136	; 0x88
 8012136:	441f      	add	r7, r3
 8012138:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801213a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801213e:	f7ee fa09 	bl	8000554 <__aeabi_i2d>
 8012142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012144:	461c      	mov	r4, r3
 8012146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012148:	e9c7 0100 	strd	r0, r1, [r7]
 801214c:	eb03 0b05 	add.w	fp, r3, r5
 8012150:	2700      	movs	r7, #0
 8012152:	f04f 0800 	mov.w	r8, #0
 8012156:	f04f 0900 	mov.w	r9, #0
 801215a:	9b07      	ldr	r3, [sp, #28]
 801215c:	429f      	cmp	r7, r3
 801215e:	dd08      	ble.n	8012172 <__kernel_rem_pio2+0x3da>
 8012160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012162:	aa72      	add	r2, sp, #456	; 0x1c8
 8012164:	18eb      	adds	r3, r5, r3
 8012166:	4413      	add	r3, r2
 8012168:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801216c:	3601      	adds	r6, #1
 801216e:	3508      	adds	r5, #8
 8012170:	e7d6      	b.n	8012120 <__kernel_rem_pio2+0x388>
 8012172:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012176:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801217a:	f7ee fa55 	bl	8000628 <__aeabi_dmul>
 801217e:	4602      	mov	r2, r0
 8012180:	460b      	mov	r3, r1
 8012182:	4640      	mov	r0, r8
 8012184:	4649      	mov	r1, r9
 8012186:	f7ee f899 	bl	80002bc <__adddf3>
 801218a:	3701      	adds	r7, #1
 801218c:	4680      	mov	r8, r0
 801218e:	4689      	mov	r9, r1
 8012190:	e7e3      	b.n	801215a <__kernel_rem_pio2+0x3c2>
 8012192:	3d01      	subs	r5, #1
 8012194:	e741      	b.n	801201a <__kernel_rem_pio2+0x282>
 8012196:	f1ca 0000 	rsb	r0, sl, #0
 801219a:	ec47 6b10 	vmov	d0, r6, r7
 801219e:	f000 fa83 	bl	80126a8 <scalbn>
 80121a2:	ec57 6b10 	vmov	r6, r7, d0
 80121a6:	2200      	movs	r2, #0
 80121a8:	4b99      	ldr	r3, [pc, #612]	; (8012410 <__kernel_rem_pio2+0x678>)
 80121aa:	ee10 0a10 	vmov	r0, s0
 80121ae:	4639      	mov	r1, r7
 80121b0:	f7ee fcc0 	bl	8000b34 <__aeabi_dcmpge>
 80121b4:	b1f8      	cbz	r0, 80121f6 <__kernel_rem_pio2+0x45e>
 80121b6:	2200      	movs	r2, #0
 80121b8:	4b96      	ldr	r3, [pc, #600]	; (8012414 <__kernel_rem_pio2+0x67c>)
 80121ba:	4630      	mov	r0, r6
 80121bc:	4639      	mov	r1, r7
 80121be:	f7ee fa33 	bl	8000628 <__aeabi_dmul>
 80121c2:	f7ee fce1 	bl	8000b88 <__aeabi_d2iz>
 80121c6:	4680      	mov	r8, r0
 80121c8:	f7ee f9c4 	bl	8000554 <__aeabi_i2d>
 80121cc:	2200      	movs	r2, #0
 80121ce:	4b90      	ldr	r3, [pc, #576]	; (8012410 <__kernel_rem_pio2+0x678>)
 80121d0:	f7ee fa2a 	bl	8000628 <__aeabi_dmul>
 80121d4:	460b      	mov	r3, r1
 80121d6:	4602      	mov	r2, r0
 80121d8:	4639      	mov	r1, r7
 80121da:	4630      	mov	r0, r6
 80121dc:	f7ee f86c 	bl	80002b8 <__aeabi_dsub>
 80121e0:	f7ee fcd2 	bl	8000b88 <__aeabi_d2iz>
 80121e4:	1c65      	adds	r5, r4, #1
 80121e6:	ab0e      	add	r3, sp, #56	; 0x38
 80121e8:	f10a 0a18 	add.w	sl, sl, #24
 80121ec:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80121f0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80121f4:	e719      	b.n	801202a <__kernel_rem_pio2+0x292>
 80121f6:	4630      	mov	r0, r6
 80121f8:	4639      	mov	r1, r7
 80121fa:	f7ee fcc5 	bl	8000b88 <__aeabi_d2iz>
 80121fe:	ab0e      	add	r3, sp, #56	; 0x38
 8012200:	4625      	mov	r5, r4
 8012202:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012206:	e710      	b.n	801202a <__kernel_rem_pio2+0x292>
 8012208:	ab0e      	add	r3, sp, #56	; 0x38
 801220a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801220e:	f7ee f9a1 	bl	8000554 <__aeabi_i2d>
 8012212:	4642      	mov	r2, r8
 8012214:	464b      	mov	r3, r9
 8012216:	f7ee fa07 	bl	8000628 <__aeabi_dmul>
 801221a:	2200      	movs	r2, #0
 801221c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012220:	4b7c      	ldr	r3, [pc, #496]	; (8012414 <__kernel_rem_pio2+0x67c>)
 8012222:	4640      	mov	r0, r8
 8012224:	4649      	mov	r1, r9
 8012226:	f7ee f9ff 	bl	8000628 <__aeabi_dmul>
 801222a:	3f01      	subs	r7, #1
 801222c:	4680      	mov	r8, r0
 801222e:	4689      	mov	r9, r1
 8012230:	e708      	b.n	8012044 <__kernel_rem_pio2+0x2ac>
 8012232:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801223a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801223e:	f7ee f9f3 	bl	8000628 <__aeabi_dmul>
 8012242:	4602      	mov	r2, r0
 8012244:	460b      	mov	r3, r1
 8012246:	4640      	mov	r0, r8
 8012248:	4649      	mov	r1, r9
 801224a:	f7ee f837 	bl	80002bc <__adddf3>
 801224e:	3701      	adds	r7, #1
 8012250:	4680      	mov	r8, r0
 8012252:	4689      	mov	r9, r1
 8012254:	9b04      	ldr	r3, [sp, #16]
 8012256:	429f      	cmp	r7, r3
 8012258:	dc01      	bgt.n	801225e <__kernel_rem_pio2+0x4c6>
 801225a:	45ba      	cmp	sl, r7
 801225c:	dae9      	bge.n	8012232 <__kernel_rem_pio2+0x49a>
 801225e:	ab4a      	add	r3, sp, #296	; 0x128
 8012260:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012264:	e9c3 8900 	strd	r8, r9, [r3]
 8012268:	f10a 0a01 	add.w	sl, sl, #1
 801226c:	3e08      	subs	r6, #8
 801226e:	e6f0      	b.n	8012052 <__kernel_rem_pio2+0x2ba>
 8012270:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012272:	2b03      	cmp	r3, #3
 8012274:	d85b      	bhi.n	801232e <__kernel_rem_pio2+0x596>
 8012276:	e8df f003 	tbb	[pc, r3]
 801227a:	264a      	.short	0x264a
 801227c:	0226      	.short	0x0226
 801227e:	ab9a      	add	r3, sp, #616	; 0x268
 8012280:	441c      	add	r4, r3
 8012282:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012286:	46a2      	mov	sl, r4
 8012288:	46ab      	mov	fp, r5
 801228a:	f1bb 0f00 	cmp.w	fp, #0
 801228e:	dc6c      	bgt.n	801236a <__kernel_rem_pio2+0x5d2>
 8012290:	46a2      	mov	sl, r4
 8012292:	46ab      	mov	fp, r5
 8012294:	f1bb 0f01 	cmp.w	fp, #1
 8012298:	f300 8086 	bgt.w	80123a8 <__kernel_rem_pio2+0x610>
 801229c:	2000      	movs	r0, #0
 801229e:	2100      	movs	r1, #0
 80122a0:	2d01      	cmp	r5, #1
 80122a2:	f300 80a0 	bgt.w	80123e6 <__kernel_rem_pio2+0x64e>
 80122a6:	9b02      	ldr	r3, [sp, #8]
 80122a8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80122ac:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	f040 809e 	bne.w	80123f2 <__kernel_rem_pio2+0x65a>
 80122b6:	9b01      	ldr	r3, [sp, #4]
 80122b8:	e9c3 7800 	strd	r7, r8, [r3]
 80122bc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80122c0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80122c4:	e033      	b.n	801232e <__kernel_rem_pio2+0x596>
 80122c6:	3408      	adds	r4, #8
 80122c8:	ab4a      	add	r3, sp, #296	; 0x128
 80122ca:	441c      	add	r4, r3
 80122cc:	462e      	mov	r6, r5
 80122ce:	2000      	movs	r0, #0
 80122d0:	2100      	movs	r1, #0
 80122d2:	2e00      	cmp	r6, #0
 80122d4:	da3a      	bge.n	801234c <__kernel_rem_pio2+0x5b4>
 80122d6:	9b02      	ldr	r3, [sp, #8]
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d03d      	beq.n	8012358 <__kernel_rem_pio2+0x5c0>
 80122dc:	4602      	mov	r2, r0
 80122de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80122e2:	9c01      	ldr	r4, [sp, #4]
 80122e4:	e9c4 2300 	strd	r2, r3, [r4]
 80122e8:	4602      	mov	r2, r0
 80122ea:	460b      	mov	r3, r1
 80122ec:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80122f0:	f7ed ffe2 	bl	80002b8 <__aeabi_dsub>
 80122f4:	ae4c      	add	r6, sp, #304	; 0x130
 80122f6:	2401      	movs	r4, #1
 80122f8:	42a5      	cmp	r5, r4
 80122fa:	da30      	bge.n	801235e <__kernel_rem_pio2+0x5c6>
 80122fc:	9b02      	ldr	r3, [sp, #8]
 80122fe:	b113      	cbz	r3, 8012306 <__kernel_rem_pio2+0x56e>
 8012300:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012304:	4619      	mov	r1, r3
 8012306:	9b01      	ldr	r3, [sp, #4]
 8012308:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801230c:	e00f      	b.n	801232e <__kernel_rem_pio2+0x596>
 801230e:	ab9a      	add	r3, sp, #616	; 0x268
 8012310:	441c      	add	r4, r3
 8012312:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012316:	2000      	movs	r0, #0
 8012318:	2100      	movs	r1, #0
 801231a:	2d00      	cmp	r5, #0
 801231c:	da10      	bge.n	8012340 <__kernel_rem_pio2+0x5a8>
 801231e:	9b02      	ldr	r3, [sp, #8]
 8012320:	b113      	cbz	r3, 8012328 <__kernel_rem_pio2+0x590>
 8012322:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012326:	4619      	mov	r1, r3
 8012328:	9b01      	ldr	r3, [sp, #4]
 801232a:	e9c3 0100 	strd	r0, r1, [r3]
 801232e:	9b06      	ldr	r3, [sp, #24]
 8012330:	f003 0007 	and.w	r0, r3, #7
 8012334:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012338:	ecbd 8b02 	vpop	{d8}
 801233c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012340:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012344:	f7ed ffba 	bl	80002bc <__adddf3>
 8012348:	3d01      	subs	r5, #1
 801234a:	e7e6      	b.n	801231a <__kernel_rem_pio2+0x582>
 801234c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012350:	f7ed ffb4 	bl	80002bc <__adddf3>
 8012354:	3e01      	subs	r6, #1
 8012356:	e7bc      	b.n	80122d2 <__kernel_rem_pio2+0x53a>
 8012358:	4602      	mov	r2, r0
 801235a:	460b      	mov	r3, r1
 801235c:	e7c1      	b.n	80122e2 <__kernel_rem_pio2+0x54a>
 801235e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012362:	f7ed ffab 	bl	80002bc <__adddf3>
 8012366:	3401      	adds	r4, #1
 8012368:	e7c6      	b.n	80122f8 <__kernel_rem_pio2+0x560>
 801236a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801236e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012372:	4640      	mov	r0, r8
 8012374:	ec53 2b17 	vmov	r2, r3, d7
 8012378:	4649      	mov	r1, r9
 801237a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801237e:	f7ed ff9d 	bl	80002bc <__adddf3>
 8012382:	4602      	mov	r2, r0
 8012384:	460b      	mov	r3, r1
 8012386:	4606      	mov	r6, r0
 8012388:	460f      	mov	r7, r1
 801238a:	4640      	mov	r0, r8
 801238c:	4649      	mov	r1, r9
 801238e:	f7ed ff93 	bl	80002b8 <__aeabi_dsub>
 8012392:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012396:	f7ed ff91 	bl	80002bc <__adddf3>
 801239a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801239e:	e9ca 0100 	strd	r0, r1, [sl]
 80123a2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80123a6:	e770      	b.n	801228a <__kernel_rem_pio2+0x4f2>
 80123a8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80123ac:	ed3a 7b02 	vldmdb	sl!, {d7}
 80123b0:	4630      	mov	r0, r6
 80123b2:	ec53 2b17 	vmov	r2, r3, d7
 80123b6:	4639      	mov	r1, r7
 80123b8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80123bc:	f7ed ff7e 	bl	80002bc <__adddf3>
 80123c0:	4602      	mov	r2, r0
 80123c2:	460b      	mov	r3, r1
 80123c4:	4680      	mov	r8, r0
 80123c6:	4689      	mov	r9, r1
 80123c8:	4630      	mov	r0, r6
 80123ca:	4639      	mov	r1, r7
 80123cc:	f7ed ff74 	bl	80002b8 <__aeabi_dsub>
 80123d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80123d4:	f7ed ff72 	bl	80002bc <__adddf3>
 80123d8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80123dc:	e9ca 0100 	strd	r0, r1, [sl]
 80123e0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80123e4:	e756      	b.n	8012294 <__kernel_rem_pio2+0x4fc>
 80123e6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80123ea:	f7ed ff67 	bl	80002bc <__adddf3>
 80123ee:	3d01      	subs	r5, #1
 80123f0:	e756      	b.n	80122a0 <__kernel_rem_pio2+0x508>
 80123f2:	9b01      	ldr	r3, [sp, #4]
 80123f4:	9a01      	ldr	r2, [sp, #4]
 80123f6:	601f      	str	r7, [r3, #0]
 80123f8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80123fc:	605c      	str	r4, [r3, #4]
 80123fe:	609d      	str	r5, [r3, #8]
 8012400:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012404:	60d3      	str	r3, [r2, #12]
 8012406:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801240a:	6110      	str	r0, [r2, #16]
 801240c:	6153      	str	r3, [r2, #20]
 801240e:	e78e      	b.n	801232e <__kernel_rem_pio2+0x596>
 8012410:	41700000 	.word	0x41700000
 8012414:	3e700000 	.word	0x3e700000

08012418 <__kernel_sin>:
 8012418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801241c:	ec55 4b10 	vmov	r4, r5, d0
 8012420:	b085      	sub	sp, #20
 8012422:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012426:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801242a:	ed8d 1b00 	vstr	d1, [sp]
 801242e:	9002      	str	r0, [sp, #8]
 8012430:	da06      	bge.n	8012440 <__kernel_sin+0x28>
 8012432:	ee10 0a10 	vmov	r0, s0
 8012436:	4629      	mov	r1, r5
 8012438:	f7ee fba6 	bl	8000b88 <__aeabi_d2iz>
 801243c:	2800      	cmp	r0, #0
 801243e:	d051      	beq.n	80124e4 <__kernel_sin+0xcc>
 8012440:	4622      	mov	r2, r4
 8012442:	462b      	mov	r3, r5
 8012444:	4620      	mov	r0, r4
 8012446:	4629      	mov	r1, r5
 8012448:	f7ee f8ee 	bl	8000628 <__aeabi_dmul>
 801244c:	4682      	mov	sl, r0
 801244e:	468b      	mov	fp, r1
 8012450:	4602      	mov	r2, r0
 8012452:	460b      	mov	r3, r1
 8012454:	4620      	mov	r0, r4
 8012456:	4629      	mov	r1, r5
 8012458:	f7ee f8e6 	bl	8000628 <__aeabi_dmul>
 801245c:	a341      	add	r3, pc, #260	; (adr r3, 8012564 <__kernel_sin+0x14c>)
 801245e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012462:	4680      	mov	r8, r0
 8012464:	4689      	mov	r9, r1
 8012466:	4650      	mov	r0, sl
 8012468:	4659      	mov	r1, fp
 801246a:	f7ee f8dd 	bl	8000628 <__aeabi_dmul>
 801246e:	a33f      	add	r3, pc, #252	; (adr r3, 801256c <__kernel_sin+0x154>)
 8012470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012474:	f7ed ff20 	bl	80002b8 <__aeabi_dsub>
 8012478:	4652      	mov	r2, sl
 801247a:	465b      	mov	r3, fp
 801247c:	f7ee f8d4 	bl	8000628 <__aeabi_dmul>
 8012480:	a33c      	add	r3, pc, #240	; (adr r3, 8012574 <__kernel_sin+0x15c>)
 8012482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012486:	f7ed ff19 	bl	80002bc <__adddf3>
 801248a:	4652      	mov	r2, sl
 801248c:	465b      	mov	r3, fp
 801248e:	f7ee f8cb 	bl	8000628 <__aeabi_dmul>
 8012492:	a33a      	add	r3, pc, #232	; (adr r3, 801257c <__kernel_sin+0x164>)
 8012494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012498:	f7ed ff0e 	bl	80002b8 <__aeabi_dsub>
 801249c:	4652      	mov	r2, sl
 801249e:	465b      	mov	r3, fp
 80124a0:	f7ee f8c2 	bl	8000628 <__aeabi_dmul>
 80124a4:	a337      	add	r3, pc, #220	; (adr r3, 8012584 <__kernel_sin+0x16c>)
 80124a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124aa:	f7ed ff07 	bl	80002bc <__adddf3>
 80124ae:	9b02      	ldr	r3, [sp, #8]
 80124b0:	4606      	mov	r6, r0
 80124b2:	460f      	mov	r7, r1
 80124b4:	b9db      	cbnz	r3, 80124ee <__kernel_sin+0xd6>
 80124b6:	4602      	mov	r2, r0
 80124b8:	460b      	mov	r3, r1
 80124ba:	4650      	mov	r0, sl
 80124bc:	4659      	mov	r1, fp
 80124be:	f7ee f8b3 	bl	8000628 <__aeabi_dmul>
 80124c2:	a325      	add	r3, pc, #148	; (adr r3, 8012558 <__kernel_sin+0x140>)
 80124c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124c8:	f7ed fef6 	bl	80002b8 <__aeabi_dsub>
 80124cc:	4642      	mov	r2, r8
 80124ce:	464b      	mov	r3, r9
 80124d0:	f7ee f8aa 	bl	8000628 <__aeabi_dmul>
 80124d4:	4602      	mov	r2, r0
 80124d6:	460b      	mov	r3, r1
 80124d8:	4620      	mov	r0, r4
 80124da:	4629      	mov	r1, r5
 80124dc:	f7ed feee 	bl	80002bc <__adddf3>
 80124e0:	4604      	mov	r4, r0
 80124e2:	460d      	mov	r5, r1
 80124e4:	ec45 4b10 	vmov	d0, r4, r5
 80124e8:	b005      	add	sp, #20
 80124ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124ee:	2200      	movs	r2, #0
 80124f0:	4b1b      	ldr	r3, [pc, #108]	; (8012560 <__kernel_sin+0x148>)
 80124f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124f6:	f7ee f897 	bl	8000628 <__aeabi_dmul>
 80124fa:	4632      	mov	r2, r6
 80124fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012500:	463b      	mov	r3, r7
 8012502:	4640      	mov	r0, r8
 8012504:	4649      	mov	r1, r9
 8012506:	f7ee f88f 	bl	8000628 <__aeabi_dmul>
 801250a:	4602      	mov	r2, r0
 801250c:	460b      	mov	r3, r1
 801250e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012512:	f7ed fed1 	bl	80002b8 <__aeabi_dsub>
 8012516:	4652      	mov	r2, sl
 8012518:	465b      	mov	r3, fp
 801251a:	f7ee f885 	bl	8000628 <__aeabi_dmul>
 801251e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012522:	f7ed fec9 	bl	80002b8 <__aeabi_dsub>
 8012526:	a30c      	add	r3, pc, #48	; (adr r3, 8012558 <__kernel_sin+0x140>)
 8012528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801252c:	4606      	mov	r6, r0
 801252e:	460f      	mov	r7, r1
 8012530:	4640      	mov	r0, r8
 8012532:	4649      	mov	r1, r9
 8012534:	f7ee f878 	bl	8000628 <__aeabi_dmul>
 8012538:	4602      	mov	r2, r0
 801253a:	460b      	mov	r3, r1
 801253c:	4630      	mov	r0, r6
 801253e:	4639      	mov	r1, r7
 8012540:	f7ed febc 	bl	80002bc <__adddf3>
 8012544:	4602      	mov	r2, r0
 8012546:	460b      	mov	r3, r1
 8012548:	4620      	mov	r0, r4
 801254a:	4629      	mov	r1, r5
 801254c:	f7ed feb4 	bl	80002b8 <__aeabi_dsub>
 8012550:	e7c6      	b.n	80124e0 <__kernel_sin+0xc8>
 8012552:	bf00      	nop
 8012554:	f3af 8000 	nop.w
 8012558:	55555549 	.word	0x55555549
 801255c:	3fc55555 	.word	0x3fc55555
 8012560:	3fe00000 	.word	0x3fe00000
 8012564:	5acfd57c 	.word	0x5acfd57c
 8012568:	3de5d93a 	.word	0x3de5d93a
 801256c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012570:	3e5ae5e6 	.word	0x3e5ae5e6
 8012574:	57b1fe7d 	.word	0x57b1fe7d
 8012578:	3ec71de3 	.word	0x3ec71de3
 801257c:	19c161d5 	.word	0x19c161d5
 8012580:	3f2a01a0 	.word	0x3f2a01a0
 8012584:	1110f8a6 	.word	0x1110f8a6
 8012588:	3f811111 	.word	0x3f811111

0801258c <fabs>:
 801258c:	ec51 0b10 	vmov	r0, r1, d0
 8012590:	ee10 2a10 	vmov	r2, s0
 8012594:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012598:	ec43 2b10 	vmov	d0, r2, r3
 801259c:	4770      	bx	lr
	...

080125a0 <floor>:
 80125a0:	ec51 0b10 	vmov	r0, r1, d0
 80125a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125a8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80125ac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80125b0:	2e13      	cmp	r6, #19
 80125b2:	460c      	mov	r4, r1
 80125b4:	ee10 5a10 	vmov	r5, s0
 80125b8:	4680      	mov	r8, r0
 80125ba:	dc34      	bgt.n	8012626 <floor+0x86>
 80125bc:	2e00      	cmp	r6, #0
 80125be:	da16      	bge.n	80125ee <floor+0x4e>
 80125c0:	a335      	add	r3, pc, #212	; (adr r3, 8012698 <floor+0xf8>)
 80125c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125c6:	f7ed fe79 	bl	80002bc <__adddf3>
 80125ca:	2200      	movs	r2, #0
 80125cc:	2300      	movs	r3, #0
 80125ce:	f7ee fabb 	bl	8000b48 <__aeabi_dcmpgt>
 80125d2:	b148      	cbz	r0, 80125e8 <floor+0x48>
 80125d4:	2c00      	cmp	r4, #0
 80125d6:	da59      	bge.n	801268c <floor+0xec>
 80125d8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80125dc:	4a30      	ldr	r2, [pc, #192]	; (80126a0 <floor+0x100>)
 80125de:	432b      	orrs	r3, r5
 80125e0:	2500      	movs	r5, #0
 80125e2:	42ab      	cmp	r3, r5
 80125e4:	bf18      	it	ne
 80125e6:	4614      	movne	r4, r2
 80125e8:	4621      	mov	r1, r4
 80125ea:	4628      	mov	r0, r5
 80125ec:	e025      	b.n	801263a <floor+0x9a>
 80125ee:	4f2d      	ldr	r7, [pc, #180]	; (80126a4 <floor+0x104>)
 80125f0:	4137      	asrs	r7, r6
 80125f2:	ea01 0307 	and.w	r3, r1, r7
 80125f6:	4303      	orrs	r3, r0
 80125f8:	d01f      	beq.n	801263a <floor+0x9a>
 80125fa:	a327      	add	r3, pc, #156	; (adr r3, 8012698 <floor+0xf8>)
 80125fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012600:	f7ed fe5c 	bl	80002bc <__adddf3>
 8012604:	2200      	movs	r2, #0
 8012606:	2300      	movs	r3, #0
 8012608:	f7ee fa9e 	bl	8000b48 <__aeabi_dcmpgt>
 801260c:	2800      	cmp	r0, #0
 801260e:	d0eb      	beq.n	80125e8 <floor+0x48>
 8012610:	2c00      	cmp	r4, #0
 8012612:	bfbe      	ittt	lt
 8012614:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8012618:	fa43 f606 	asrlt.w	r6, r3, r6
 801261c:	19a4      	addlt	r4, r4, r6
 801261e:	ea24 0407 	bic.w	r4, r4, r7
 8012622:	2500      	movs	r5, #0
 8012624:	e7e0      	b.n	80125e8 <floor+0x48>
 8012626:	2e33      	cmp	r6, #51	; 0x33
 8012628:	dd0b      	ble.n	8012642 <floor+0xa2>
 801262a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801262e:	d104      	bne.n	801263a <floor+0x9a>
 8012630:	ee10 2a10 	vmov	r2, s0
 8012634:	460b      	mov	r3, r1
 8012636:	f7ed fe41 	bl	80002bc <__adddf3>
 801263a:	ec41 0b10 	vmov	d0, r0, r1
 801263e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012642:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8012646:	f04f 33ff 	mov.w	r3, #4294967295
 801264a:	fa23 f707 	lsr.w	r7, r3, r7
 801264e:	4207      	tst	r7, r0
 8012650:	d0f3      	beq.n	801263a <floor+0x9a>
 8012652:	a311      	add	r3, pc, #68	; (adr r3, 8012698 <floor+0xf8>)
 8012654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012658:	f7ed fe30 	bl	80002bc <__adddf3>
 801265c:	2200      	movs	r2, #0
 801265e:	2300      	movs	r3, #0
 8012660:	f7ee fa72 	bl	8000b48 <__aeabi_dcmpgt>
 8012664:	2800      	cmp	r0, #0
 8012666:	d0bf      	beq.n	80125e8 <floor+0x48>
 8012668:	2c00      	cmp	r4, #0
 801266a:	da02      	bge.n	8012672 <floor+0xd2>
 801266c:	2e14      	cmp	r6, #20
 801266e:	d103      	bne.n	8012678 <floor+0xd8>
 8012670:	3401      	adds	r4, #1
 8012672:	ea25 0507 	bic.w	r5, r5, r7
 8012676:	e7b7      	b.n	80125e8 <floor+0x48>
 8012678:	2301      	movs	r3, #1
 801267a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801267e:	fa03 f606 	lsl.w	r6, r3, r6
 8012682:	4435      	add	r5, r6
 8012684:	4545      	cmp	r5, r8
 8012686:	bf38      	it	cc
 8012688:	18e4      	addcc	r4, r4, r3
 801268a:	e7f2      	b.n	8012672 <floor+0xd2>
 801268c:	2500      	movs	r5, #0
 801268e:	462c      	mov	r4, r5
 8012690:	e7aa      	b.n	80125e8 <floor+0x48>
 8012692:	bf00      	nop
 8012694:	f3af 8000 	nop.w
 8012698:	8800759c 	.word	0x8800759c
 801269c:	7e37e43c 	.word	0x7e37e43c
 80126a0:	bff00000 	.word	0xbff00000
 80126a4:	000fffff 	.word	0x000fffff

080126a8 <scalbn>:
 80126a8:	b570      	push	{r4, r5, r6, lr}
 80126aa:	ec55 4b10 	vmov	r4, r5, d0
 80126ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80126b2:	4606      	mov	r6, r0
 80126b4:	462b      	mov	r3, r5
 80126b6:	b9aa      	cbnz	r2, 80126e4 <scalbn+0x3c>
 80126b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80126bc:	4323      	orrs	r3, r4
 80126be:	d03b      	beq.n	8012738 <scalbn+0x90>
 80126c0:	4b31      	ldr	r3, [pc, #196]	; (8012788 <scalbn+0xe0>)
 80126c2:	4629      	mov	r1, r5
 80126c4:	2200      	movs	r2, #0
 80126c6:	ee10 0a10 	vmov	r0, s0
 80126ca:	f7ed ffad 	bl	8000628 <__aeabi_dmul>
 80126ce:	4b2f      	ldr	r3, [pc, #188]	; (801278c <scalbn+0xe4>)
 80126d0:	429e      	cmp	r6, r3
 80126d2:	4604      	mov	r4, r0
 80126d4:	460d      	mov	r5, r1
 80126d6:	da12      	bge.n	80126fe <scalbn+0x56>
 80126d8:	a327      	add	r3, pc, #156	; (adr r3, 8012778 <scalbn+0xd0>)
 80126da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126de:	f7ed ffa3 	bl	8000628 <__aeabi_dmul>
 80126e2:	e009      	b.n	80126f8 <scalbn+0x50>
 80126e4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80126e8:	428a      	cmp	r2, r1
 80126ea:	d10c      	bne.n	8012706 <scalbn+0x5e>
 80126ec:	ee10 2a10 	vmov	r2, s0
 80126f0:	4620      	mov	r0, r4
 80126f2:	4629      	mov	r1, r5
 80126f4:	f7ed fde2 	bl	80002bc <__adddf3>
 80126f8:	4604      	mov	r4, r0
 80126fa:	460d      	mov	r5, r1
 80126fc:	e01c      	b.n	8012738 <scalbn+0x90>
 80126fe:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012702:	460b      	mov	r3, r1
 8012704:	3a36      	subs	r2, #54	; 0x36
 8012706:	4432      	add	r2, r6
 8012708:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801270c:	428a      	cmp	r2, r1
 801270e:	dd0b      	ble.n	8012728 <scalbn+0x80>
 8012710:	ec45 4b11 	vmov	d1, r4, r5
 8012714:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012780 <scalbn+0xd8>
 8012718:	f000 f83c 	bl	8012794 <copysign>
 801271c:	a318      	add	r3, pc, #96	; (adr r3, 8012780 <scalbn+0xd8>)
 801271e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012722:	ec51 0b10 	vmov	r0, r1, d0
 8012726:	e7da      	b.n	80126de <scalbn+0x36>
 8012728:	2a00      	cmp	r2, #0
 801272a:	dd08      	ble.n	801273e <scalbn+0x96>
 801272c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012730:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012734:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012738:	ec45 4b10 	vmov	d0, r4, r5
 801273c:	bd70      	pop	{r4, r5, r6, pc}
 801273e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012742:	da0d      	bge.n	8012760 <scalbn+0xb8>
 8012744:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012748:	429e      	cmp	r6, r3
 801274a:	ec45 4b11 	vmov	d1, r4, r5
 801274e:	dce1      	bgt.n	8012714 <scalbn+0x6c>
 8012750:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012778 <scalbn+0xd0>
 8012754:	f000 f81e 	bl	8012794 <copysign>
 8012758:	a307      	add	r3, pc, #28	; (adr r3, 8012778 <scalbn+0xd0>)
 801275a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801275e:	e7e0      	b.n	8012722 <scalbn+0x7a>
 8012760:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012764:	3236      	adds	r2, #54	; 0x36
 8012766:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801276a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801276e:	4620      	mov	r0, r4
 8012770:	4629      	mov	r1, r5
 8012772:	2200      	movs	r2, #0
 8012774:	4b06      	ldr	r3, [pc, #24]	; (8012790 <scalbn+0xe8>)
 8012776:	e7b2      	b.n	80126de <scalbn+0x36>
 8012778:	c2f8f359 	.word	0xc2f8f359
 801277c:	01a56e1f 	.word	0x01a56e1f
 8012780:	8800759c 	.word	0x8800759c
 8012784:	7e37e43c 	.word	0x7e37e43c
 8012788:	43500000 	.word	0x43500000
 801278c:	ffff3cb0 	.word	0xffff3cb0
 8012790:	3c900000 	.word	0x3c900000

08012794 <copysign>:
 8012794:	ec51 0b10 	vmov	r0, r1, d0
 8012798:	ee11 0a90 	vmov	r0, s3
 801279c:	ee10 2a10 	vmov	r2, s0
 80127a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80127a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80127a8:	ea41 0300 	orr.w	r3, r1, r0
 80127ac:	ec43 2b10 	vmov	d0, r2, r3
 80127b0:	4770      	bx	lr
	...

080127b4 <__errno>:
 80127b4:	4b01      	ldr	r3, [pc, #4]	; (80127bc <__errno+0x8>)
 80127b6:	6818      	ldr	r0, [r3, #0]
 80127b8:	4770      	bx	lr
 80127ba:	bf00      	nop
 80127bc:	2000000c 	.word	0x2000000c

080127c0 <__libc_init_array>:
 80127c0:	b570      	push	{r4, r5, r6, lr}
 80127c2:	4e0d      	ldr	r6, [pc, #52]	; (80127f8 <__libc_init_array+0x38>)
 80127c4:	4c0d      	ldr	r4, [pc, #52]	; (80127fc <__libc_init_array+0x3c>)
 80127c6:	1ba4      	subs	r4, r4, r6
 80127c8:	10a4      	asrs	r4, r4, #2
 80127ca:	2500      	movs	r5, #0
 80127cc:	42a5      	cmp	r5, r4
 80127ce:	d109      	bne.n	80127e4 <__libc_init_array+0x24>
 80127d0:	4e0b      	ldr	r6, [pc, #44]	; (8012800 <__libc_init_array+0x40>)
 80127d2:	4c0c      	ldr	r4, [pc, #48]	; (8012804 <__libc_init_array+0x44>)
 80127d4:	f004 feee 	bl	80175b4 <_init>
 80127d8:	1ba4      	subs	r4, r4, r6
 80127da:	10a4      	asrs	r4, r4, #2
 80127dc:	2500      	movs	r5, #0
 80127de:	42a5      	cmp	r5, r4
 80127e0:	d105      	bne.n	80127ee <__libc_init_array+0x2e>
 80127e2:	bd70      	pop	{r4, r5, r6, pc}
 80127e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80127e8:	4798      	blx	r3
 80127ea:	3501      	adds	r5, #1
 80127ec:	e7ee      	b.n	80127cc <__libc_init_array+0xc>
 80127ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80127f2:	4798      	blx	r3
 80127f4:	3501      	adds	r5, #1
 80127f6:	e7f2      	b.n	80127de <__libc_init_array+0x1e>
 80127f8:	08018024 	.word	0x08018024
 80127fc:	08018024 	.word	0x08018024
 8012800:	08018024 	.word	0x08018024
 8012804:	0801802c 	.word	0x0801802c

08012808 <memcpy>:
 8012808:	b510      	push	{r4, lr}
 801280a:	1e43      	subs	r3, r0, #1
 801280c:	440a      	add	r2, r1
 801280e:	4291      	cmp	r1, r2
 8012810:	d100      	bne.n	8012814 <memcpy+0xc>
 8012812:	bd10      	pop	{r4, pc}
 8012814:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012818:	f803 4f01 	strb.w	r4, [r3, #1]!
 801281c:	e7f7      	b.n	801280e <memcpy+0x6>

0801281e <memset>:
 801281e:	4402      	add	r2, r0
 8012820:	4603      	mov	r3, r0
 8012822:	4293      	cmp	r3, r2
 8012824:	d100      	bne.n	8012828 <memset+0xa>
 8012826:	4770      	bx	lr
 8012828:	f803 1b01 	strb.w	r1, [r3], #1
 801282c:	e7f9      	b.n	8012822 <memset+0x4>

0801282e <__cvt>:
 801282e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012832:	ec55 4b10 	vmov	r4, r5, d0
 8012836:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8012838:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801283c:	2d00      	cmp	r5, #0
 801283e:	460e      	mov	r6, r1
 8012840:	4691      	mov	r9, r2
 8012842:	4619      	mov	r1, r3
 8012844:	bfb8      	it	lt
 8012846:	4622      	movlt	r2, r4
 8012848:	462b      	mov	r3, r5
 801284a:	f027 0720 	bic.w	r7, r7, #32
 801284e:	bfbb      	ittet	lt
 8012850:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012854:	461d      	movlt	r5, r3
 8012856:	2300      	movge	r3, #0
 8012858:	232d      	movlt	r3, #45	; 0x2d
 801285a:	bfb8      	it	lt
 801285c:	4614      	movlt	r4, r2
 801285e:	2f46      	cmp	r7, #70	; 0x46
 8012860:	700b      	strb	r3, [r1, #0]
 8012862:	d004      	beq.n	801286e <__cvt+0x40>
 8012864:	2f45      	cmp	r7, #69	; 0x45
 8012866:	d100      	bne.n	801286a <__cvt+0x3c>
 8012868:	3601      	adds	r6, #1
 801286a:	2102      	movs	r1, #2
 801286c:	e000      	b.n	8012870 <__cvt+0x42>
 801286e:	2103      	movs	r1, #3
 8012870:	ab03      	add	r3, sp, #12
 8012872:	9301      	str	r3, [sp, #4]
 8012874:	ab02      	add	r3, sp, #8
 8012876:	9300      	str	r3, [sp, #0]
 8012878:	4632      	mov	r2, r6
 801287a:	4653      	mov	r3, sl
 801287c:	ec45 4b10 	vmov	d0, r4, r5
 8012880:	f001 ff9e 	bl	80147c0 <_dtoa_r>
 8012884:	2f47      	cmp	r7, #71	; 0x47
 8012886:	4680      	mov	r8, r0
 8012888:	d102      	bne.n	8012890 <__cvt+0x62>
 801288a:	f019 0f01 	tst.w	r9, #1
 801288e:	d026      	beq.n	80128de <__cvt+0xb0>
 8012890:	2f46      	cmp	r7, #70	; 0x46
 8012892:	eb08 0906 	add.w	r9, r8, r6
 8012896:	d111      	bne.n	80128bc <__cvt+0x8e>
 8012898:	f898 3000 	ldrb.w	r3, [r8]
 801289c:	2b30      	cmp	r3, #48	; 0x30
 801289e:	d10a      	bne.n	80128b6 <__cvt+0x88>
 80128a0:	2200      	movs	r2, #0
 80128a2:	2300      	movs	r3, #0
 80128a4:	4620      	mov	r0, r4
 80128a6:	4629      	mov	r1, r5
 80128a8:	f7ee f926 	bl	8000af8 <__aeabi_dcmpeq>
 80128ac:	b918      	cbnz	r0, 80128b6 <__cvt+0x88>
 80128ae:	f1c6 0601 	rsb	r6, r6, #1
 80128b2:	f8ca 6000 	str.w	r6, [sl]
 80128b6:	f8da 3000 	ldr.w	r3, [sl]
 80128ba:	4499      	add	r9, r3
 80128bc:	2200      	movs	r2, #0
 80128be:	2300      	movs	r3, #0
 80128c0:	4620      	mov	r0, r4
 80128c2:	4629      	mov	r1, r5
 80128c4:	f7ee f918 	bl	8000af8 <__aeabi_dcmpeq>
 80128c8:	b938      	cbnz	r0, 80128da <__cvt+0xac>
 80128ca:	2230      	movs	r2, #48	; 0x30
 80128cc:	9b03      	ldr	r3, [sp, #12]
 80128ce:	454b      	cmp	r3, r9
 80128d0:	d205      	bcs.n	80128de <__cvt+0xb0>
 80128d2:	1c59      	adds	r1, r3, #1
 80128d4:	9103      	str	r1, [sp, #12]
 80128d6:	701a      	strb	r2, [r3, #0]
 80128d8:	e7f8      	b.n	80128cc <__cvt+0x9e>
 80128da:	f8cd 900c 	str.w	r9, [sp, #12]
 80128de:	9b03      	ldr	r3, [sp, #12]
 80128e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80128e2:	eba3 0308 	sub.w	r3, r3, r8
 80128e6:	4640      	mov	r0, r8
 80128e8:	6013      	str	r3, [r2, #0]
 80128ea:	b004      	add	sp, #16
 80128ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080128f0 <__exponent>:
 80128f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80128f2:	2900      	cmp	r1, #0
 80128f4:	4604      	mov	r4, r0
 80128f6:	bfba      	itte	lt
 80128f8:	4249      	neglt	r1, r1
 80128fa:	232d      	movlt	r3, #45	; 0x2d
 80128fc:	232b      	movge	r3, #43	; 0x2b
 80128fe:	2909      	cmp	r1, #9
 8012900:	f804 2b02 	strb.w	r2, [r4], #2
 8012904:	7043      	strb	r3, [r0, #1]
 8012906:	dd20      	ble.n	801294a <__exponent+0x5a>
 8012908:	f10d 0307 	add.w	r3, sp, #7
 801290c:	461f      	mov	r7, r3
 801290e:	260a      	movs	r6, #10
 8012910:	fb91 f5f6 	sdiv	r5, r1, r6
 8012914:	fb06 1115 	mls	r1, r6, r5, r1
 8012918:	3130      	adds	r1, #48	; 0x30
 801291a:	2d09      	cmp	r5, #9
 801291c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012920:	f103 32ff 	add.w	r2, r3, #4294967295
 8012924:	4629      	mov	r1, r5
 8012926:	dc09      	bgt.n	801293c <__exponent+0x4c>
 8012928:	3130      	adds	r1, #48	; 0x30
 801292a:	3b02      	subs	r3, #2
 801292c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012930:	42bb      	cmp	r3, r7
 8012932:	4622      	mov	r2, r4
 8012934:	d304      	bcc.n	8012940 <__exponent+0x50>
 8012936:	1a10      	subs	r0, r2, r0
 8012938:	b003      	add	sp, #12
 801293a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801293c:	4613      	mov	r3, r2
 801293e:	e7e7      	b.n	8012910 <__exponent+0x20>
 8012940:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012944:	f804 2b01 	strb.w	r2, [r4], #1
 8012948:	e7f2      	b.n	8012930 <__exponent+0x40>
 801294a:	2330      	movs	r3, #48	; 0x30
 801294c:	4419      	add	r1, r3
 801294e:	7083      	strb	r3, [r0, #2]
 8012950:	1d02      	adds	r2, r0, #4
 8012952:	70c1      	strb	r1, [r0, #3]
 8012954:	e7ef      	b.n	8012936 <__exponent+0x46>
	...

08012958 <_printf_float>:
 8012958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801295c:	b08d      	sub	sp, #52	; 0x34
 801295e:	460c      	mov	r4, r1
 8012960:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012964:	4616      	mov	r6, r2
 8012966:	461f      	mov	r7, r3
 8012968:	4605      	mov	r5, r0
 801296a:	f003 f995 	bl	8015c98 <_localeconv_r>
 801296e:	6803      	ldr	r3, [r0, #0]
 8012970:	9304      	str	r3, [sp, #16]
 8012972:	4618      	mov	r0, r3
 8012974:	f7ed fc44 	bl	8000200 <strlen>
 8012978:	2300      	movs	r3, #0
 801297a:	930a      	str	r3, [sp, #40]	; 0x28
 801297c:	f8d8 3000 	ldr.w	r3, [r8]
 8012980:	9005      	str	r0, [sp, #20]
 8012982:	3307      	adds	r3, #7
 8012984:	f023 0307 	bic.w	r3, r3, #7
 8012988:	f103 0208 	add.w	r2, r3, #8
 801298c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012990:	f8d4 b000 	ldr.w	fp, [r4]
 8012994:	f8c8 2000 	str.w	r2, [r8]
 8012998:	e9d3 2300 	ldrd	r2, r3, [r3]
 801299c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80129a0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80129a4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80129a8:	9307      	str	r3, [sp, #28]
 80129aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80129ae:	f04f 32ff 	mov.w	r2, #4294967295
 80129b2:	4ba7      	ldr	r3, [pc, #668]	; (8012c50 <_printf_float+0x2f8>)
 80129b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80129b8:	f7ee f8d0 	bl	8000b5c <__aeabi_dcmpun>
 80129bc:	bb70      	cbnz	r0, 8012a1c <_printf_float+0xc4>
 80129be:	f04f 32ff 	mov.w	r2, #4294967295
 80129c2:	4ba3      	ldr	r3, [pc, #652]	; (8012c50 <_printf_float+0x2f8>)
 80129c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80129c8:	f7ee f8aa 	bl	8000b20 <__aeabi_dcmple>
 80129cc:	bb30      	cbnz	r0, 8012a1c <_printf_float+0xc4>
 80129ce:	2200      	movs	r2, #0
 80129d0:	2300      	movs	r3, #0
 80129d2:	4640      	mov	r0, r8
 80129d4:	4649      	mov	r1, r9
 80129d6:	f7ee f899 	bl	8000b0c <__aeabi_dcmplt>
 80129da:	b110      	cbz	r0, 80129e2 <_printf_float+0x8a>
 80129dc:	232d      	movs	r3, #45	; 0x2d
 80129de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80129e2:	4a9c      	ldr	r2, [pc, #624]	; (8012c54 <_printf_float+0x2fc>)
 80129e4:	4b9c      	ldr	r3, [pc, #624]	; (8012c58 <_printf_float+0x300>)
 80129e6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80129ea:	bf8c      	ite	hi
 80129ec:	4690      	movhi	r8, r2
 80129ee:	4698      	movls	r8, r3
 80129f0:	2303      	movs	r3, #3
 80129f2:	f02b 0204 	bic.w	r2, fp, #4
 80129f6:	6123      	str	r3, [r4, #16]
 80129f8:	6022      	str	r2, [r4, #0]
 80129fa:	f04f 0900 	mov.w	r9, #0
 80129fe:	9700      	str	r7, [sp, #0]
 8012a00:	4633      	mov	r3, r6
 8012a02:	aa0b      	add	r2, sp, #44	; 0x2c
 8012a04:	4621      	mov	r1, r4
 8012a06:	4628      	mov	r0, r5
 8012a08:	f000 f9e6 	bl	8012dd8 <_printf_common>
 8012a0c:	3001      	adds	r0, #1
 8012a0e:	f040 808d 	bne.w	8012b2c <_printf_float+0x1d4>
 8012a12:	f04f 30ff 	mov.w	r0, #4294967295
 8012a16:	b00d      	add	sp, #52	; 0x34
 8012a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a1c:	4642      	mov	r2, r8
 8012a1e:	464b      	mov	r3, r9
 8012a20:	4640      	mov	r0, r8
 8012a22:	4649      	mov	r1, r9
 8012a24:	f7ee f89a 	bl	8000b5c <__aeabi_dcmpun>
 8012a28:	b110      	cbz	r0, 8012a30 <_printf_float+0xd8>
 8012a2a:	4a8c      	ldr	r2, [pc, #560]	; (8012c5c <_printf_float+0x304>)
 8012a2c:	4b8c      	ldr	r3, [pc, #560]	; (8012c60 <_printf_float+0x308>)
 8012a2e:	e7da      	b.n	80129e6 <_printf_float+0x8e>
 8012a30:	6861      	ldr	r1, [r4, #4]
 8012a32:	1c4b      	adds	r3, r1, #1
 8012a34:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8012a38:	a80a      	add	r0, sp, #40	; 0x28
 8012a3a:	d13e      	bne.n	8012aba <_printf_float+0x162>
 8012a3c:	2306      	movs	r3, #6
 8012a3e:	6063      	str	r3, [r4, #4]
 8012a40:	2300      	movs	r3, #0
 8012a42:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012a46:	ab09      	add	r3, sp, #36	; 0x24
 8012a48:	9300      	str	r3, [sp, #0]
 8012a4a:	ec49 8b10 	vmov	d0, r8, r9
 8012a4e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012a52:	6022      	str	r2, [r4, #0]
 8012a54:	f8cd a004 	str.w	sl, [sp, #4]
 8012a58:	6861      	ldr	r1, [r4, #4]
 8012a5a:	4628      	mov	r0, r5
 8012a5c:	f7ff fee7 	bl	801282e <__cvt>
 8012a60:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012a64:	2b47      	cmp	r3, #71	; 0x47
 8012a66:	4680      	mov	r8, r0
 8012a68:	d109      	bne.n	8012a7e <_printf_float+0x126>
 8012a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a6c:	1cd8      	adds	r0, r3, #3
 8012a6e:	db02      	blt.n	8012a76 <_printf_float+0x11e>
 8012a70:	6862      	ldr	r2, [r4, #4]
 8012a72:	4293      	cmp	r3, r2
 8012a74:	dd47      	ble.n	8012b06 <_printf_float+0x1ae>
 8012a76:	f1aa 0a02 	sub.w	sl, sl, #2
 8012a7a:	fa5f fa8a 	uxtb.w	sl, sl
 8012a7e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012a82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012a84:	d824      	bhi.n	8012ad0 <_printf_float+0x178>
 8012a86:	3901      	subs	r1, #1
 8012a88:	4652      	mov	r2, sl
 8012a8a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012a8e:	9109      	str	r1, [sp, #36]	; 0x24
 8012a90:	f7ff ff2e 	bl	80128f0 <__exponent>
 8012a94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012a96:	1813      	adds	r3, r2, r0
 8012a98:	2a01      	cmp	r2, #1
 8012a9a:	4681      	mov	r9, r0
 8012a9c:	6123      	str	r3, [r4, #16]
 8012a9e:	dc02      	bgt.n	8012aa6 <_printf_float+0x14e>
 8012aa0:	6822      	ldr	r2, [r4, #0]
 8012aa2:	07d1      	lsls	r1, r2, #31
 8012aa4:	d501      	bpl.n	8012aaa <_printf_float+0x152>
 8012aa6:	3301      	adds	r3, #1
 8012aa8:	6123      	str	r3, [r4, #16]
 8012aaa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d0a5      	beq.n	80129fe <_printf_float+0xa6>
 8012ab2:	232d      	movs	r3, #45	; 0x2d
 8012ab4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012ab8:	e7a1      	b.n	80129fe <_printf_float+0xa6>
 8012aba:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012abe:	f000 8177 	beq.w	8012db0 <_printf_float+0x458>
 8012ac2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012ac6:	d1bb      	bne.n	8012a40 <_printf_float+0xe8>
 8012ac8:	2900      	cmp	r1, #0
 8012aca:	d1b9      	bne.n	8012a40 <_printf_float+0xe8>
 8012acc:	2301      	movs	r3, #1
 8012ace:	e7b6      	b.n	8012a3e <_printf_float+0xe6>
 8012ad0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012ad4:	d119      	bne.n	8012b0a <_printf_float+0x1b2>
 8012ad6:	2900      	cmp	r1, #0
 8012ad8:	6863      	ldr	r3, [r4, #4]
 8012ada:	dd0c      	ble.n	8012af6 <_printf_float+0x19e>
 8012adc:	6121      	str	r1, [r4, #16]
 8012ade:	b913      	cbnz	r3, 8012ae6 <_printf_float+0x18e>
 8012ae0:	6822      	ldr	r2, [r4, #0]
 8012ae2:	07d2      	lsls	r2, r2, #31
 8012ae4:	d502      	bpl.n	8012aec <_printf_float+0x194>
 8012ae6:	3301      	adds	r3, #1
 8012ae8:	440b      	add	r3, r1
 8012aea:	6123      	str	r3, [r4, #16]
 8012aec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012aee:	65a3      	str	r3, [r4, #88]	; 0x58
 8012af0:	f04f 0900 	mov.w	r9, #0
 8012af4:	e7d9      	b.n	8012aaa <_printf_float+0x152>
 8012af6:	b913      	cbnz	r3, 8012afe <_printf_float+0x1a6>
 8012af8:	6822      	ldr	r2, [r4, #0]
 8012afa:	07d0      	lsls	r0, r2, #31
 8012afc:	d501      	bpl.n	8012b02 <_printf_float+0x1aa>
 8012afe:	3302      	adds	r3, #2
 8012b00:	e7f3      	b.n	8012aea <_printf_float+0x192>
 8012b02:	2301      	movs	r3, #1
 8012b04:	e7f1      	b.n	8012aea <_printf_float+0x192>
 8012b06:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8012b0a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012b0e:	4293      	cmp	r3, r2
 8012b10:	db05      	blt.n	8012b1e <_printf_float+0x1c6>
 8012b12:	6822      	ldr	r2, [r4, #0]
 8012b14:	6123      	str	r3, [r4, #16]
 8012b16:	07d1      	lsls	r1, r2, #31
 8012b18:	d5e8      	bpl.n	8012aec <_printf_float+0x194>
 8012b1a:	3301      	adds	r3, #1
 8012b1c:	e7e5      	b.n	8012aea <_printf_float+0x192>
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	bfd4      	ite	le
 8012b22:	f1c3 0302 	rsble	r3, r3, #2
 8012b26:	2301      	movgt	r3, #1
 8012b28:	4413      	add	r3, r2
 8012b2a:	e7de      	b.n	8012aea <_printf_float+0x192>
 8012b2c:	6823      	ldr	r3, [r4, #0]
 8012b2e:	055a      	lsls	r2, r3, #21
 8012b30:	d407      	bmi.n	8012b42 <_printf_float+0x1ea>
 8012b32:	6923      	ldr	r3, [r4, #16]
 8012b34:	4642      	mov	r2, r8
 8012b36:	4631      	mov	r1, r6
 8012b38:	4628      	mov	r0, r5
 8012b3a:	47b8      	blx	r7
 8012b3c:	3001      	adds	r0, #1
 8012b3e:	d12b      	bne.n	8012b98 <_printf_float+0x240>
 8012b40:	e767      	b.n	8012a12 <_printf_float+0xba>
 8012b42:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012b46:	f240 80dc 	bls.w	8012d02 <_printf_float+0x3aa>
 8012b4a:	2200      	movs	r2, #0
 8012b4c:	2300      	movs	r3, #0
 8012b4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012b52:	f7ed ffd1 	bl	8000af8 <__aeabi_dcmpeq>
 8012b56:	2800      	cmp	r0, #0
 8012b58:	d033      	beq.n	8012bc2 <_printf_float+0x26a>
 8012b5a:	2301      	movs	r3, #1
 8012b5c:	4a41      	ldr	r2, [pc, #260]	; (8012c64 <_printf_float+0x30c>)
 8012b5e:	4631      	mov	r1, r6
 8012b60:	4628      	mov	r0, r5
 8012b62:	47b8      	blx	r7
 8012b64:	3001      	adds	r0, #1
 8012b66:	f43f af54 	beq.w	8012a12 <_printf_float+0xba>
 8012b6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012b6e:	429a      	cmp	r2, r3
 8012b70:	db02      	blt.n	8012b78 <_printf_float+0x220>
 8012b72:	6823      	ldr	r3, [r4, #0]
 8012b74:	07d8      	lsls	r0, r3, #31
 8012b76:	d50f      	bpl.n	8012b98 <_printf_float+0x240>
 8012b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012b7c:	4631      	mov	r1, r6
 8012b7e:	4628      	mov	r0, r5
 8012b80:	47b8      	blx	r7
 8012b82:	3001      	adds	r0, #1
 8012b84:	f43f af45 	beq.w	8012a12 <_printf_float+0xba>
 8012b88:	f04f 0800 	mov.w	r8, #0
 8012b8c:	f104 091a 	add.w	r9, r4, #26
 8012b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b92:	3b01      	subs	r3, #1
 8012b94:	4543      	cmp	r3, r8
 8012b96:	dc09      	bgt.n	8012bac <_printf_float+0x254>
 8012b98:	6823      	ldr	r3, [r4, #0]
 8012b9a:	079b      	lsls	r3, r3, #30
 8012b9c:	f100 8103 	bmi.w	8012da6 <_printf_float+0x44e>
 8012ba0:	68e0      	ldr	r0, [r4, #12]
 8012ba2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012ba4:	4298      	cmp	r0, r3
 8012ba6:	bfb8      	it	lt
 8012ba8:	4618      	movlt	r0, r3
 8012baa:	e734      	b.n	8012a16 <_printf_float+0xbe>
 8012bac:	2301      	movs	r3, #1
 8012bae:	464a      	mov	r2, r9
 8012bb0:	4631      	mov	r1, r6
 8012bb2:	4628      	mov	r0, r5
 8012bb4:	47b8      	blx	r7
 8012bb6:	3001      	adds	r0, #1
 8012bb8:	f43f af2b 	beq.w	8012a12 <_printf_float+0xba>
 8012bbc:	f108 0801 	add.w	r8, r8, #1
 8012bc0:	e7e6      	b.n	8012b90 <_printf_float+0x238>
 8012bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	dc2b      	bgt.n	8012c20 <_printf_float+0x2c8>
 8012bc8:	2301      	movs	r3, #1
 8012bca:	4a26      	ldr	r2, [pc, #152]	; (8012c64 <_printf_float+0x30c>)
 8012bcc:	4631      	mov	r1, r6
 8012bce:	4628      	mov	r0, r5
 8012bd0:	47b8      	blx	r7
 8012bd2:	3001      	adds	r0, #1
 8012bd4:	f43f af1d 	beq.w	8012a12 <_printf_float+0xba>
 8012bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bda:	b923      	cbnz	r3, 8012be6 <_printf_float+0x28e>
 8012bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012bde:	b913      	cbnz	r3, 8012be6 <_printf_float+0x28e>
 8012be0:	6823      	ldr	r3, [r4, #0]
 8012be2:	07d9      	lsls	r1, r3, #31
 8012be4:	d5d8      	bpl.n	8012b98 <_printf_float+0x240>
 8012be6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012bea:	4631      	mov	r1, r6
 8012bec:	4628      	mov	r0, r5
 8012bee:	47b8      	blx	r7
 8012bf0:	3001      	adds	r0, #1
 8012bf2:	f43f af0e 	beq.w	8012a12 <_printf_float+0xba>
 8012bf6:	f04f 0900 	mov.w	r9, #0
 8012bfa:	f104 0a1a 	add.w	sl, r4, #26
 8012bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c00:	425b      	negs	r3, r3
 8012c02:	454b      	cmp	r3, r9
 8012c04:	dc01      	bgt.n	8012c0a <_printf_float+0x2b2>
 8012c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c08:	e794      	b.n	8012b34 <_printf_float+0x1dc>
 8012c0a:	2301      	movs	r3, #1
 8012c0c:	4652      	mov	r2, sl
 8012c0e:	4631      	mov	r1, r6
 8012c10:	4628      	mov	r0, r5
 8012c12:	47b8      	blx	r7
 8012c14:	3001      	adds	r0, #1
 8012c16:	f43f aefc 	beq.w	8012a12 <_printf_float+0xba>
 8012c1a:	f109 0901 	add.w	r9, r9, #1
 8012c1e:	e7ee      	b.n	8012bfe <_printf_float+0x2a6>
 8012c20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012c22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012c24:	429a      	cmp	r2, r3
 8012c26:	bfa8      	it	ge
 8012c28:	461a      	movge	r2, r3
 8012c2a:	2a00      	cmp	r2, #0
 8012c2c:	4691      	mov	r9, r2
 8012c2e:	dd07      	ble.n	8012c40 <_printf_float+0x2e8>
 8012c30:	4613      	mov	r3, r2
 8012c32:	4631      	mov	r1, r6
 8012c34:	4642      	mov	r2, r8
 8012c36:	4628      	mov	r0, r5
 8012c38:	47b8      	blx	r7
 8012c3a:	3001      	adds	r0, #1
 8012c3c:	f43f aee9 	beq.w	8012a12 <_printf_float+0xba>
 8012c40:	f104 031a 	add.w	r3, r4, #26
 8012c44:	f04f 0b00 	mov.w	fp, #0
 8012c48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012c4c:	9306      	str	r3, [sp, #24]
 8012c4e:	e015      	b.n	8012c7c <_printf_float+0x324>
 8012c50:	7fefffff 	.word	0x7fefffff
 8012c54:	08017ce8 	.word	0x08017ce8
 8012c58:	08017ce4 	.word	0x08017ce4
 8012c5c:	08017cf0 	.word	0x08017cf0
 8012c60:	08017cec 	.word	0x08017cec
 8012c64:	08017f13 	.word	0x08017f13
 8012c68:	2301      	movs	r3, #1
 8012c6a:	9a06      	ldr	r2, [sp, #24]
 8012c6c:	4631      	mov	r1, r6
 8012c6e:	4628      	mov	r0, r5
 8012c70:	47b8      	blx	r7
 8012c72:	3001      	adds	r0, #1
 8012c74:	f43f aecd 	beq.w	8012a12 <_printf_float+0xba>
 8012c78:	f10b 0b01 	add.w	fp, fp, #1
 8012c7c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012c80:	ebaa 0309 	sub.w	r3, sl, r9
 8012c84:	455b      	cmp	r3, fp
 8012c86:	dcef      	bgt.n	8012c68 <_printf_float+0x310>
 8012c88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012c8c:	429a      	cmp	r2, r3
 8012c8e:	44d0      	add	r8, sl
 8012c90:	db15      	blt.n	8012cbe <_printf_float+0x366>
 8012c92:	6823      	ldr	r3, [r4, #0]
 8012c94:	07da      	lsls	r2, r3, #31
 8012c96:	d412      	bmi.n	8012cbe <_printf_float+0x366>
 8012c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012c9c:	eba3 020a 	sub.w	r2, r3, sl
 8012ca0:	eba3 0a01 	sub.w	sl, r3, r1
 8012ca4:	4592      	cmp	sl, r2
 8012ca6:	bfa8      	it	ge
 8012ca8:	4692      	movge	sl, r2
 8012caa:	f1ba 0f00 	cmp.w	sl, #0
 8012cae:	dc0e      	bgt.n	8012cce <_printf_float+0x376>
 8012cb0:	f04f 0800 	mov.w	r8, #0
 8012cb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012cb8:	f104 091a 	add.w	r9, r4, #26
 8012cbc:	e019      	b.n	8012cf2 <_printf_float+0x39a>
 8012cbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012cc2:	4631      	mov	r1, r6
 8012cc4:	4628      	mov	r0, r5
 8012cc6:	47b8      	blx	r7
 8012cc8:	3001      	adds	r0, #1
 8012cca:	d1e5      	bne.n	8012c98 <_printf_float+0x340>
 8012ccc:	e6a1      	b.n	8012a12 <_printf_float+0xba>
 8012cce:	4653      	mov	r3, sl
 8012cd0:	4642      	mov	r2, r8
 8012cd2:	4631      	mov	r1, r6
 8012cd4:	4628      	mov	r0, r5
 8012cd6:	47b8      	blx	r7
 8012cd8:	3001      	adds	r0, #1
 8012cda:	d1e9      	bne.n	8012cb0 <_printf_float+0x358>
 8012cdc:	e699      	b.n	8012a12 <_printf_float+0xba>
 8012cde:	2301      	movs	r3, #1
 8012ce0:	464a      	mov	r2, r9
 8012ce2:	4631      	mov	r1, r6
 8012ce4:	4628      	mov	r0, r5
 8012ce6:	47b8      	blx	r7
 8012ce8:	3001      	adds	r0, #1
 8012cea:	f43f ae92 	beq.w	8012a12 <_printf_float+0xba>
 8012cee:	f108 0801 	add.w	r8, r8, #1
 8012cf2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012cf6:	1a9b      	subs	r3, r3, r2
 8012cf8:	eba3 030a 	sub.w	r3, r3, sl
 8012cfc:	4543      	cmp	r3, r8
 8012cfe:	dcee      	bgt.n	8012cde <_printf_float+0x386>
 8012d00:	e74a      	b.n	8012b98 <_printf_float+0x240>
 8012d02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012d04:	2a01      	cmp	r2, #1
 8012d06:	dc01      	bgt.n	8012d0c <_printf_float+0x3b4>
 8012d08:	07db      	lsls	r3, r3, #31
 8012d0a:	d53a      	bpl.n	8012d82 <_printf_float+0x42a>
 8012d0c:	2301      	movs	r3, #1
 8012d0e:	4642      	mov	r2, r8
 8012d10:	4631      	mov	r1, r6
 8012d12:	4628      	mov	r0, r5
 8012d14:	47b8      	blx	r7
 8012d16:	3001      	adds	r0, #1
 8012d18:	f43f ae7b 	beq.w	8012a12 <_printf_float+0xba>
 8012d1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d20:	4631      	mov	r1, r6
 8012d22:	4628      	mov	r0, r5
 8012d24:	47b8      	blx	r7
 8012d26:	3001      	adds	r0, #1
 8012d28:	f108 0801 	add.w	r8, r8, #1
 8012d2c:	f43f ae71 	beq.w	8012a12 <_printf_float+0xba>
 8012d30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d32:	2200      	movs	r2, #0
 8012d34:	f103 3aff 	add.w	sl, r3, #4294967295
 8012d38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	f7ed fedb 	bl	8000af8 <__aeabi_dcmpeq>
 8012d42:	b9c8      	cbnz	r0, 8012d78 <_printf_float+0x420>
 8012d44:	4653      	mov	r3, sl
 8012d46:	4642      	mov	r2, r8
 8012d48:	4631      	mov	r1, r6
 8012d4a:	4628      	mov	r0, r5
 8012d4c:	47b8      	blx	r7
 8012d4e:	3001      	adds	r0, #1
 8012d50:	d10e      	bne.n	8012d70 <_printf_float+0x418>
 8012d52:	e65e      	b.n	8012a12 <_printf_float+0xba>
 8012d54:	2301      	movs	r3, #1
 8012d56:	4652      	mov	r2, sl
 8012d58:	4631      	mov	r1, r6
 8012d5a:	4628      	mov	r0, r5
 8012d5c:	47b8      	blx	r7
 8012d5e:	3001      	adds	r0, #1
 8012d60:	f43f ae57 	beq.w	8012a12 <_printf_float+0xba>
 8012d64:	f108 0801 	add.w	r8, r8, #1
 8012d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d6a:	3b01      	subs	r3, #1
 8012d6c:	4543      	cmp	r3, r8
 8012d6e:	dcf1      	bgt.n	8012d54 <_printf_float+0x3fc>
 8012d70:	464b      	mov	r3, r9
 8012d72:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012d76:	e6de      	b.n	8012b36 <_printf_float+0x1de>
 8012d78:	f04f 0800 	mov.w	r8, #0
 8012d7c:	f104 0a1a 	add.w	sl, r4, #26
 8012d80:	e7f2      	b.n	8012d68 <_printf_float+0x410>
 8012d82:	2301      	movs	r3, #1
 8012d84:	e7df      	b.n	8012d46 <_printf_float+0x3ee>
 8012d86:	2301      	movs	r3, #1
 8012d88:	464a      	mov	r2, r9
 8012d8a:	4631      	mov	r1, r6
 8012d8c:	4628      	mov	r0, r5
 8012d8e:	47b8      	blx	r7
 8012d90:	3001      	adds	r0, #1
 8012d92:	f43f ae3e 	beq.w	8012a12 <_printf_float+0xba>
 8012d96:	f108 0801 	add.w	r8, r8, #1
 8012d9a:	68e3      	ldr	r3, [r4, #12]
 8012d9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012d9e:	1a9b      	subs	r3, r3, r2
 8012da0:	4543      	cmp	r3, r8
 8012da2:	dcf0      	bgt.n	8012d86 <_printf_float+0x42e>
 8012da4:	e6fc      	b.n	8012ba0 <_printf_float+0x248>
 8012da6:	f04f 0800 	mov.w	r8, #0
 8012daa:	f104 0919 	add.w	r9, r4, #25
 8012dae:	e7f4      	b.n	8012d9a <_printf_float+0x442>
 8012db0:	2900      	cmp	r1, #0
 8012db2:	f43f ae8b 	beq.w	8012acc <_printf_float+0x174>
 8012db6:	2300      	movs	r3, #0
 8012db8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012dbc:	ab09      	add	r3, sp, #36	; 0x24
 8012dbe:	9300      	str	r3, [sp, #0]
 8012dc0:	ec49 8b10 	vmov	d0, r8, r9
 8012dc4:	6022      	str	r2, [r4, #0]
 8012dc6:	f8cd a004 	str.w	sl, [sp, #4]
 8012dca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012dce:	4628      	mov	r0, r5
 8012dd0:	f7ff fd2d 	bl	801282e <__cvt>
 8012dd4:	4680      	mov	r8, r0
 8012dd6:	e648      	b.n	8012a6a <_printf_float+0x112>

08012dd8 <_printf_common>:
 8012dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ddc:	4691      	mov	r9, r2
 8012dde:	461f      	mov	r7, r3
 8012de0:	688a      	ldr	r2, [r1, #8]
 8012de2:	690b      	ldr	r3, [r1, #16]
 8012de4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012de8:	4293      	cmp	r3, r2
 8012dea:	bfb8      	it	lt
 8012dec:	4613      	movlt	r3, r2
 8012dee:	f8c9 3000 	str.w	r3, [r9]
 8012df2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012df6:	4606      	mov	r6, r0
 8012df8:	460c      	mov	r4, r1
 8012dfa:	b112      	cbz	r2, 8012e02 <_printf_common+0x2a>
 8012dfc:	3301      	adds	r3, #1
 8012dfe:	f8c9 3000 	str.w	r3, [r9]
 8012e02:	6823      	ldr	r3, [r4, #0]
 8012e04:	0699      	lsls	r1, r3, #26
 8012e06:	bf42      	ittt	mi
 8012e08:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012e0c:	3302      	addmi	r3, #2
 8012e0e:	f8c9 3000 	strmi.w	r3, [r9]
 8012e12:	6825      	ldr	r5, [r4, #0]
 8012e14:	f015 0506 	ands.w	r5, r5, #6
 8012e18:	d107      	bne.n	8012e2a <_printf_common+0x52>
 8012e1a:	f104 0a19 	add.w	sl, r4, #25
 8012e1e:	68e3      	ldr	r3, [r4, #12]
 8012e20:	f8d9 2000 	ldr.w	r2, [r9]
 8012e24:	1a9b      	subs	r3, r3, r2
 8012e26:	42ab      	cmp	r3, r5
 8012e28:	dc28      	bgt.n	8012e7c <_printf_common+0xa4>
 8012e2a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012e2e:	6822      	ldr	r2, [r4, #0]
 8012e30:	3300      	adds	r3, #0
 8012e32:	bf18      	it	ne
 8012e34:	2301      	movne	r3, #1
 8012e36:	0692      	lsls	r2, r2, #26
 8012e38:	d42d      	bmi.n	8012e96 <_printf_common+0xbe>
 8012e3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012e3e:	4639      	mov	r1, r7
 8012e40:	4630      	mov	r0, r6
 8012e42:	47c0      	blx	r8
 8012e44:	3001      	adds	r0, #1
 8012e46:	d020      	beq.n	8012e8a <_printf_common+0xb2>
 8012e48:	6823      	ldr	r3, [r4, #0]
 8012e4a:	68e5      	ldr	r5, [r4, #12]
 8012e4c:	f8d9 2000 	ldr.w	r2, [r9]
 8012e50:	f003 0306 	and.w	r3, r3, #6
 8012e54:	2b04      	cmp	r3, #4
 8012e56:	bf08      	it	eq
 8012e58:	1aad      	subeq	r5, r5, r2
 8012e5a:	68a3      	ldr	r3, [r4, #8]
 8012e5c:	6922      	ldr	r2, [r4, #16]
 8012e5e:	bf0c      	ite	eq
 8012e60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012e64:	2500      	movne	r5, #0
 8012e66:	4293      	cmp	r3, r2
 8012e68:	bfc4      	itt	gt
 8012e6a:	1a9b      	subgt	r3, r3, r2
 8012e6c:	18ed      	addgt	r5, r5, r3
 8012e6e:	f04f 0900 	mov.w	r9, #0
 8012e72:	341a      	adds	r4, #26
 8012e74:	454d      	cmp	r5, r9
 8012e76:	d11a      	bne.n	8012eae <_printf_common+0xd6>
 8012e78:	2000      	movs	r0, #0
 8012e7a:	e008      	b.n	8012e8e <_printf_common+0xb6>
 8012e7c:	2301      	movs	r3, #1
 8012e7e:	4652      	mov	r2, sl
 8012e80:	4639      	mov	r1, r7
 8012e82:	4630      	mov	r0, r6
 8012e84:	47c0      	blx	r8
 8012e86:	3001      	adds	r0, #1
 8012e88:	d103      	bne.n	8012e92 <_printf_common+0xba>
 8012e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8012e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e92:	3501      	adds	r5, #1
 8012e94:	e7c3      	b.n	8012e1e <_printf_common+0x46>
 8012e96:	18e1      	adds	r1, r4, r3
 8012e98:	1c5a      	adds	r2, r3, #1
 8012e9a:	2030      	movs	r0, #48	; 0x30
 8012e9c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012ea0:	4422      	add	r2, r4
 8012ea2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012ea6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012eaa:	3302      	adds	r3, #2
 8012eac:	e7c5      	b.n	8012e3a <_printf_common+0x62>
 8012eae:	2301      	movs	r3, #1
 8012eb0:	4622      	mov	r2, r4
 8012eb2:	4639      	mov	r1, r7
 8012eb4:	4630      	mov	r0, r6
 8012eb6:	47c0      	blx	r8
 8012eb8:	3001      	adds	r0, #1
 8012eba:	d0e6      	beq.n	8012e8a <_printf_common+0xb2>
 8012ebc:	f109 0901 	add.w	r9, r9, #1
 8012ec0:	e7d8      	b.n	8012e74 <_printf_common+0x9c>
	...

08012ec4 <_printf_i>:
 8012ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012ec8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012ecc:	460c      	mov	r4, r1
 8012ece:	7e09      	ldrb	r1, [r1, #24]
 8012ed0:	b085      	sub	sp, #20
 8012ed2:	296e      	cmp	r1, #110	; 0x6e
 8012ed4:	4617      	mov	r7, r2
 8012ed6:	4606      	mov	r6, r0
 8012ed8:	4698      	mov	r8, r3
 8012eda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012edc:	f000 80b3 	beq.w	8013046 <_printf_i+0x182>
 8012ee0:	d822      	bhi.n	8012f28 <_printf_i+0x64>
 8012ee2:	2963      	cmp	r1, #99	; 0x63
 8012ee4:	d036      	beq.n	8012f54 <_printf_i+0x90>
 8012ee6:	d80a      	bhi.n	8012efe <_printf_i+0x3a>
 8012ee8:	2900      	cmp	r1, #0
 8012eea:	f000 80b9 	beq.w	8013060 <_printf_i+0x19c>
 8012eee:	2958      	cmp	r1, #88	; 0x58
 8012ef0:	f000 8083 	beq.w	8012ffa <_printf_i+0x136>
 8012ef4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012ef8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012efc:	e032      	b.n	8012f64 <_printf_i+0xa0>
 8012efe:	2964      	cmp	r1, #100	; 0x64
 8012f00:	d001      	beq.n	8012f06 <_printf_i+0x42>
 8012f02:	2969      	cmp	r1, #105	; 0x69
 8012f04:	d1f6      	bne.n	8012ef4 <_printf_i+0x30>
 8012f06:	6820      	ldr	r0, [r4, #0]
 8012f08:	6813      	ldr	r3, [r2, #0]
 8012f0a:	0605      	lsls	r5, r0, #24
 8012f0c:	f103 0104 	add.w	r1, r3, #4
 8012f10:	d52a      	bpl.n	8012f68 <_printf_i+0xa4>
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	6011      	str	r1, [r2, #0]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	da03      	bge.n	8012f22 <_printf_i+0x5e>
 8012f1a:	222d      	movs	r2, #45	; 0x2d
 8012f1c:	425b      	negs	r3, r3
 8012f1e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8012f22:	486f      	ldr	r0, [pc, #444]	; (80130e0 <_printf_i+0x21c>)
 8012f24:	220a      	movs	r2, #10
 8012f26:	e039      	b.n	8012f9c <_printf_i+0xd8>
 8012f28:	2973      	cmp	r1, #115	; 0x73
 8012f2a:	f000 809d 	beq.w	8013068 <_printf_i+0x1a4>
 8012f2e:	d808      	bhi.n	8012f42 <_printf_i+0x7e>
 8012f30:	296f      	cmp	r1, #111	; 0x6f
 8012f32:	d020      	beq.n	8012f76 <_printf_i+0xb2>
 8012f34:	2970      	cmp	r1, #112	; 0x70
 8012f36:	d1dd      	bne.n	8012ef4 <_printf_i+0x30>
 8012f38:	6823      	ldr	r3, [r4, #0]
 8012f3a:	f043 0320 	orr.w	r3, r3, #32
 8012f3e:	6023      	str	r3, [r4, #0]
 8012f40:	e003      	b.n	8012f4a <_printf_i+0x86>
 8012f42:	2975      	cmp	r1, #117	; 0x75
 8012f44:	d017      	beq.n	8012f76 <_printf_i+0xb2>
 8012f46:	2978      	cmp	r1, #120	; 0x78
 8012f48:	d1d4      	bne.n	8012ef4 <_printf_i+0x30>
 8012f4a:	2378      	movs	r3, #120	; 0x78
 8012f4c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012f50:	4864      	ldr	r0, [pc, #400]	; (80130e4 <_printf_i+0x220>)
 8012f52:	e055      	b.n	8013000 <_printf_i+0x13c>
 8012f54:	6813      	ldr	r3, [r2, #0]
 8012f56:	1d19      	adds	r1, r3, #4
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	6011      	str	r1, [r2, #0]
 8012f5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012f60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012f64:	2301      	movs	r3, #1
 8012f66:	e08c      	b.n	8013082 <_printf_i+0x1be>
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	6011      	str	r1, [r2, #0]
 8012f6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012f70:	bf18      	it	ne
 8012f72:	b21b      	sxthne	r3, r3
 8012f74:	e7cf      	b.n	8012f16 <_printf_i+0x52>
 8012f76:	6813      	ldr	r3, [r2, #0]
 8012f78:	6825      	ldr	r5, [r4, #0]
 8012f7a:	1d18      	adds	r0, r3, #4
 8012f7c:	6010      	str	r0, [r2, #0]
 8012f7e:	0628      	lsls	r0, r5, #24
 8012f80:	d501      	bpl.n	8012f86 <_printf_i+0xc2>
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	e002      	b.n	8012f8c <_printf_i+0xc8>
 8012f86:	0668      	lsls	r0, r5, #25
 8012f88:	d5fb      	bpl.n	8012f82 <_printf_i+0xbe>
 8012f8a:	881b      	ldrh	r3, [r3, #0]
 8012f8c:	4854      	ldr	r0, [pc, #336]	; (80130e0 <_printf_i+0x21c>)
 8012f8e:	296f      	cmp	r1, #111	; 0x6f
 8012f90:	bf14      	ite	ne
 8012f92:	220a      	movne	r2, #10
 8012f94:	2208      	moveq	r2, #8
 8012f96:	2100      	movs	r1, #0
 8012f98:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012f9c:	6865      	ldr	r5, [r4, #4]
 8012f9e:	60a5      	str	r5, [r4, #8]
 8012fa0:	2d00      	cmp	r5, #0
 8012fa2:	f2c0 8095 	blt.w	80130d0 <_printf_i+0x20c>
 8012fa6:	6821      	ldr	r1, [r4, #0]
 8012fa8:	f021 0104 	bic.w	r1, r1, #4
 8012fac:	6021      	str	r1, [r4, #0]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d13d      	bne.n	801302e <_printf_i+0x16a>
 8012fb2:	2d00      	cmp	r5, #0
 8012fb4:	f040 808e 	bne.w	80130d4 <_printf_i+0x210>
 8012fb8:	4665      	mov	r5, ip
 8012fba:	2a08      	cmp	r2, #8
 8012fbc:	d10b      	bne.n	8012fd6 <_printf_i+0x112>
 8012fbe:	6823      	ldr	r3, [r4, #0]
 8012fc0:	07db      	lsls	r3, r3, #31
 8012fc2:	d508      	bpl.n	8012fd6 <_printf_i+0x112>
 8012fc4:	6923      	ldr	r3, [r4, #16]
 8012fc6:	6862      	ldr	r2, [r4, #4]
 8012fc8:	429a      	cmp	r2, r3
 8012fca:	bfde      	ittt	le
 8012fcc:	2330      	movle	r3, #48	; 0x30
 8012fce:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012fd2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012fd6:	ebac 0305 	sub.w	r3, ip, r5
 8012fda:	6123      	str	r3, [r4, #16]
 8012fdc:	f8cd 8000 	str.w	r8, [sp]
 8012fe0:	463b      	mov	r3, r7
 8012fe2:	aa03      	add	r2, sp, #12
 8012fe4:	4621      	mov	r1, r4
 8012fe6:	4630      	mov	r0, r6
 8012fe8:	f7ff fef6 	bl	8012dd8 <_printf_common>
 8012fec:	3001      	adds	r0, #1
 8012fee:	d14d      	bne.n	801308c <_printf_i+0x1c8>
 8012ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ff4:	b005      	add	sp, #20
 8012ff6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012ffa:	4839      	ldr	r0, [pc, #228]	; (80130e0 <_printf_i+0x21c>)
 8012ffc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013000:	6813      	ldr	r3, [r2, #0]
 8013002:	6821      	ldr	r1, [r4, #0]
 8013004:	1d1d      	adds	r5, r3, #4
 8013006:	681b      	ldr	r3, [r3, #0]
 8013008:	6015      	str	r5, [r2, #0]
 801300a:	060a      	lsls	r2, r1, #24
 801300c:	d50b      	bpl.n	8013026 <_printf_i+0x162>
 801300e:	07ca      	lsls	r2, r1, #31
 8013010:	bf44      	itt	mi
 8013012:	f041 0120 	orrmi.w	r1, r1, #32
 8013016:	6021      	strmi	r1, [r4, #0]
 8013018:	b91b      	cbnz	r3, 8013022 <_printf_i+0x15e>
 801301a:	6822      	ldr	r2, [r4, #0]
 801301c:	f022 0220 	bic.w	r2, r2, #32
 8013020:	6022      	str	r2, [r4, #0]
 8013022:	2210      	movs	r2, #16
 8013024:	e7b7      	b.n	8012f96 <_printf_i+0xd2>
 8013026:	064d      	lsls	r5, r1, #25
 8013028:	bf48      	it	mi
 801302a:	b29b      	uxthmi	r3, r3
 801302c:	e7ef      	b.n	801300e <_printf_i+0x14a>
 801302e:	4665      	mov	r5, ip
 8013030:	fbb3 f1f2 	udiv	r1, r3, r2
 8013034:	fb02 3311 	mls	r3, r2, r1, r3
 8013038:	5cc3      	ldrb	r3, [r0, r3]
 801303a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801303e:	460b      	mov	r3, r1
 8013040:	2900      	cmp	r1, #0
 8013042:	d1f5      	bne.n	8013030 <_printf_i+0x16c>
 8013044:	e7b9      	b.n	8012fba <_printf_i+0xf6>
 8013046:	6813      	ldr	r3, [r2, #0]
 8013048:	6825      	ldr	r5, [r4, #0]
 801304a:	6961      	ldr	r1, [r4, #20]
 801304c:	1d18      	adds	r0, r3, #4
 801304e:	6010      	str	r0, [r2, #0]
 8013050:	0628      	lsls	r0, r5, #24
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	d501      	bpl.n	801305a <_printf_i+0x196>
 8013056:	6019      	str	r1, [r3, #0]
 8013058:	e002      	b.n	8013060 <_printf_i+0x19c>
 801305a:	066a      	lsls	r2, r5, #25
 801305c:	d5fb      	bpl.n	8013056 <_printf_i+0x192>
 801305e:	8019      	strh	r1, [r3, #0]
 8013060:	2300      	movs	r3, #0
 8013062:	6123      	str	r3, [r4, #16]
 8013064:	4665      	mov	r5, ip
 8013066:	e7b9      	b.n	8012fdc <_printf_i+0x118>
 8013068:	6813      	ldr	r3, [r2, #0]
 801306a:	1d19      	adds	r1, r3, #4
 801306c:	6011      	str	r1, [r2, #0]
 801306e:	681d      	ldr	r5, [r3, #0]
 8013070:	6862      	ldr	r2, [r4, #4]
 8013072:	2100      	movs	r1, #0
 8013074:	4628      	mov	r0, r5
 8013076:	f7ed f8cb 	bl	8000210 <memchr>
 801307a:	b108      	cbz	r0, 8013080 <_printf_i+0x1bc>
 801307c:	1b40      	subs	r0, r0, r5
 801307e:	6060      	str	r0, [r4, #4]
 8013080:	6863      	ldr	r3, [r4, #4]
 8013082:	6123      	str	r3, [r4, #16]
 8013084:	2300      	movs	r3, #0
 8013086:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801308a:	e7a7      	b.n	8012fdc <_printf_i+0x118>
 801308c:	6923      	ldr	r3, [r4, #16]
 801308e:	462a      	mov	r2, r5
 8013090:	4639      	mov	r1, r7
 8013092:	4630      	mov	r0, r6
 8013094:	47c0      	blx	r8
 8013096:	3001      	adds	r0, #1
 8013098:	d0aa      	beq.n	8012ff0 <_printf_i+0x12c>
 801309a:	6823      	ldr	r3, [r4, #0]
 801309c:	079b      	lsls	r3, r3, #30
 801309e:	d413      	bmi.n	80130c8 <_printf_i+0x204>
 80130a0:	68e0      	ldr	r0, [r4, #12]
 80130a2:	9b03      	ldr	r3, [sp, #12]
 80130a4:	4298      	cmp	r0, r3
 80130a6:	bfb8      	it	lt
 80130a8:	4618      	movlt	r0, r3
 80130aa:	e7a3      	b.n	8012ff4 <_printf_i+0x130>
 80130ac:	2301      	movs	r3, #1
 80130ae:	464a      	mov	r2, r9
 80130b0:	4639      	mov	r1, r7
 80130b2:	4630      	mov	r0, r6
 80130b4:	47c0      	blx	r8
 80130b6:	3001      	adds	r0, #1
 80130b8:	d09a      	beq.n	8012ff0 <_printf_i+0x12c>
 80130ba:	3501      	adds	r5, #1
 80130bc:	68e3      	ldr	r3, [r4, #12]
 80130be:	9a03      	ldr	r2, [sp, #12]
 80130c0:	1a9b      	subs	r3, r3, r2
 80130c2:	42ab      	cmp	r3, r5
 80130c4:	dcf2      	bgt.n	80130ac <_printf_i+0x1e8>
 80130c6:	e7eb      	b.n	80130a0 <_printf_i+0x1dc>
 80130c8:	2500      	movs	r5, #0
 80130ca:	f104 0919 	add.w	r9, r4, #25
 80130ce:	e7f5      	b.n	80130bc <_printf_i+0x1f8>
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d1ac      	bne.n	801302e <_printf_i+0x16a>
 80130d4:	7803      	ldrb	r3, [r0, #0]
 80130d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80130da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80130de:	e76c      	b.n	8012fba <_printf_i+0xf6>
 80130e0:	08017cf4 	.word	0x08017cf4
 80130e4:	08017d05 	.word	0x08017d05

080130e8 <_scanf_float>:
 80130e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130ec:	469a      	mov	sl, r3
 80130ee:	688b      	ldr	r3, [r1, #8]
 80130f0:	4616      	mov	r6, r2
 80130f2:	1e5a      	subs	r2, r3, #1
 80130f4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80130f8:	b087      	sub	sp, #28
 80130fa:	bf83      	ittte	hi
 80130fc:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013100:	189b      	addhi	r3, r3, r2
 8013102:	9301      	strhi	r3, [sp, #4]
 8013104:	2300      	movls	r3, #0
 8013106:	bf86      	itte	hi
 8013108:	f240 135d 	movwhi	r3, #349	; 0x15d
 801310c:	608b      	strhi	r3, [r1, #8]
 801310e:	9301      	strls	r3, [sp, #4]
 8013110:	680b      	ldr	r3, [r1, #0]
 8013112:	4688      	mov	r8, r1
 8013114:	f04f 0b00 	mov.w	fp, #0
 8013118:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801311c:	f848 3b1c 	str.w	r3, [r8], #28
 8013120:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8013124:	4607      	mov	r7, r0
 8013126:	460c      	mov	r4, r1
 8013128:	4645      	mov	r5, r8
 801312a:	465a      	mov	r2, fp
 801312c:	46d9      	mov	r9, fp
 801312e:	f8cd b008 	str.w	fp, [sp, #8]
 8013132:	68a1      	ldr	r1, [r4, #8]
 8013134:	b181      	cbz	r1, 8013158 <_scanf_float+0x70>
 8013136:	6833      	ldr	r3, [r6, #0]
 8013138:	781b      	ldrb	r3, [r3, #0]
 801313a:	2b49      	cmp	r3, #73	; 0x49
 801313c:	d071      	beq.n	8013222 <_scanf_float+0x13a>
 801313e:	d84d      	bhi.n	80131dc <_scanf_float+0xf4>
 8013140:	2b39      	cmp	r3, #57	; 0x39
 8013142:	d840      	bhi.n	80131c6 <_scanf_float+0xde>
 8013144:	2b31      	cmp	r3, #49	; 0x31
 8013146:	f080 8088 	bcs.w	801325a <_scanf_float+0x172>
 801314a:	2b2d      	cmp	r3, #45	; 0x2d
 801314c:	f000 8090 	beq.w	8013270 <_scanf_float+0x188>
 8013150:	d815      	bhi.n	801317e <_scanf_float+0x96>
 8013152:	2b2b      	cmp	r3, #43	; 0x2b
 8013154:	f000 808c 	beq.w	8013270 <_scanf_float+0x188>
 8013158:	f1b9 0f00 	cmp.w	r9, #0
 801315c:	d003      	beq.n	8013166 <_scanf_float+0x7e>
 801315e:	6823      	ldr	r3, [r4, #0]
 8013160:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013164:	6023      	str	r3, [r4, #0]
 8013166:	3a01      	subs	r2, #1
 8013168:	2a01      	cmp	r2, #1
 801316a:	f200 80ea 	bhi.w	8013342 <_scanf_float+0x25a>
 801316e:	4545      	cmp	r5, r8
 8013170:	f200 80dc 	bhi.w	801332c <_scanf_float+0x244>
 8013174:	2601      	movs	r6, #1
 8013176:	4630      	mov	r0, r6
 8013178:	b007      	add	sp, #28
 801317a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801317e:	2b2e      	cmp	r3, #46	; 0x2e
 8013180:	f000 809f 	beq.w	80132c2 <_scanf_float+0x1da>
 8013184:	2b30      	cmp	r3, #48	; 0x30
 8013186:	d1e7      	bne.n	8013158 <_scanf_float+0x70>
 8013188:	6820      	ldr	r0, [r4, #0]
 801318a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801318e:	d064      	beq.n	801325a <_scanf_float+0x172>
 8013190:	9b01      	ldr	r3, [sp, #4]
 8013192:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8013196:	6020      	str	r0, [r4, #0]
 8013198:	f109 0901 	add.w	r9, r9, #1
 801319c:	b11b      	cbz	r3, 80131a6 <_scanf_float+0xbe>
 801319e:	3b01      	subs	r3, #1
 80131a0:	3101      	adds	r1, #1
 80131a2:	9301      	str	r3, [sp, #4]
 80131a4:	60a1      	str	r1, [r4, #8]
 80131a6:	68a3      	ldr	r3, [r4, #8]
 80131a8:	3b01      	subs	r3, #1
 80131aa:	60a3      	str	r3, [r4, #8]
 80131ac:	6923      	ldr	r3, [r4, #16]
 80131ae:	3301      	adds	r3, #1
 80131b0:	6123      	str	r3, [r4, #16]
 80131b2:	6873      	ldr	r3, [r6, #4]
 80131b4:	3b01      	subs	r3, #1
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	6073      	str	r3, [r6, #4]
 80131ba:	f340 80ac 	ble.w	8013316 <_scanf_float+0x22e>
 80131be:	6833      	ldr	r3, [r6, #0]
 80131c0:	3301      	adds	r3, #1
 80131c2:	6033      	str	r3, [r6, #0]
 80131c4:	e7b5      	b.n	8013132 <_scanf_float+0x4a>
 80131c6:	2b45      	cmp	r3, #69	; 0x45
 80131c8:	f000 8085 	beq.w	80132d6 <_scanf_float+0x1ee>
 80131cc:	2b46      	cmp	r3, #70	; 0x46
 80131ce:	d06a      	beq.n	80132a6 <_scanf_float+0x1be>
 80131d0:	2b41      	cmp	r3, #65	; 0x41
 80131d2:	d1c1      	bne.n	8013158 <_scanf_float+0x70>
 80131d4:	2a01      	cmp	r2, #1
 80131d6:	d1bf      	bne.n	8013158 <_scanf_float+0x70>
 80131d8:	2202      	movs	r2, #2
 80131da:	e046      	b.n	801326a <_scanf_float+0x182>
 80131dc:	2b65      	cmp	r3, #101	; 0x65
 80131de:	d07a      	beq.n	80132d6 <_scanf_float+0x1ee>
 80131e0:	d818      	bhi.n	8013214 <_scanf_float+0x12c>
 80131e2:	2b54      	cmp	r3, #84	; 0x54
 80131e4:	d066      	beq.n	80132b4 <_scanf_float+0x1cc>
 80131e6:	d811      	bhi.n	801320c <_scanf_float+0x124>
 80131e8:	2b4e      	cmp	r3, #78	; 0x4e
 80131ea:	d1b5      	bne.n	8013158 <_scanf_float+0x70>
 80131ec:	2a00      	cmp	r2, #0
 80131ee:	d146      	bne.n	801327e <_scanf_float+0x196>
 80131f0:	f1b9 0f00 	cmp.w	r9, #0
 80131f4:	d145      	bne.n	8013282 <_scanf_float+0x19a>
 80131f6:	6821      	ldr	r1, [r4, #0]
 80131f8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80131fc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013200:	d13f      	bne.n	8013282 <_scanf_float+0x19a>
 8013202:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013206:	6021      	str	r1, [r4, #0]
 8013208:	2201      	movs	r2, #1
 801320a:	e02e      	b.n	801326a <_scanf_float+0x182>
 801320c:	2b59      	cmp	r3, #89	; 0x59
 801320e:	d01e      	beq.n	801324e <_scanf_float+0x166>
 8013210:	2b61      	cmp	r3, #97	; 0x61
 8013212:	e7de      	b.n	80131d2 <_scanf_float+0xea>
 8013214:	2b6e      	cmp	r3, #110	; 0x6e
 8013216:	d0e9      	beq.n	80131ec <_scanf_float+0x104>
 8013218:	d815      	bhi.n	8013246 <_scanf_float+0x15e>
 801321a:	2b66      	cmp	r3, #102	; 0x66
 801321c:	d043      	beq.n	80132a6 <_scanf_float+0x1be>
 801321e:	2b69      	cmp	r3, #105	; 0x69
 8013220:	d19a      	bne.n	8013158 <_scanf_float+0x70>
 8013222:	f1bb 0f00 	cmp.w	fp, #0
 8013226:	d138      	bne.n	801329a <_scanf_float+0x1b2>
 8013228:	f1b9 0f00 	cmp.w	r9, #0
 801322c:	d197      	bne.n	801315e <_scanf_float+0x76>
 801322e:	6821      	ldr	r1, [r4, #0]
 8013230:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013234:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013238:	d195      	bne.n	8013166 <_scanf_float+0x7e>
 801323a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801323e:	6021      	str	r1, [r4, #0]
 8013240:	f04f 0b01 	mov.w	fp, #1
 8013244:	e011      	b.n	801326a <_scanf_float+0x182>
 8013246:	2b74      	cmp	r3, #116	; 0x74
 8013248:	d034      	beq.n	80132b4 <_scanf_float+0x1cc>
 801324a:	2b79      	cmp	r3, #121	; 0x79
 801324c:	d184      	bne.n	8013158 <_scanf_float+0x70>
 801324e:	f1bb 0f07 	cmp.w	fp, #7
 8013252:	d181      	bne.n	8013158 <_scanf_float+0x70>
 8013254:	f04f 0b08 	mov.w	fp, #8
 8013258:	e007      	b.n	801326a <_scanf_float+0x182>
 801325a:	eb12 0f0b 	cmn.w	r2, fp
 801325e:	f47f af7b 	bne.w	8013158 <_scanf_float+0x70>
 8013262:	6821      	ldr	r1, [r4, #0]
 8013264:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013268:	6021      	str	r1, [r4, #0]
 801326a:	702b      	strb	r3, [r5, #0]
 801326c:	3501      	adds	r5, #1
 801326e:	e79a      	b.n	80131a6 <_scanf_float+0xbe>
 8013270:	6821      	ldr	r1, [r4, #0]
 8013272:	0608      	lsls	r0, r1, #24
 8013274:	f57f af70 	bpl.w	8013158 <_scanf_float+0x70>
 8013278:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801327c:	e7f4      	b.n	8013268 <_scanf_float+0x180>
 801327e:	2a02      	cmp	r2, #2
 8013280:	d047      	beq.n	8013312 <_scanf_float+0x22a>
 8013282:	f1bb 0f01 	cmp.w	fp, #1
 8013286:	d003      	beq.n	8013290 <_scanf_float+0x1a8>
 8013288:	f1bb 0f04 	cmp.w	fp, #4
 801328c:	f47f af64 	bne.w	8013158 <_scanf_float+0x70>
 8013290:	f10b 0b01 	add.w	fp, fp, #1
 8013294:	fa5f fb8b 	uxtb.w	fp, fp
 8013298:	e7e7      	b.n	801326a <_scanf_float+0x182>
 801329a:	f1bb 0f03 	cmp.w	fp, #3
 801329e:	d0f7      	beq.n	8013290 <_scanf_float+0x1a8>
 80132a0:	f1bb 0f05 	cmp.w	fp, #5
 80132a4:	e7f2      	b.n	801328c <_scanf_float+0x1a4>
 80132a6:	f1bb 0f02 	cmp.w	fp, #2
 80132aa:	f47f af55 	bne.w	8013158 <_scanf_float+0x70>
 80132ae:	f04f 0b03 	mov.w	fp, #3
 80132b2:	e7da      	b.n	801326a <_scanf_float+0x182>
 80132b4:	f1bb 0f06 	cmp.w	fp, #6
 80132b8:	f47f af4e 	bne.w	8013158 <_scanf_float+0x70>
 80132bc:	f04f 0b07 	mov.w	fp, #7
 80132c0:	e7d3      	b.n	801326a <_scanf_float+0x182>
 80132c2:	6821      	ldr	r1, [r4, #0]
 80132c4:	0588      	lsls	r0, r1, #22
 80132c6:	f57f af47 	bpl.w	8013158 <_scanf_float+0x70>
 80132ca:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80132ce:	6021      	str	r1, [r4, #0]
 80132d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80132d4:	e7c9      	b.n	801326a <_scanf_float+0x182>
 80132d6:	6821      	ldr	r1, [r4, #0]
 80132d8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80132dc:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80132e0:	d006      	beq.n	80132f0 <_scanf_float+0x208>
 80132e2:	0548      	lsls	r0, r1, #21
 80132e4:	f57f af38 	bpl.w	8013158 <_scanf_float+0x70>
 80132e8:	f1b9 0f00 	cmp.w	r9, #0
 80132ec:	f43f af3b 	beq.w	8013166 <_scanf_float+0x7e>
 80132f0:	0588      	lsls	r0, r1, #22
 80132f2:	bf58      	it	pl
 80132f4:	9802      	ldrpl	r0, [sp, #8]
 80132f6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80132fa:	bf58      	it	pl
 80132fc:	eba9 0000 	subpl.w	r0, r9, r0
 8013300:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8013304:	bf58      	it	pl
 8013306:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801330a:	6021      	str	r1, [r4, #0]
 801330c:	f04f 0900 	mov.w	r9, #0
 8013310:	e7ab      	b.n	801326a <_scanf_float+0x182>
 8013312:	2203      	movs	r2, #3
 8013314:	e7a9      	b.n	801326a <_scanf_float+0x182>
 8013316:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801331a:	9205      	str	r2, [sp, #20]
 801331c:	4631      	mov	r1, r6
 801331e:	4638      	mov	r0, r7
 8013320:	4798      	blx	r3
 8013322:	9a05      	ldr	r2, [sp, #20]
 8013324:	2800      	cmp	r0, #0
 8013326:	f43f af04 	beq.w	8013132 <_scanf_float+0x4a>
 801332a:	e715      	b.n	8013158 <_scanf_float+0x70>
 801332c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013330:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013334:	4632      	mov	r2, r6
 8013336:	4638      	mov	r0, r7
 8013338:	4798      	blx	r3
 801333a:	6923      	ldr	r3, [r4, #16]
 801333c:	3b01      	subs	r3, #1
 801333e:	6123      	str	r3, [r4, #16]
 8013340:	e715      	b.n	801316e <_scanf_float+0x86>
 8013342:	f10b 33ff 	add.w	r3, fp, #4294967295
 8013346:	2b06      	cmp	r3, #6
 8013348:	d80a      	bhi.n	8013360 <_scanf_float+0x278>
 801334a:	f1bb 0f02 	cmp.w	fp, #2
 801334e:	d968      	bls.n	8013422 <_scanf_float+0x33a>
 8013350:	f1ab 0b03 	sub.w	fp, fp, #3
 8013354:	fa5f fb8b 	uxtb.w	fp, fp
 8013358:	eba5 0b0b 	sub.w	fp, r5, fp
 801335c:	455d      	cmp	r5, fp
 801335e:	d14b      	bne.n	80133f8 <_scanf_float+0x310>
 8013360:	6823      	ldr	r3, [r4, #0]
 8013362:	05da      	lsls	r2, r3, #23
 8013364:	d51f      	bpl.n	80133a6 <_scanf_float+0x2be>
 8013366:	055b      	lsls	r3, r3, #21
 8013368:	d468      	bmi.n	801343c <_scanf_float+0x354>
 801336a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801336e:	6923      	ldr	r3, [r4, #16]
 8013370:	2965      	cmp	r1, #101	; 0x65
 8013372:	f103 33ff 	add.w	r3, r3, #4294967295
 8013376:	f105 3bff 	add.w	fp, r5, #4294967295
 801337a:	6123      	str	r3, [r4, #16]
 801337c:	d00d      	beq.n	801339a <_scanf_float+0x2b2>
 801337e:	2945      	cmp	r1, #69	; 0x45
 8013380:	d00b      	beq.n	801339a <_scanf_float+0x2b2>
 8013382:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013386:	4632      	mov	r2, r6
 8013388:	4638      	mov	r0, r7
 801338a:	4798      	blx	r3
 801338c:	6923      	ldr	r3, [r4, #16]
 801338e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8013392:	3b01      	subs	r3, #1
 8013394:	f1a5 0b02 	sub.w	fp, r5, #2
 8013398:	6123      	str	r3, [r4, #16]
 801339a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801339e:	4632      	mov	r2, r6
 80133a0:	4638      	mov	r0, r7
 80133a2:	4798      	blx	r3
 80133a4:	465d      	mov	r5, fp
 80133a6:	6826      	ldr	r6, [r4, #0]
 80133a8:	f016 0610 	ands.w	r6, r6, #16
 80133ac:	d17a      	bne.n	80134a4 <_scanf_float+0x3bc>
 80133ae:	702e      	strb	r6, [r5, #0]
 80133b0:	6823      	ldr	r3, [r4, #0]
 80133b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80133b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80133ba:	d142      	bne.n	8013442 <_scanf_float+0x35a>
 80133bc:	9b02      	ldr	r3, [sp, #8]
 80133be:	eba9 0303 	sub.w	r3, r9, r3
 80133c2:	425a      	negs	r2, r3
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d149      	bne.n	801345c <_scanf_float+0x374>
 80133c8:	2200      	movs	r2, #0
 80133ca:	4641      	mov	r1, r8
 80133cc:	4638      	mov	r0, r7
 80133ce:	f000 ffcb 	bl	8014368 <_strtod_r>
 80133d2:	6825      	ldr	r5, [r4, #0]
 80133d4:	f8da 3000 	ldr.w	r3, [sl]
 80133d8:	f015 0f02 	tst.w	r5, #2
 80133dc:	f103 0204 	add.w	r2, r3, #4
 80133e0:	ec59 8b10 	vmov	r8, r9, d0
 80133e4:	f8ca 2000 	str.w	r2, [sl]
 80133e8:	d043      	beq.n	8013472 <_scanf_float+0x38a>
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	e9c3 8900 	strd	r8, r9, [r3]
 80133f0:	68e3      	ldr	r3, [r4, #12]
 80133f2:	3301      	adds	r3, #1
 80133f4:	60e3      	str	r3, [r4, #12]
 80133f6:	e6be      	b.n	8013176 <_scanf_float+0x8e>
 80133f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80133fc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013400:	4632      	mov	r2, r6
 8013402:	4638      	mov	r0, r7
 8013404:	4798      	blx	r3
 8013406:	6923      	ldr	r3, [r4, #16]
 8013408:	3b01      	subs	r3, #1
 801340a:	6123      	str	r3, [r4, #16]
 801340c:	e7a6      	b.n	801335c <_scanf_float+0x274>
 801340e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013412:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013416:	4632      	mov	r2, r6
 8013418:	4638      	mov	r0, r7
 801341a:	4798      	blx	r3
 801341c:	6923      	ldr	r3, [r4, #16]
 801341e:	3b01      	subs	r3, #1
 8013420:	6123      	str	r3, [r4, #16]
 8013422:	4545      	cmp	r5, r8
 8013424:	d8f3      	bhi.n	801340e <_scanf_float+0x326>
 8013426:	e6a5      	b.n	8013174 <_scanf_float+0x8c>
 8013428:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801342c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013430:	4632      	mov	r2, r6
 8013432:	4638      	mov	r0, r7
 8013434:	4798      	blx	r3
 8013436:	6923      	ldr	r3, [r4, #16]
 8013438:	3b01      	subs	r3, #1
 801343a:	6123      	str	r3, [r4, #16]
 801343c:	4545      	cmp	r5, r8
 801343e:	d8f3      	bhi.n	8013428 <_scanf_float+0x340>
 8013440:	e698      	b.n	8013174 <_scanf_float+0x8c>
 8013442:	9b03      	ldr	r3, [sp, #12]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d0bf      	beq.n	80133c8 <_scanf_float+0x2e0>
 8013448:	9904      	ldr	r1, [sp, #16]
 801344a:	230a      	movs	r3, #10
 801344c:	4632      	mov	r2, r6
 801344e:	3101      	adds	r1, #1
 8013450:	4638      	mov	r0, r7
 8013452:	f001 f815 	bl	8014480 <_strtol_r>
 8013456:	9b03      	ldr	r3, [sp, #12]
 8013458:	9d04      	ldr	r5, [sp, #16]
 801345a:	1ac2      	subs	r2, r0, r3
 801345c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013460:	429d      	cmp	r5, r3
 8013462:	bf28      	it	cs
 8013464:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013468:	490f      	ldr	r1, [pc, #60]	; (80134a8 <_scanf_float+0x3c0>)
 801346a:	4628      	mov	r0, r5
 801346c:	f000 f8d4 	bl	8013618 <siprintf>
 8013470:	e7aa      	b.n	80133c8 <_scanf_float+0x2e0>
 8013472:	f015 0504 	ands.w	r5, r5, #4
 8013476:	d1b8      	bne.n	80133ea <_scanf_float+0x302>
 8013478:	681f      	ldr	r7, [r3, #0]
 801347a:	ee10 2a10 	vmov	r2, s0
 801347e:	464b      	mov	r3, r9
 8013480:	ee10 0a10 	vmov	r0, s0
 8013484:	4649      	mov	r1, r9
 8013486:	f7ed fb69 	bl	8000b5c <__aeabi_dcmpun>
 801348a:	b128      	cbz	r0, 8013498 <_scanf_float+0x3b0>
 801348c:	4628      	mov	r0, r5
 801348e:	f000 f889 	bl	80135a4 <nanf>
 8013492:	ed87 0a00 	vstr	s0, [r7]
 8013496:	e7ab      	b.n	80133f0 <_scanf_float+0x308>
 8013498:	4640      	mov	r0, r8
 801349a:	4649      	mov	r1, r9
 801349c:	f7ed fbbc 	bl	8000c18 <__aeabi_d2f>
 80134a0:	6038      	str	r0, [r7, #0]
 80134a2:	e7a5      	b.n	80133f0 <_scanf_float+0x308>
 80134a4:	2600      	movs	r6, #0
 80134a6:	e666      	b.n	8013176 <_scanf_float+0x8e>
 80134a8:	08017d16 	.word	0x08017d16

080134ac <iprintf>:
 80134ac:	b40f      	push	{r0, r1, r2, r3}
 80134ae:	4b0a      	ldr	r3, [pc, #40]	; (80134d8 <iprintf+0x2c>)
 80134b0:	b513      	push	{r0, r1, r4, lr}
 80134b2:	681c      	ldr	r4, [r3, #0]
 80134b4:	b124      	cbz	r4, 80134c0 <iprintf+0x14>
 80134b6:	69a3      	ldr	r3, [r4, #24]
 80134b8:	b913      	cbnz	r3, 80134c0 <iprintf+0x14>
 80134ba:	4620      	mov	r0, r4
 80134bc:	f002 f828 	bl	8015510 <__sinit>
 80134c0:	ab05      	add	r3, sp, #20
 80134c2:	9a04      	ldr	r2, [sp, #16]
 80134c4:	68a1      	ldr	r1, [r4, #8]
 80134c6:	9301      	str	r3, [sp, #4]
 80134c8:	4620      	mov	r0, r4
 80134ca:	f003 fc5f 	bl	8016d8c <_vfiprintf_r>
 80134ce:	b002      	add	sp, #8
 80134d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80134d4:	b004      	add	sp, #16
 80134d6:	4770      	bx	lr
 80134d8:	2000000c 	.word	0x2000000c

080134dc <_puts_r>:
 80134dc:	b570      	push	{r4, r5, r6, lr}
 80134de:	460e      	mov	r6, r1
 80134e0:	4605      	mov	r5, r0
 80134e2:	b118      	cbz	r0, 80134ec <_puts_r+0x10>
 80134e4:	6983      	ldr	r3, [r0, #24]
 80134e6:	b90b      	cbnz	r3, 80134ec <_puts_r+0x10>
 80134e8:	f002 f812 	bl	8015510 <__sinit>
 80134ec:	69ab      	ldr	r3, [r5, #24]
 80134ee:	68ac      	ldr	r4, [r5, #8]
 80134f0:	b913      	cbnz	r3, 80134f8 <_puts_r+0x1c>
 80134f2:	4628      	mov	r0, r5
 80134f4:	f002 f80c 	bl	8015510 <__sinit>
 80134f8:	4b23      	ldr	r3, [pc, #140]	; (8013588 <_puts_r+0xac>)
 80134fa:	429c      	cmp	r4, r3
 80134fc:	d117      	bne.n	801352e <_puts_r+0x52>
 80134fe:	686c      	ldr	r4, [r5, #4]
 8013500:	89a3      	ldrh	r3, [r4, #12]
 8013502:	071b      	lsls	r3, r3, #28
 8013504:	d51d      	bpl.n	8013542 <_puts_r+0x66>
 8013506:	6923      	ldr	r3, [r4, #16]
 8013508:	b1db      	cbz	r3, 8013542 <_puts_r+0x66>
 801350a:	3e01      	subs	r6, #1
 801350c:	68a3      	ldr	r3, [r4, #8]
 801350e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013512:	3b01      	subs	r3, #1
 8013514:	60a3      	str	r3, [r4, #8]
 8013516:	b9e9      	cbnz	r1, 8013554 <_puts_r+0x78>
 8013518:	2b00      	cmp	r3, #0
 801351a:	da2e      	bge.n	801357a <_puts_r+0x9e>
 801351c:	4622      	mov	r2, r4
 801351e:	210a      	movs	r1, #10
 8013520:	4628      	mov	r0, r5
 8013522:	f000 ffdf 	bl	80144e4 <__swbuf_r>
 8013526:	3001      	adds	r0, #1
 8013528:	d011      	beq.n	801354e <_puts_r+0x72>
 801352a:	200a      	movs	r0, #10
 801352c:	e011      	b.n	8013552 <_puts_r+0x76>
 801352e:	4b17      	ldr	r3, [pc, #92]	; (801358c <_puts_r+0xb0>)
 8013530:	429c      	cmp	r4, r3
 8013532:	d101      	bne.n	8013538 <_puts_r+0x5c>
 8013534:	68ac      	ldr	r4, [r5, #8]
 8013536:	e7e3      	b.n	8013500 <_puts_r+0x24>
 8013538:	4b15      	ldr	r3, [pc, #84]	; (8013590 <_puts_r+0xb4>)
 801353a:	429c      	cmp	r4, r3
 801353c:	bf08      	it	eq
 801353e:	68ec      	ldreq	r4, [r5, #12]
 8013540:	e7de      	b.n	8013500 <_puts_r+0x24>
 8013542:	4621      	mov	r1, r4
 8013544:	4628      	mov	r0, r5
 8013546:	f001 f831 	bl	80145ac <__swsetup_r>
 801354a:	2800      	cmp	r0, #0
 801354c:	d0dd      	beq.n	801350a <_puts_r+0x2e>
 801354e:	f04f 30ff 	mov.w	r0, #4294967295
 8013552:	bd70      	pop	{r4, r5, r6, pc}
 8013554:	2b00      	cmp	r3, #0
 8013556:	da04      	bge.n	8013562 <_puts_r+0x86>
 8013558:	69a2      	ldr	r2, [r4, #24]
 801355a:	429a      	cmp	r2, r3
 801355c:	dc06      	bgt.n	801356c <_puts_r+0x90>
 801355e:	290a      	cmp	r1, #10
 8013560:	d004      	beq.n	801356c <_puts_r+0x90>
 8013562:	6823      	ldr	r3, [r4, #0]
 8013564:	1c5a      	adds	r2, r3, #1
 8013566:	6022      	str	r2, [r4, #0]
 8013568:	7019      	strb	r1, [r3, #0]
 801356a:	e7cf      	b.n	801350c <_puts_r+0x30>
 801356c:	4622      	mov	r2, r4
 801356e:	4628      	mov	r0, r5
 8013570:	f000 ffb8 	bl	80144e4 <__swbuf_r>
 8013574:	3001      	adds	r0, #1
 8013576:	d1c9      	bne.n	801350c <_puts_r+0x30>
 8013578:	e7e9      	b.n	801354e <_puts_r+0x72>
 801357a:	6823      	ldr	r3, [r4, #0]
 801357c:	200a      	movs	r0, #10
 801357e:	1c5a      	adds	r2, r3, #1
 8013580:	6022      	str	r2, [r4, #0]
 8013582:	7018      	strb	r0, [r3, #0]
 8013584:	e7e5      	b.n	8013552 <_puts_r+0x76>
 8013586:	bf00      	nop
 8013588:	08017da0 	.word	0x08017da0
 801358c:	08017dc0 	.word	0x08017dc0
 8013590:	08017d80 	.word	0x08017d80

08013594 <puts>:
 8013594:	4b02      	ldr	r3, [pc, #8]	; (80135a0 <puts+0xc>)
 8013596:	4601      	mov	r1, r0
 8013598:	6818      	ldr	r0, [r3, #0]
 801359a:	f7ff bf9f 	b.w	80134dc <_puts_r>
 801359e:	bf00      	nop
 80135a0:	2000000c 	.word	0x2000000c

080135a4 <nanf>:
 80135a4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80135ac <nanf+0x8>
 80135a8:	4770      	bx	lr
 80135aa:	bf00      	nop
 80135ac:	7fc00000 	.word	0x7fc00000

080135b0 <sniprintf>:
 80135b0:	b40c      	push	{r2, r3}
 80135b2:	b530      	push	{r4, r5, lr}
 80135b4:	4b17      	ldr	r3, [pc, #92]	; (8013614 <sniprintf+0x64>)
 80135b6:	1e0c      	subs	r4, r1, #0
 80135b8:	b09d      	sub	sp, #116	; 0x74
 80135ba:	681d      	ldr	r5, [r3, #0]
 80135bc:	da08      	bge.n	80135d0 <sniprintf+0x20>
 80135be:	238b      	movs	r3, #139	; 0x8b
 80135c0:	602b      	str	r3, [r5, #0]
 80135c2:	f04f 30ff 	mov.w	r0, #4294967295
 80135c6:	b01d      	add	sp, #116	; 0x74
 80135c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80135cc:	b002      	add	sp, #8
 80135ce:	4770      	bx	lr
 80135d0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80135d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80135d8:	bf14      	ite	ne
 80135da:	f104 33ff 	addne.w	r3, r4, #4294967295
 80135de:	4623      	moveq	r3, r4
 80135e0:	9304      	str	r3, [sp, #16]
 80135e2:	9307      	str	r3, [sp, #28]
 80135e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80135e8:	9002      	str	r0, [sp, #8]
 80135ea:	9006      	str	r0, [sp, #24]
 80135ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 80135f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80135f2:	ab21      	add	r3, sp, #132	; 0x84
 80135f4:	a902      	add	r1, sp, #8
 80135f6:	4628      	mov	r0, r5
 80135f8:	9301      	str	r3, [sp, #4]
 80135fa:	f003 f8fb 	bl	80167f4 <_svfiprintf_r>
 80135fe:	1c43      	adds	r3, r0, #1
 8013600:	bfbc      	itt	lt
 8013602:	238b      	movlt	r3, #139	; 0x8b
 8013604:	602b      	strlt	r3, [r5, #0]
 8013606:	2c00      	cmp	r4, #0
 8013608:	d0dd      	beq.n	80135c6 <sniprintf+0x16>
 801360a:	9b02      	ldr	r3, [sp, #8]
 801360c:	2200      	movs	r2, #0
 801360e:	701a      	strb	r2, [r3, #0]
 8013610:	e7d9      	b.n	80135c6 <sniprintf+0x16>
 8013612:	bf00      	nop
 8013614:	2000000c 	.word	0x2000000c

08013618 <siprintf>:
 8013618:	b40e      	push	{r1, r2, r3}
 801361a:	b500      	push	{lr}
 801361c:	b09c      	sub	sp, #112	; 0x70
 801361e:	ab1d      	add	r3, sp, #116	; 0x74
 8013620:	9002      	str	r0, [sp, #8]
 8013622:	9006      	str	r0, [sp, #24]
 8013624:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013628:	4809      	ldr	r0, [pc, #36]	; (8013650 <siprintf+0x38>)
 801362a:	9107      	str	r1, [sp, #28]
 801362c:	9104      	str	r1, [sp, #16]
 801362e:	4909      	ldr	r1, [pc, #36]	; (8013654 <siprintf+0x3c>)
 8013630:	f853 2b04 	ldr.w	r2, [r3], #4
 8013634:	9105      	str	r1, [sp, #20]
 8013636:	6800      	ldr	r0, [r0, #0]
 8013638:	9301      	str	r3, [sp, #4]
 801363a:	a902      	add	r1, sp, #8
 801363c:	f003 f8da 	bl	80167f4 <_svfiprintf_r>
 8013640:	9b02      	ldr	r3, [sp, #8]
 8013642:	2200      	movs	r2, #0
 8013644:	701a      	strb	r2, [r3, #0]
 8013646:	b01c      	add	sp, #112	; 0x70
 8013648:	f85d eb04 	ldr.w	lr, [sp], #4
 801364c:	b003      	add	sp, #12
 801364e:	4770      	bx	lr
 8013650:	2000000c 	.word	0x2000000c
 8013654:	ffff0208 	.word	0xffff0208

08013658 <siscanf>:
 8013658:	b40e      	push	{r1, r2, r3}
 801365a:	b530      	push	{r4, r5, lr}
 801365c:	b09c      	sub	sp, #112	; 0x70
 801365e:	ac1f      	add	r4, sp, #124	; 0x7c
 8013660:	f44f 7201 	mov.w	r2, #516	; 0x204
 8013664:	f854 5b04 	ldr.w	r5, [r4], #4
 8013668:	f8ad 2014 	strh.w	r2, [sp, #20]
 801366c:	9002      	str	r0, [sp, #8]
 801366e:	9006      	str	r0, [sp, #24]
 8013670:	f7ec fdc6 	bl	8000200 <strlen>
 8013674:	4b0b      	ldr	r3, [pc, #44]	; (80136a4 <siscanf+0x4c>)
 8013676:	9003      	str	r0, [sp, #12]
 8013678:	9007      	str	r0, [sp, #28]
 801367a:	930b      	str	r3, [sp, #44]	; 0x2c
 801367c:	480a      	ldr	r0, [pc, #40]	; (80136a8 <siscanf+0x50>)
 801367e:	9401      	str	r4, [sp, #4]
 8013680:	2300      	movs	r3, #0
 8013682:	930f      	str	r3, [sp, #60]	; 0x3c
 8013684:	9314      	str	r3, [sp, #80]	; 0x50
 8013686:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801368a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801368e:	462a      	mov	r2, r5
 8013690:	4623      	mov	r3, r4
 8013692:	a902      	add	r1, sp, #8
 8013694:	6800      	ldr	r0, [r0, #0]
 8013696:	f003 f9ff 	bl	8016a98 <__ssvfiscanf_r>
 801369a:	b01c      	add	sp, #112	; 0x70
 801369c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80136a0:	b003      	add	sp, #12
 80136a2:	4770      	bx	lr
 80136a4:	080136cf 	.word	0x080136cf
 80136a8:	2000000c 	.word	0x2000000c

080136ac <__sread>:
 80136ac:	b510      	push	{r4, lr}
 80136ae:	460c      	mov	r4, r1
 80136b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80136b4:	f003 fdd8 	bl	8017268 <_read_r>
 80136b8:	2800      	cmp	r0, #0
 80136ba:	bfab      	itete	ge
 80136bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80136be:	89a3      	ldrhlt	r3, [r4, #12]
 80136c0:	181b      	addge	r3, r3, r0
 80136c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80136c6:	bfac      	ite	ge
 80136c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80136ca:	81a3      	strhlt	r3, [r4, #12]
 80136cc:	bd10      	pop	{r4, pc}

080136ce <__seofread>:
 80136ce:	2000      	movs	r0, #0
 80136d0:	4770      	bx	lr

080136d2 <__swrite>:
 80136d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136d6:	461f      	mov	r7, r3
 80136d8:	898b      	ldrh	r3, [r1, #12]
 80136da:	05db      	lsls	r3, r3, #23
 80136dc:	4605      	mov	r5, r0
 80136de:	460c      	mov	r4, r1
 80136e0:	4616      	mov	r6, r2
 80136e2:	d505      	bpl.n	80136f0 <__swrite+0x1e>
 80136e4:	2302      	movs	r3, #2
 80136e6:	2200      	movs	r2, #0
 80136e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80136ec:	f002 fae2 	bl	8015cb4 <_lseek_r>
 80136f0:	89a3      	ldrh	r3, [r4, #12]
 80136f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80136f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80136fa:	81a3      	strh	r3, [r4, #12]
 80136fc:	4632      	mov	r2, r6
 80136fe:	463b      	mov	r3, r7
 8013700:	4628      	mov	r0, r5
 8013702:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013706:	f000 bf3f 	b.w	8014588 <_write_r>

0801370a <__sseek>:
 801370a:	b510      	push	{r4, lr}
 801370c:	460c      	mov	r4, r1
 801370e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013712:	f002 facf 	bl	8015cb4 <_lseek_r>
 8013716:	1c43      	adds	r3, r0, #1
 8013718:	89a3      	ldrh	r3, [r4, #12]
 801371a:	bf15      	itete	ne
 801371c:	6560      	strne	r0, [r4, #84]	; 0x54
 801371e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013722:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013726:	81a3      	strheq	r3, [r4, #12]
 8013728:	bf18      	it	ne
 801372a:	81a3      	strhne	r3, [r4, #12]
 801372c:	bd10      	pop	{r4, pc}

0801372e <__sclose>:
 801372e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013732:	f000 bfa9 	b.w	8014688 <_close_r>

08013736 <strcpy>:
 8013736:	4603      	mov	r3, r0
 8013738:	f811 2b01 	ldrb.w	r2, [r1], #1
 801373c:	f803 2b01 	strb.w	r2, [r3], #1
 8013740:	2a00      	cmp	r2, #0
 8013742:	d1f9      	bne.n	8013738 <strcpy+0x2>
 8013744:	4770      	bx	lr

08013746 <sulp>:
 8013746:	b570      	push	{r4, r5, r6, lr}
 8013748:	4604      	mov	r4, r0
 801374a:	460d      	mov	r5, r1
 801374c:	ec45 4b10 	vmov	d0, r4, r5
 8013750:	4616      	mov	r6, r2
 8013752:	f002 fe0b 	bl	801636c <__ulp>
 8013756:	ec51 0b10 	vmov	r0, r1, d0
 801375a:	b17e      	cbz	r6, 801377c <sulp+0x36>
 801375c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013760:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013764:	2b00      	cmp	r3, #0
 8013766:	dd09      	ble.n	801377c <sulp+0x36>
 8013768:	051b      	lsls	r3, r3, #20
 801376a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801376e:	2400      	movs	r4, #0
 8013770:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013774:	4622      	mov	r2, r4
 8013776:	462b      	mov	r3, r5
 8013778:	f7ec ff56 	bl	8000628 <__aeabi_dmul>
 801377c:	bd70      	pop	{r4, r5, r6, pc}
	...

08013780 <_strtod_l>:
 8013780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013784:	461f      	mov	r7, r3
 8013786:	b0a1      	sub	sp, #132	; 0x84
 8013788:	2300      	movs	r3, #0
 801378a:	4681      	mov	r9, r0
 801378c:	4638      	mov	r0, r7
 801378e:	460e      	mov	r6, r1
 8013790:	9217      	str	r2, [sp, #92]	; 0x5c
 8013792:	931c      	str	r3, [sp, #112]	; 0x70
 8013794:	f002 fa7e 	bl	8015c94 <__localeconv_l>
 8013798:	4680      	mov	r8, r0
 801379a:	6800      	ldr	r0, [r0, #0]
 801379c:	f7ec fd30 	bl	8000200 <strlen>
 80137a0:	f04f 0a00 	mov.w	sl, #0
 80137a4:	4604      	mov	r4, r0
 80137a6:	f04f 0b00 	mov.w	fp, #0
 80137aa:	961b      	str	r6, [sp, #108]	; 0x6c
 80137ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80137ae:	781a      	ldrb	r2, [r3, #0]
 80137b0:	2a0d      	cmp	r2, #13
 80137b2:	d832      	bhi.n	801381a <_strtod_l+0x9a>
 80137b4:	2a09      	cmp	r2, #9
 80137b6:	d236      	bcs.n	8013826 <_strtod_l+0xa6>
 80137b8:	2a00      	cmp	r2, #0
 80137ba:	d03e      	beq.n	801383a <_strtod_l+0xba>
 80137bc:	2300      	movs	r3, #0
 80137be:	930d      	str	r3, [sp, #52]	; 0x34
 80137c0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80137c2:	782b      	ldrb	r3, [r5, #0]
 80137c4:	2b30      	cmp	r3, #48	; 0x30
 80137c6:	f040 80ac 	bne.w	8013922 <_strtod_l+0x1a2>
 80137ca:	786b      	ldrb	r3, [r5, #1]
 80137cc:	2b58      	cmp	r3, #88	; 0x58
 80137ce:	d001      	beq.n	80137d4 <_strtod_l+0x54>
 80137d0:	2b78      	cmp	r3, #120	; 0x78
 80137d2:	d167      	bne.n	80138a4 <_strtod_l+0x124>
 80137d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80137d6:	9301      	str	r3, [sp, #4]
 80137d8:	ab1c      	add	r3, sp, #112	; 0x70
 80137da:	9300      	str	r3, [sp, #0]
 80137dc:	9702      	str	r7, [sp, #8]
 80137de:	ab1d      	add	r3, sp, #116	; 0x74
 80137e0:	4a88      	ldr	r2, [pc, #544]	; (8013a04 <_strtod_l+0x284>)
 80137e2:	a91b      	add	r1, sp, #108	; 0x6c
 80137e4:	4648      	mov	r0, r9
 80137e6:	f001 ff6c 	bl	80156c2 <__gethex>
 80137ea:	f010 0407 	ands.w	r4, r0, #7
 80137ee:	4606      	mov	r6, r0
 80137f0:	d005      	beq.n	80137fe <_strtod_l+0x7e>
 80137f2:	2c06      	cmp	r4, #6
 80137f4:	d12b      	bne.n	801384e <_strtod_l+0xce>
 80137f6:	3501      	adds	r5, #1
 80137f8:	2300      	movs	r3, #0
 80137fa:	951b      	str	r5, [sp, #108]	; 0x6c
 80137fc:	930d      	str	r3, [sp, #52]	; 0x34
 80137fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013800:	2b00      	cmp	r3, #0
 8013802:	f040 859a 	bne.w	801433a <_strtod_l+0xbba>
 8013806:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013808:	b1e3      	cbz	r3, 8013844 <_strtod_l+0xc4>
 801380a:	4652      	mov	r2, sl
 801380c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013810:	ec43 2b10 	vmov	d0, r2, r3
 8013814:	b021      	add	sp, #132	; 0x84
 8013816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801381a:	2a2b      	cmp	r2, #43	; 0x2b
 801381c:	d015      	beq.n	801384a <_strtod_l+0xca>
 801381e:	2a2d      	cmp	r2, #45	; 0x2d
 8013820:	d004      	beq.n	801382c <_strtod_l+0xac>
 8013822:	2a20      	cmp	r2, #32
 8013824:	d1ca      	bne.n	80137bc <_strtod_l+0x3c>
 8013826:	3301      	adds	r3, #1
 8013828:	931b      	str	r3, [sp, #108]	; 0x6c
 801382a:	e7bf      	b.n	80137ac <_strtod_l+0x2c>
 801382c:	2201      	movs	r2, #1
 801382e:	920d      	str	r2, [sp, #52]	; 0x34
 8013830:	1c5a      	adds	r2, r3, #1
 8013832:	921b      	str	r2, [sp, #108]	; 0x6c
 8013834:	785b      	ldrb	r3, [r3, #1]
 8013836:	2b00      	cmp	r3, #0
 8013838:	d1c2      	bne.n	80137c0 <_strtod_l+0x40>
 801383a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801383c:	961b      	str	r6, [sp, #108]	; 0x6c
 801383e:	2b00      	cmp	r3, #0
 8013840:	f040 8579 	bne.w	8014336 <_strtod_l+0xbb6>
 8013844:	4652      	mov	r2, sl
 8013846:	465b      	mov	r3, fp
 8013848:	e7e2      	b.n	8013810 <_strtod_l+0x90>
 801384a:	2200      	movs	r2, #0
 801384c:	e7ef      	b.n	801382e <_strtod_l+0xae>
 801384e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013850:	b13a      	cbz	r2, 8013862 <_strtod_l+0xe2>
 8013852:	2135      	movs	r1, #53	; 0x35
 8013854:	a81e      	add	r0, sp, #120	; 0x78
 8013856:	f002 fe81 	bl	801655c <__copybits>
 801385a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801385c:	4648      	mov	r0, r9
 801385e:	f002 faed 	bl	8015e3c <_Bfree>
 8013862:	3c01      	subs	r4, #1
 8013864:	2c04      	cmp	r4, #4
 8013866:	d806      	bhi.n	8013876 <_strtod_l+0xf6>
 8013868:	e8df f004 	tbb	[pc, r4]
 801386c:	1714030a 	.word	0x1714030a
 8013870:	0a          	.byte	0x0a
 8013871:	00          	.byte	0x00
 8013872:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8013876:	0730      	lsls	r0, r6, #28
 8013878:	d5c1      	bpl.n	80137fe <_strtod_l+0x7e>
 801387a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801387e:	e7be      	b.n	80137fe <_strtod_l+0x7e>
 8013880:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8013884:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8013886:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801388a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801388e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013892:	e7f0      	b.n	8013876 <_strtod_l+0xf6>
 8013894:	f8df b170 	ldr.w	fp, [pc, #368]	; 8013a08 <_strtod_l+0x288>
 8013898:	e7ed      	b.n	8013876 <_strtod_l+0xf6>
 801389a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801389e:	f04f 3aff 	mov.w	sl, #4294967295
 80138a2:	e7e8      	b.n	8013876 <_strtod_l+0xf6>
 80138a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80138a6:	1c5a      	adds	r2, r3, #1
 80138a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80138aa:	785b      	ldrb	r3, [r3, #1]
 80138ac:	2b30      	cmp	r3, #48	; 0x30
 80138ae:	d0f9      	beq.n	80138a4 <_strtod_l+0x124>
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d0a4      	beq.n	80137fe <_strtod_l+0x7e>
 80138b4:	2301      	movs	r3, #1
 80138b6:	2500      	movs	r5, #0
 80138b8:	9306      	str	r3, [sp, #24]
 80138ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80138bc:	9308      	str	r3, [sp, #32]
 80138be:	9507      	str	r5, [sp, #28]
 80138c0:	9505      	str	r5, [sp, #20]
 80138c2:	220a      	movs	r2, #10
 80138c4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80138c6:	7807      	ldrb	r7, [r0, #0]
 80138c8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80138cc:	b2d9      	uxtb	r1, r3
 80138ce:	2909      	cmp	r1, #9
 80138d0:	d929      	bls.n	8013926 <_strtod_l+0x1a6>
 80138d2:	4622      	mov	r2, r4
 80138d4:	f8d8 1000 	ldr.w	r1, [r8]
 80138d8:	f003 fd1a 	bl	8017310 <strncmp>
 80138dc:	2800      	cmp	r0, #0
 80138de:	d031      	beq.n	8013944 <_strtod_l+0x1c4>
 80138e0:	2000      	movs	r0, #0
 80138e2:	9c05      	ldr	r4, [sp, #20]
 80138e4:	9004      	str	r0, [sp, #16]
 80138e6:	463b      	mov	r3, r7
 80138e8:	4602      	mov	r2, r0
 80138ea:	2b65      	cmp	r3, #101	; 0x65
 80138ec:	d001      	beq.n	80138f2 <_strtod_l+0x172>
 80138ee:	2b45      	cmp	r3, #69	; 0x45
 80138f0:	d114      	bne.n	801391c <_strtod_l+0x19c>
 80138f2:	b924      	cbnz	r4, 80138fe <_strtod_l+0x17e>
 80138f4:	b910      	cbnz	r0, 80138fc <_strtod_l+0x17c>
 80138f6:	9b06      	ldr	r3, [sp, #24]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d09e      	beq.n	801383a <_strtod_l+0xba>
 80138fc:	2400      	movs	r4, #0
 80138fe:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013900:	1c73      	adds	r3, r6, #1
 8013902:	931b      	str	r3, [sp, #108]	; 0x6c
 8013904:	7873      	ldrb	r3, [r6, #1]
 8013906:	2b2b      	cmp	r3, #43	; 0x2b
 8013908:	d078      	beq.n	80139fc <_strtod_l+0x27c>
 801390a:	2b2d      	cmp	r3, #45	; 0x2d
 801390c:	d070      	beq.n	80139f0 <_strtod_l+0x270>
 801390e:	f04f 0c00 	mov.w	ip, #0
 8013912:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8013916:	2f09      	cmp	r7, #9
 8013918:	d97c      	bls.n	8013a14 <_strtod_l+0x294>
 801391a:	961b      	str	r6, [sp, #108]	; 0x6c
 801391c:	f04f 0e00 	mov.w	lr, #0
 8013920:	e09a      	b.n	8013a58 <_strtod_l+0x2d8>
 8013922:	2300      	movs	r3, #0
 8013924:	e7c7      	b.n	80138b6 <_strtod_l+0x136>
 8013926:	9905      	ldr	r1, [sp, #20]
 8013928:	2908      	cmp	r1, #8
 801392a:	bfdd      	ittte	le
 801392c:	9907      	ldrle	r1, [sp, #28]
 801392e:	fb02 3301 	mlale	r3, r2, r1, r3
 8013932:	9307      	strle	r3, [sp, #28]
 8013934:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013938:	9b05      	ldr	r3, [sp, #20]
 801393a:	3001      	adds	r0, #1
 801393c:	3301      	adds	r3, #1
 801393e:	9305      	str	r3, [sp, #20]
 8013940:	901b      	str	r0, [sp, #108]	; 0x6c
 8013942:	e7bf      	b.n	80138c4 <_strtod_l+0x144>
 8013944:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013946:	191a      	adds	r2, r3, r4
 8013948:	921b      	str	r2, [sp, #108]	; 0x6c
 801394a:	9a05      	ldr	r2, [sp, #20]
 801394c:	5d1b      	ldrb	r3, [r3, r4]
 801394e:	2a00      	cmp	r2, #0
 8013950:	d037      	beq.n	80139c2 <_strtod_l+0x242>
 8013952:	9c05      	ldr	r4, [sp, #20]
 8013954:	4602      	mov	r2, r0
 8013956:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801395a:	2909      	cmp	r1, #9
 801395c:	d913      	bls.n	8013986 <_strtod_l+0x206>
 801395e:	2101      	movs	r1, #1
 8013960:	9104      	str	r1, [sp, #16]
 8013962:	e7c2      	b.n	80138ea <_strtod_l+0x16a>
 8013964:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013966:	1c5a      	adds	r2, r3, #1
 8013968:	921b      	str	r2, [sp, #108]	; 0x6c
 801396a:	785b      	ldrb	r3, [r3, #1]
 801396c:	3001      	adds	r0, #1
 801396e:	2b30      	cmp	r3, #48	; 0x30
 8013970:	d0f8      	beq.n	8013964 <_strtod_l+0x1e4>
 8013972:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8013976:	2a08      	cmp	r2, #8
 8013978:	f200 84e4 	bhi.w	8014344 <_strtod_l+0xbc4>
 801397c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801397e:	9208      	str	r2, [sp, #32]
 8013980:	4602      	mov	r2, r0
 8013982:	2000      	movs	r0, #0
 8013984:	4604      	mov	r4, r0
 8013986:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 801398a:	f100 0101 	add.w	r1, r0, #1
 801398e:	d012      	beq.n	80139b6 <_strtod_l+0x236>
 8013990:	440a      	add	r2, r1
 8013992:	eb00 0c04 	add.w	ip, r0, r4
 8013996:	4621      	mov	r1, r4
 8013998:	270a      	movs	r7, #10
 801399a:	458c      	cmp	ip, r1
 801399c:	d113      	bne.n	80139c6 <_strtod_l+0x246>
 801399e:	1821      	adds	r1, r4, r0
 80139a0:	2908      	cmp	r1, #8
 80139a2:	f104 0401 	add.w	r4, r4, #1
 80139a6:	4404      	add	r4, r0
 80139a8:	dc19      	bgt.n	80139de <_strtod_l+0x25e>
 80139aa:	9b07      	ldr	r3, [sp, #28]
 80139ac:	210a      	movs	r1, #10
 80139ae:	fb01 e303 	mla	r3, r1, r3, lr
 80139b2:	9307      	str	r3, [sp, #28]
 80139b4:	2100      	movs	r1, #0
 80139b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80139b8:	1c58      	adds	r0, r3, #1
 80139ba:	901b      	str	r0, [sp, #108]	; 0x6c
 80139bc:	785b      	ldrb	r3, [r3, #1]
 80139be:	4608      	mov	r0, r1
 80139c0:	e7c9      	b.n	8013956 <_strtod_l+0x1d6>
 80139c2:	9805      	ldr	r0, [sp, #20]
 80139c4:	e7d3      	b.n	801396e <_strtod_l+0x1ee>
 80139c6:	2908      	cmp	r1, #8
 80139c8:	f101 0101 	add.w	r1, r1, #1
 80139cc:	dc03      	bgt.n	80139d6 <_strtod_l+0x256>
 80139ce:	9b07      	ldr	r3, [sp, #28]
 80139d0:	437b      	muls	r3, r7
 80139d2:	9307      	str	r3, [sp, #28]
 80139d4:	e7e1      	b.n	801399a <_strtod_l+0x21a>
 80139d6:	2910      	cmp	r1, #16
 80139d8:	bfd8      	it	le
 80139da:	437d      	mulle	r5, r7
 80139dc:	e7dd      	b.n	801399a <_strtod_l+0x21a>
 80139de:	2c10      	cmp	r4, #16
 80139e0:	bfdc      	itt	le
 80139e2:	210a      	movle	r1, #10
 80139e4:	fb01 e505 	mlale	r5, r1, r5, lr
 80139e8:	e7e4      	b.n	80139b4 <_strtod_l+0x234>
 80139ea:	2301      	movs	r3, #1
 80139ec:	9304      	str	r3, [sp, #16]
 80139ee:	e781      	b.n	80138f4 <_strtod_l+0x174>
 80139f0:	f04f 0c01 	mov.w	ip, #1
 80139f4:	1cb3      	adds	r3, r6, #2
 80139f6:	931b      	str	r3, [sp, #108]	; 0x6c
 80139f8:	78b3      	ldrb	r3, [r6, #2]
 80139fa:	e78a      	b.n	8013912 <_strtod_l+0x192>
 80139fc:	f04f 0c00 	mov.w	ip, #0
 8013a00:	e7f8      	b.n	80139f4 <_strtod_l+0x274>
 8013a02:	bf00      	nop
 8013a04:	08017d1c 	.word	0x08017d1c
 8013a08:	7ff00000 	.word	0x7ff00000
 8013a0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a0e:	1c5f      	adds	r7, r3, #1
 8013a10:	971b      	str	r7, [sp, #108]	; 0x6c
 8013a12:	785b      	ldrb	r3, [r3, #1]
 8013a14:	2b30      	cmp	r3, #48	; 0x30
 8013a16:	d0f9      	beq.n	8013a0c <_strtod_l+0x28c>
 8013a18:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8013a1c:	2f08      	cmp	r7, #8
 8013a1e:	f63f af7d 	bhi.w	801391c <_strtod_l+0x19c>
 8013a22:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8013a26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a28:	930a      	str	r3, [sp, #40]	; 0x28
 8013a2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a2c:	1c5f      	adds	r7, r3, #1
 8013a2e:	971b      	str	r7, [sp, #108]	; 0x6c
 8013a30:	785b      	ldrb	r3, [r3, #1]
 8013a32:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8013a36:	f1b8 0f09 	cmp.w	r8, #9
 8013a3a:	d937      	bls.n	8013aac <_strtod_l+0x32c>
 8013a3c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013a3e:	1a7f      	subs	r7, r7, r1
 8013a40:	2f08      	cmp	r7, #8
 8013a42:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8013a46:	dc37      	bgt.n	8013ab8 <_strtod_l+0x338>
 8013a48:	45be      	cmp	lr, r7
 8013a4a:	bfa8      	it	ge
 8013a4c:	46be      	movge	lr, r7
 8013a4e:	f1bc 0f00 	cmp.w	ip, #0
 8013a52:	d001      	beq.n	8013a58 <_strtod_l+0x2d8>
 8013a54:	f1ce 0e00 	rsb	lr, lr, #0
 8013a58:	2c00      	cmp	r4, #0
 8013a5a:	d151      	bne.n	8013b00 <_strtod_l+0x380>
 8013a5c:	2800      	cmp	r0, #0
 8013a5e:	f47f aece 	bne.w	80137fe <_strtod_l+0x7e>
 8013a62:	9a06      	ldr	r2, [sp, #24]
 8013a64:	2a00      	cmp	r2, #0
 8013a66:	f47f aeca 	bne.w	80137fe <_strtod_l+0x7e>
 8013a6a:	9a04      	ldr	r2, [sp, #16]
 8013a6c:	2a00      	cmp	r2, #0
 8013a6e:	f47f aee4 	bne.w	801383a <_strtod_l+0xba>
 8013a72:	2b4e      	cmp	r3, #78	; 0x4e
 8013a74:	d027      	beq.n	8013ac6 <_strtod_l+0x346>
 8013a76:	dc21      	bgt.n	8013abc <_strtod_l+0x33c>
 8013a78:	2b49      	cmp	r3, #73	; 0x49
 8013a7a:	f47f aede 	bne.w	801383a <_strtod_l+0xba>
 8013a7e:	49a0      	ldr	r1, [pc, #640]	; (8013d00 <_strtod_l+0x580>)
 8013a80:	a81b      	add	r0, sp, #108	; 0x6c
 8013a82:	f002 f851 	bl	8015b28 <__match>
 8013a86:	2800      	cmp	r0, #0
 8013a88:	f43f aed7 	beq.w	801383a <_strtod_l+0xba>
 8013a8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a8e:	499d      	ldr	r1, [pc, #628]	; (8013d04 <_strtod_l+0x584>)
 8013a90:	3b01      	subs	r3, #1
 8013a92:	a81b      	add	r0, sp, #108	; 0x6c
 8013a94:	931b      	str	r3, [sp, #108]	; 0x6c
 8013a96:	f002 f847 	bl	8015b28 <__match>
 8013a9a:	b910      	cbnz	r0, 8013aa2 <_strtod_l+0x322>
 8013a9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a9e:	3301      	adds	r3, #1
 8013aa0:	931b      	str	r3, [sp, #108]	; 0x6c
 8013aa2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8013d18 <_strtod_l+0x598>
 8013aa6:	f04f 0a00 	mov.w	sl, #0
 8013aaa:	e6a8      	b.n	80137fe <_strtod_l+0x7e>
 8013aac:	210a      	movs	r1, #10
 8013aae:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013ab2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013ab6:	e7b8      	b.n	8013a2a <_strtod_l+0x2aa>
 8013ab8:	46be      	mov	lr, r7
 8013aba:	e7c8      	b.n	8013a4e <_strtod_l+0x2ce>
 8013abc:	2b69      	cmp	r3, #105	; 0x69
 8013abe:	d0de      	beq.n	8013a7e <_strtod_l+0x2fe>
 8013ac0:	2b6e      	cmp	r3, #110	; 0x6e
 8013ac2:	f47f aeba 	bne.w	801383a <_strtod_l+0xba>
 8013ac6:	4990      	ldr	r1, [pc, #576]	; (8013d08 <_strtod_l+0x588>)
 8013ac8:	a81b      	add	r0, sp, #108	; 0x6c
 8013aca:	f002 f82d 	bl	8015b28 <__match>
 8013ace:	2800      	cmp	r0, #0
 8013ad0:	f43f aeb3 	beq.w	801383a <_strtod_l+0xba>
 8013ad4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013ad6:	781b      	ldrb	r3, [r3, #0]
 8013ad8:	2b28      	cmp	r3, #40	; 0x28
 8013ada:	d10e      	bne.n	8013afa <_strtod_l+0x37a>
 8013adc:	aa1e      	add	r2, sp, #120	; 0x78
 8013ade:	498b      	ldr	r1, [pc, #556]	; (8013d0c <_strtod_l+0x58c>)
 8013ae0:	a81b      	add	r0, sp, #108	; 0x6c
 8013ae2:	f002 f835 	bl	8015b50 <__hexnan>
 8013ae6:	2805      	cmp	r0, #5
 8013ae8:	d107      	bne.n	8013afa <_strtod_l+0x37a>
 8013aea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013aec:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013af0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013af4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013af8:	e681      	b.n	80137fe <_strtod_l+0x7e>
 8013afa:	f8df b224 	ldr.w	fp, [pc, #548]	; 8013d20 <_strtod_l+0x5a0>
 8013afe:	e7d2      	b.n	8013aa6 <_strtod_l+0x326>
 8013b00:	ebae 0302 	sub.w	r3, lr, r2
 8013b04:	9306      	str	r3, [sp, #24]
 8013b06:	9b05      	ldr	r3, [sp, #20]
 8013b08:	9807      	ldr	r0, [sp, #28]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	bf08      	it	eq
 8013b0e:	4623      	moveq	r3, r4
 8013b10:	2c10      	cmp	r4, #16
 8013b12:	9305      	str	r3, [sp, #20]
 8013b14:	46a0      	mov	r8, r4
 8013b16:	bfa8      	it	ge
 8013b18:	f04f 0810 	movge.w	r8, #16
 8013b1c:	f7ec fd0a 	bl	8000534 <__aeabi_ui2d>
 8013b20:	2c09      	cmp	r4, #9
 8013b22:	4682      	mov	sl, r0
 8013b24:	468b      	mov	fp, r1
 8013b26:	dc13      	bgt.n	8013b50 <_strtod_l+0x3d0>
 8013b28:	9b06      	ldr	r3, [sp, #24]
 8013b2a:	2b00      	cmp	r3, #0
 8013b2c:	f43f ae67 	beq.w	80137fe <_strtod_l+0x7e>
 8013b30:	9b06      	ldr	r3, [sp, #24]
 8013b32:	dd7a      	ble.n	8013c2a <_strtod_l+0x4aa>
 8013b34:	2b16      	cmp	r3, #22
 8013b36:	dc61      	bgt.n	8013bfc <_strtod_l+0x47c>
 8013b38:	4a75      	ldr	r2, [pc, #468]	; (8013d10 <_strtod_l+0x590>)
 8013b3a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8013b3e:	e9de 0100 	ldrd	r0, r1, [lr]
 8013b42:	4652      	mov	r2, sl
 8013b44:	465b      	mov	r3, fp
 8013b46:	f7ec fd6f 	bl	8000628 <__aeabi_dmul>
 8013b4a:	4682      	mov	sl, r0
 8013b4c:	468b      	mov	fp, r1
 8013b4e:	e656      	b.n	80137fe <_strtod_l+0x7e>
 8013b50:	4b6f      	ldr	r3, [pc, #444]	; (8013d10 <_strtod_l+0x590>)
 8013b52:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013b56:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013b5a:	f7ec fd65 	bl	8000628 <__aeabi_dmul>
 8013b5e:	4606      	mov	r6, r0
 8013b60:	4628      	mov	r0, r5
 8013b62:	460f      	mov	r7, r1
 8013b64:	f7ec fce6 	bl	8000534 <__aeabi_ui2d>
 8013b68:	4602      	mov	r2, r0
 8013b6a:	460b      	mov	r3, r1
 8013b6c:	4630      	mov	r0, r6
 8013b6e:	4639      	mov	r1, r7
 8013b70:	f7ec fba4 	bl	80002bc <__adddf3>
 8013b74:	2c0f      	cmp	r4, #15
 8013b76:	4682      	mov	sl, r0
 8013b78:	468b      	mov	fp, r1
 8013b7a:	ddd5      	ble.n	8013b28 <_strtod_l+0x3a8>
 8013b7c:	9b06      	ldr	r3, [sp, #24]
 8013b7e:	eba4 0808 	sub.w	r8, r4, r8
 8013b82:	4498      	add	r8, r3
 8013b84:	f1b8 0f00 	cmp.w	r8, #0
 8013b88:	f340 8096 	ble.w	8013cb8 <_strtod_l+0x538>
 8013b8c:	f018 030f 	ands.w	r3, r8, #15
 8013b90:	d00a      	beq.n	8013ba8 <_strtod_l+0x428>
 8013b92:	495f      	ldr	r1, [pc, #380]	; (8013d10 <_strtod_l+0x590>)
 8013b94:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013b98:	4652      	mov	r2, sl
 8013b9a:	465b      	mov	r3, fp
 8013b9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ba0:	f7ec fd42 	bl	8000628 <__aeabi_dmul>
 8013ba4:	4682      	mov	sl, r0
 8013ba6:	468b      	mov	fp, r1
 8013ba8:	f038 080f 	bics.w	r8, r8, #15
 8013bac:	d073      	beq.n	8013c96 <_strtod_l+0x516>
 8013bae:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013bb2:	dd47      	ble.n	8013c44 <_strtod_l+0x4c4>
 8013bb4:	2400      	movs	r4, #0
 8013bb6:	46a0      	mov	r8, r4
 8013bb8:	9407      	str	r4, [sp, #28]
 8013bba:	9405      	str	r4, [sp, #20]
 8013bbc:	2322      	movs	r3, #34	; 0x22
 8013bbe:	f8df b158 	ldr.w	fp, [pc, #344]	; 8013d18 <_strtod_l+0x598>
 8013bc2:	f8c9 3000 	str.w	r3, [r9]
 8013bc6:	f04f 0a00 	mov.w	sl, #0
 8013bca:	9b07      	ldr	r3, [sp, #28]
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	f43f ae16 	beq.w	80137fe <_strtod_l+0x7e>
 8013bd2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013bd4:	4648      	mov	r0, r9
 8013bd6:	f002 f931 	bl	8015e3c <_Bfree>
 8013bda:	9905      	ldr	r1, [sp, #20]
 8013bdc:	4648      	mov	r0, r9
 8013bde:	f002 f92d 	bl	8015e3c <_Bfree>
 8013be2:	4641      	mov	r1, r8
 8013be4:	4648      	mov	r0, r9
 8013be6:	f002 f929 	bl	8015e3c <_Bfree>
 8013bea:	9907      	ldr	r1, [sp, #28]
 8013bec:	4648      	mov	r0, r9
 8013bee:	f002 f925 	bl	8015e3c <_Bfree>
 8013bf2:	4621      	mov	r1, r4
 8013bf4:	4648      	mov	r0, r9
 8013bf6:	f002 f921 	bl	8015e3c <_Bfree>
 8013bfa:	e600      	b.n	80137fe <_strtod_l+0x7e>
 8013bfc:	9a06      	ldr	r2, [sp, #24]
 8013bfe:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8013c02:	4293      	cmp	r3, r2
 8013c04:	dbba      	blt.n	8013b7c <_strtod_l+0x3fc>
 8013c06:	4d42      	ldr	r5, [pc, #264]	; (8013d10 <_strtod_l+0x590>)
 8013c08:	f1c4 040f 	rsb	r4, r4, #15
 8013c0c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8013c10:	4652      	mov	r2, sl
 8013c12:	465b      	mov	r3, fp
 8013c14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c18:	f7ec fd06 	bl	8000628 <__aeabi_dmul>
 8013c1c:	9b06      	ldr	r3, [sp, #24]
 8013c1e:	1b1c      	subs	r4, r3, r4
 8013c20:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8013c24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013c28:	e78d      	b.n	8013b46 <_strtod_l+0x3c6>
 8013c2a:	f113 0f16 	cmn.w	r3, #22
 8013c2e:	dba5      	blt.n	8013b7c <_strtod_l+0x3fc>
 8013c30:	4a37      	ldr	r2, [pc, #220]	; (8013d10 <_strtod_l+0x590>)
 8013c32:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8013c36:	e9d2 2300 	ldrd	r2, r3, [r2]
 8013c3a:	4650      	mov	r0, sl
 8013c3c:	4659      	mov	r1, fp
 8013c3e:	f7ec fe1d 	bl	800087c <__aeabi_ddiv>
 8013c42:	e782      	b.n	8013b4a <_strtod_l+0x3ca>
 8013c44:	2300      	movs	r3, #0
 8013c46:	4e33      	ldr	r6, [pc, #204]	; (8013d14 <_strtod_l+0x594>)
 8013c48:	ea4f 1828 	mov.w	r8, r8, asr #4
 8013c4c:	4650      	mov	r0, sl
 8013c4e:	4659      	mov	r1, fp
 8013c50:	461d      	mov	r5, r3
 8013c52:	f1b8 0f01 	cmp.w	r8, #1
 8013c56:	dc21      	bgt.n	8013c9c <_strtod_l+0x51c>
 8013c58:	b10b      	cbz	r3, 8013c5e <_strtod_l+0x4de>
 8013c5a:	4682      	mov	sl, r0
 8013c5c:	468b      	mov	fp, r1
 8013c5e:	4b2d      	ldr	r3, [pc, #180]	; (8013d14 <_strtod_l+0x594>)
 8013c60:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8013c64:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013c68:	4652      	mov	r2, sl
 8013c6a:	465b      	mov	r3, fp
 8013c6c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013c70:	f7ec fcda 	bl	8000628 <__aeabi_dmul>
 8013c74:	4b28      	ldr	r3, [pc, #160]	; (8013d18 <_strtod_l+0x598>)
 8013c76:	460a      	mov	r2, r1
 8013c78:	400b      	ands	r3, r1
 8013c7a:	4928      	ldr	r1, [pc, #160]	; (8013d1c <_strtod_l+0x59c>)
 8013c7c:	428b      	cmp	r3, r1
 8013c7e:	4682      	mov	sl, r0
 8013c80:	d898      	bhi.n	8013bb4 <_strtod_l+0x434>
 8013c82:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8013c86:	428b      	cmp	r3, r1
 8013c88:	bf86      	itte	hi
 8013c8a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8013d24 <_strtod_l+0x5a4>
 8013c8e:	f04f 3aff 	movhi.w	sl, #4294967295
 8013c92:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8013c96:	2300      	movs	r3, #0
 8013c98:	9304      	str	r3, [sp, #16]
 8013c9a:	e077      	b.n	8013d8c <_strtod_l+0x60c>
 8013c9c:	f018 0f01 	tst.w	r8, #1
 8013ca0:	d006      	beq.n	8013cb0 <_strtod_l+0x530>
 8013ca2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8013ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013caa:	f7ec fcbd 	bl	8000628 <__aeabi_dmul>
 8013cae:	2301      	movs	r3, #1
 8013cb0:	3501      	adds	r5, #1
 8013cb2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013cb6:	e7cc      	b.n	8013c52 <_strtod_l+0x4d2>
 8013cb8:	d0ed      	beq.n	8013c96 <_strtod_l+0x516>
 8013cba:	f1c8 0800 	rsb	r8, r8, #0
 8013cbe:	f018 020f 	ands.w	r2, r8, #15
 8013cc2:	d00a      	beq.n	8013cda <_strtod_l+0x55a>
 8013cc4:	4b12      	ldr	r3, [pc, #72]	; (8013d10 <_strtod_l+0x590>)
 8013cc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013cca:	4650      	mov	r0, sl
 8013ccc:	4659      	mov	r1, fp
 8013cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cd2:	f7ec fdd3 	bl	800087c <__aeabi_ddiv>
 8013cd6:	4682      	mov	sl, r0
 8013cd8:	468b      	mov	fp, r1
 8013cda:	ea5f 1828 	movs.w	r8, r8, asr #4
 8013cde:	d0da      	beq.n	8013c96 <_strtod_l+0x516>
 8013ce0:	f1b8 0f1f 	cmp.w	r8, #31
 8013ce4:	dd20      	ble.n	8013d28 <_strtod_l+0x5a8>
 8013ce6:	2400      	movs	r4, #0
 8013ce8:	46a0      	mov	r8, r4
 8013cea:	9407      	str	r4, [sp, #28]
 8013cec:	9405      	str	r4, [sp, #20]
 8013cee:	2322      	movs	r3, #34	; 0x22
 8013cf0:	f04f 0a00 	mov.w	sl, #0
 8013cf4:	f04f 0b00 	mov.w	fp, #0
 8013cf8:	f8c9 3000 	str.w	r3, [r9]
 8013cfc:	e765      	b.n	8013bca <_strtod_l+0x44a>
 8013cfe:	bf00      	nop
 8013d00:	08017ce9 	.word	0x08017ce9
 8013d04:	08017d73 	.word	0x08017d73
 8013d08:	08017cf1 	.word	0x08017cf1
 8013d0c:	08017d30 	.word	0x08017d30
 8013d10:	08017e18 	.word	0x08017e18
 8013d14:	08017df0 	.word	0x08017df0
 8013d18:	7ff00000 	.word	0x7ff00000
 8013d1c:	7ca00000 	.word	0x7ca00000
 8013d20:	fff80000 	.word	0xfff80000
 8013d24:	7fefffff 	.word	0x7fefffff
 8013d28:	f018 0310 	ands.w	r3, r8, #16
 8013d2c:	bf18      	it	ne
 8013d2e:	236a      	movne	r3, #106	; 0x6a
 8013d30:	4da0      	ldr	r5, [pc, #640]	; (8013fb4 <_strtod_l+0x834>)
 8013d32:	9304      	str	r3, [sp, #16]
 8013d34:	4650      	mov	r0, sl
 8013d36:	4659      	mov	r1, fp
 8013d38:	2300      	movs	r3, #0
 8013d3a:	f1b8 0f00 	cmp.w	r8, #0
 8013d3e:	f300 810a 	bgt.w	8013f56 <_strtod_l+0x7d6>
 8013d42:	b10b      	cbz	r3, 8013d48 <_strtod_l+0x5c8>
 8013d44:	4682      	mov	sl, r0
 8013d46:	468b      	mov	fp, r1
 8013d48:	9b04      	ldr	r3, [sp, #16]
 8013d4a:	b1bb      	cbz	r3, 8013d7c <_strtod_l+0x5fc>
 8013d4c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8013d50:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	4659      	mov	r1, fp
 8013d58:	dd10      	ble.n	8013d7c <_strtod_l+0x5fc>
 8013d5a:	2b1f      	cmp	r3, #31
 8013d5c:	f340 8107 	ble.w	8013f6e <_strtod_l+0x7ee>
 8013d60:	2b34      	cmp	r3, #52	; 0x34
 8013d62:	bfde      	ittt	le
 8013d64:	3b20      	suble	r3, #32
 8013d66:	f04f 32ff 	movle.w	r2, #4294967295
 8013d6a:	fa02 f303 	lslle.w	r3, r2, r3
 8013d6e:	f04f 0a00 	mov.w	sl, #0
 8013d72:	bfcc      	ite	gt
 8013d74:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013d78:	ea03 0b01 	andle.w	fp, r3, r1
 8013d7c:	2200      	movs	r2, #0
 8013d7e:	2300      	movs	r3, #0
 8013d80:	4650      	mov	r0, sl
 8013d82:	4659      	mov	r1, fp
 8013d84:	f7ec feb8 	bl	8000af8 <__aeabi_dcmpeq>
 8013d88:	2800      	cmp	r0, #0
 8013d8a:	d1ac      	bne.n	8013ce6 <_strtod_l+0x566>
 8013d8c:	9b07      	ldr	r3, [sp, #28]
 8013d8e:	9300      	str	r3, [sp, #0]
 8013d90:	9a05      	ldr	r2, [sp, #20]
 8013d92:	9908      	ldr	r1, [sp, #32]
 8013d94:	4623      	mov	r3, r4
 8013d96:	4648      	mov	r0, r9
 8013d98:	f002 f8a2 	bl	8015ee0 <__s2b>
 8013d9c:	9007      	str	r0, [sp, #28]
 8013d9e:	2800      	cmp	r0, #0
 8013da0:	f43f af08 	beq.w	8013bb4 <_strtod_l+0x434>
 8013da4:	9a06      	ldr	r2, [sp, #24]
 8013da6:	9b06      	ldr	r3, [sp, #24]
 8013da8:	2a00      	cmp	r2, #0
 8013daa:	f1c3 0300 	rsb	r3, r3, #0
 8013dae:	bfa8      	it	ge
 8013db0:	2300      	movge	r3, #0
 8013db2:	930e      	str	r3, [sp, #56]	; 0x38
 8013db4:	2400      	movs	r4, #0
 8013db6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013dba:	9316      	str	r3, [sp, #88]	; 0x58
 8013dbc:	46a0      	mov	r8, r4
 8013dbe:	9b07      	ldr	r3, [sp, #28]
 8013dc0:	4648      	mov	r0, r9
 8013dc2:	6859      	ldr	r1, [r3, #4]
 8013dc4:	f002 f806 	bl	8015dd4 <_Balloc>
 8013dc8:	9005      	str	r0, [sp, #20]
 8013dca:	2800      	cmp	r0, #0
 8013dcc:	f43f aef6 	beq.w	8013bbc <_strtod_l+0x43c>
 8013dd0:	9b07      	ldr	r3, [sp, #28]
 8013dd2:	691a      	ldr	r2, [r3, #16]
 8013dd4:	3202      	adds	r2, #2
 8013dd6:	f103 010c 	add.w	r1, r3, #12
 8013dda:	0092      	lsls	r2, r2, #2
 8013ddc:	300c      	adds	r0, #12
 8013dde:	f7fe fd13 	bl	8012808 <memcpy>
 8013de2:	aa1e      	add	r2, sp, #120	; 0x78
 8013de4:	a91d      	add	r1, sp, #116	; 0x74
 8013de6:	ec4b ab10 	vmov	d0, sl, fp
 8013dea:	4648      	mov	r0, r9
 8013dec:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013df0:	f002 fb32 	bl	8016458 <__d2b>
 8013df4:	901c      	str	r0, [sp, #112]	; 0x70
 8013df6:	2800      	cmp	r0, #0
 8013df8:	f43f aee0 	beq.w	8013bbc <_strtod_l+0x43c>
 8013dfc:	2101      	movs	r1, #1
 8013dfe:	4648      	mov	r0, r9
 8013e00:	f002 f8fa 	bl	8015ff8 <__i2b>
 8013e04:	4680      	mov	r8, r0
 8013e06:	2800      	cmp	r0, #0
 8013e08:	f43f aed8 	beq.w	8013bbc <_strtod_l+0x43c>
 8013e0c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8013e0e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013e10:	2e00      	cmp	r6, #0
 8013e12:	bfab      	itete	ge
 8013e14:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8013e16:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8013e18:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8013e1a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8013e1c:	bfac      	ite	ge
 8013e1e:	18f7      	addge	r7, r6, r3
 8013e20:	1b9d      	sublt	r5, r3, r6
 8013e22:	9b04      	ldr	r3, [sp, #16]
 8013e24:	1af6      	subs	r6, r6, r3
 8013e26:	4416      	add	r6, r2
 8013e28:	4b63      	ldr	r3, [pc, #396]	; (8013fb8 <_strtod_l+0x838>)
 8013e2a:	3e01      	subs	r6, #1
 8013e2c:	429e      	cmp	r6, r3
 8013e2e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013e32:	f280 80af 	bge.w	8013f94 <_strtod_l+0x814>
 8013e36:	1b9b      	subs	r3, r3, r6
 8013e38:	2b1f      	cmp	r3, #31
 8013e3a:	eba2 0203 	sub.w	r2, r2, r3
 8013e3e:	f04f 0101 	mov.w	r1, #1
 8013e42:	f300 809b 	bgt.w	8013f7c <_strtod_l+0x7fc>
 8013e46:	fa01 f303 	lsl.w	r3, r1, r3
 8013e4a:	930f      	str	r3, [sp, #60]	; 0x3c
 8013e4c:	2300      	movs	r3, #0
 8013e4e:	930a      	str	r3, [sp, #40]	; 0x28
 8013e50:	18be      	adds	r6, r7, r2
 8013e52:	9b04      	ldr	r3, [sp, #16]
 8013e54:	42b7      	cmp	r7, r6
 8013e56:	4415      	add	r5, r2
 8013e58:	441d      	add	r5, r3
 8013e5a:	463b      	mov	r3, r7
 8013e5c:	bfa8      	it	ge
 8013e5e:	4633      	movge	r3, r6
 8013e60:	42ab      	cmp	r3, r5
 8013e62:	bfa8      	it	ge
 8013e64:	462b      	movge	r3, r5
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	bfc2      	ittt	gt
 8013e6a:	1af6      	subgt	r6, r6, r3
 8013e6c:	1aed      	subgt	r5, r5, r3
 8013e6e:	1aff      	subgt	r7, r7, r3
 8013e70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013e72:	b1bb      	cbz	r3, 8013ea4 <_strtod_l+0x724>
 8013e74:	4641      	mov	r1, r8
 8013e76:	461a      	mov	r2, r3
 8013e78:	4648      	mov	r0, r9
 8013e7a:	f002 f95d 	bl	8016138 <__pow5mult>
 8013e7e:	4680      	mov	r8, r0
 8013e80:	2800      	cmp	r0, #0
 8013e82:	f43f ae9b 	beq.w	8013bbc <_strtod_l+0x43c>
 8013e86:	4601      	mov	r1, r0
 8013e88:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013e8a:	4648      	mov	r0, r9
 8013e8c:	f002 f8bd 	bl	801600a <__multiply>
 8013e90:	900c      	str	r0, [sp, #48]	; 0x30
 8013e92:	2800      	cmp	r0, #0
 8013e94:	f43f ae92 	beq.w	8013bbc <_strtod_l+0x43c>
 8013e98:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013e9a:	4648      	mov	r0, r9
 8013e9c:	f001 ffce 	bl	8015e3c <_Bfree>
 8013ea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013ea2:	931c      	str	r3, [sp, #112]	; 0x70
 8013ea4:	2e00      	cmp	r6, #0
 8013ea6:	dc7a      	bgt.n	8013f9e <_strtod_l+0x81e>
 8013ea8:	9b06      	ldr	r3, [sp, #24]
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	dd08      	ble.n	8013ec0 <_strtod_l+0x740>
 8013eae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013eb0:	9905      	ldr	r1, [sp, #20]
 8013eb2:	4648      	mov	r0, r9
 8013eb4:	f002 f940 	bl	8016138 <__pow5mult>
 8013eb8:	9005      	str	r0, [sp, #20]
 8013eba:	2800      	cmp	r0, #0
 8013ebc:	f43f ae7e 	beq.w	8013bbc <_strtod_l+0x43c>
 8013ec0:	2d00      	cmp	r5, #0
 8013ec2:	dd08      	ble.n	8013ed6 <_strtod_l+0x756>
 8013ec4:	462a      	mov	r2, r5
 8013ec6:	9905      	ldr	r1, [sp, #20]
 8013ec8:	4648      	mov	r0, r9
 8013eca:	f002 f983 	bl	80161d4 <__lshift>
 8013ece:	9005      	str	r0, [sp, #20]
 8013ed0:	2800      	cmp	r0, #0
 8013ed2:	f43f ae73 	beq.w	8013bbc <_strtod_l+0x43c>
 8013ed6:	2f00      	cmp	r7, #0
 8013ed8:	dd08      	ble.n	8013eec <_strtod_l+0x76c>
 8013eda:	4641      	mov	r1, r8
 8013edc:	463a      	mov	r2, r7
 8013ede:	4648      	mov	r0, r9
 8013ee0:	f002 f978 	bl	80161d4 <__lshift>
 8013ee4:	4680      	mov	r8, r0
 8013ee6:	2800      	cmp	r0, #0
 8013ee8:	f43f ae68 	beq.w	8013bbc <_strtod_l+0x43c>
 8013eec:	9a05      	ldr	r2, [sp, #20]
 8013eee:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013ef0:	4648      	mov	r0, r9
 8013ef2:	f002 f9dd 	bl	80162b0 <__mdiff>
 8013ef6:	4604      	mov	r4, r0
 8013ef8:	2800      	cmp	r0, #0
 8013efa:	f43f ae5f 	beq.w	8013bbc <_strtod_l+0x43c>
 8013efe:	68c3      	ldr	r3, [r0, #12]
 8013f00:	930c      	str	r3, [sp, #48]	; 0x30
 8013f02:	2300      	movs	r3, #0
 8013f04:	60c3      	str	r3, [r0, #12]
 8013f06:	4641      	mov	r1, r8
 8013f08:	f002 f9b8 	bl	801627c <__mcmp>
 8013f0c:	2800      	cmp	r0, #0
 8013f0e:	da55      	bge.n	8013fbc <_strtod_l+0x83c>
 8013f10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013f12:	b9e3      	cbnz	r3, 8013f4e <_strtod_l+0x7ce>
 8013f14:	f1ba 0f00 	cmp.w	sl, #0
 8013f18:	d119      	bne.n	8013f4e <_strtod_l+0x7ce>
 8013f1a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013f1e:	b9b3      	cbnz	r3, 8013f4e <_strtod_l+0x7ce>
 8013f20:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013f24:	0d1b      	lsrs	r3, r3, #20
 8013f26:	051b      	lsls	r3, r3, #20
 8013f28:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8013f2c:	d90f      	bls.n	8013f4e <_strtod_l+0x7ce>
 8013f2e:	6963      	ldr	r3, [r4, #20]
 8013f30:	b913      	cbnz	r3, 8013f38 <_strtod_l+0x7b8>
 8013f32:	6923      	ldr	r3, [r4, #16]
 8013f34:	2b01      	cmp	r3, #1
 8013f36:	dd0a      	ble.n	8013f4e <_strtod_l+0x7ce>
 8013f38:	4621      	mov	r1, r4
 8013f3a:	2201      	movs	r2, #1
 8013f3c:	4648      	mov	r0, r9
 8013f3e:	f002 f949 	bl	80161d4 <__lshift>
 8013f42:	4641      	mov	r1, r8
 8013f44:	4604      	mov	r4, r0
 8013f46:	f002 f999 	bl	801627c <__mcmp>
 8013f4a:	2800      	cmp	r0, #0
 8013f4c:	dc67      	bgt.n	801401e <_strtod_l+0x89e>
 8013f4e:	9b04      	ldr	r3, [sp, #16]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d171      	bne.n	8014038 <_strtod_l+0x8b8>
 8013f54:	e63d      	b.n	8013bd2 <_strtod_l+0x452>
 8013f56:	f018 0f01 	tst.w	r8, #1
 8013f5a:	d004      	beq.n	8013f66 <_strtod_l+0x7e6>
 8013f5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f60:	f7ec fb62 	bl	8000628 <__aeabi_dmul>
 8013f64:	2301      	movs	r3, #1
 8013f66:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013f6a:	3508      	adds	r5, #8
 8013f6c:	e6e5      	b.n	8013d3a <_strtod_l+0x5ba>
 8013f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8013f72:	fa02 f303 	lsl.w	r3, r2, r3
 8013f76:	ea03 0a0a 	and.w	sl, r3, sl
 8013f7a:	e6ff      	b.n	8013d7c <_strtod_l+0x5fc>
 8013f7c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8013f80:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8013f84:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8013f88:	36e2      	adds	r6, #226	; 0xe2
 8013f8a:	fa01 f306 	lsl.w	r3, r1, r6
 8013f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8013f90:	910f      	str	r1, [sp, #60]	; 0x3c
 8013f92:	e75d      	b.n	8013e50 <_strtod_l+0x6d0>
 8013f94:	2300      	movs	r3, #0
 8013f96:	930a      	str	r3, [sp, #40]	; 0x28
 8013f98:	2301      	movs	r3, #1
 8013f9a:	930f      	str	r3, [sp, #60]	; 0x3c
 8013f9c:	e758      	b.n	8013e50 <_strtod_l+0x6d0>
 8013f9e:	4632      	mov	r2, r6
 8013fa0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013fa2:	4648      	mov	r0, r9
 8013fa4:	f002 f916 	bl	80161d4 <__lshift>
 8013fa8:	901c      	str	r0, [sp, #112]	; 0x70
 8013faa:	2800      	cmp	r0, #0
 8013fac:	f47f af7c 	bne.w	8013ea8 <_strtod_l+0x728>
 8013fb0:	e604      	b.n	8013bbc <_strtod_l+0x43c>
 8013fb2:	bf00      	nop
 8013fb4:	08017d48 	.word	0x08017d48
 8013fb8:	fffffc02 	.word	0xfffffc02
 8013fbc:	465d      	mov	r5, fp
 8013fbe:	f040 8086 	bne.w	80140ce <_strtod_l+0x94e>
 8013fc2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013fc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013fc8:	b32a      	cbz	r2, 8014016 <_strtod_l+0x896>
 8013fca:	4aaf      	ldr	r2, [pc, #700]	; (8014288 <_strtod_l+0xb08>)
 8013fcc:	4293      	cmp	r3, r2
 8013fce:	d153      	bne.n	8014078 <_strtod_l+0x8f8>
 8013fd0:	9b04      	ldr	r3, [sp, #16]
 8013fd2:	4650      	mov	r0, sl
 8013fd4:	b1d3      	cbz	r3, 801400c <_strtod_l+0x88c>
 8013fd6:	4aad      	ldr	r2, [pc, #692]	; (801428c <_strtod_l+0xb0c>)
 8013fd8:	402a      	ands	r2, r5
 8013fda:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8013fde:	f04f 31ff 	mov.w	r1, #4294967295
 8013fe2:	d816      	bhi.n	8014012 <_strtod_l+0x892>
 8013fe4:	0d12      	lsrs	r2, r2, #20
 8013fe6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8013fea:	fa01 f303 	lsl.w	r3, r1, r3
 8013fee:	4298      	cmp	r0, r3
 8013ff0:	d142      	bne.n	8014078 <_strtod_l+0x8f8>
 8013ff2:	4ba7      	ldr	r3, [pc, #668]	; (8014290 <_strtod_l+0xb10>)
 8013ff4:	429d      	cmp	r5, r3
 8013ff6:	d102      	bne.n	8013ffe <_strtod_l+0x87e>
 8013ff8:	3001      	adds	r0, #1
 8013ffa:	f43f addf 	beq.w	8013bbc <_strtod_l+0x43c>
 8013ffe:	4ba3      	ldr	r3, [pc, #652]	; (801428c <_strtod_l+0xb0c>)
 8014000:	402b      	ands	r3, r5
 8014002:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8014006:	f04f 0a00 	mov.w	sl, #0
 801400a:	e7a0      	b.n	8013f4e <_strtod_l+0x7ce>
 801400c:	f04f 33ff 	mov.w	r3, #4294967295
 8014010:	e7ed      	b.n	8013fee <_strtod_l+0x86e>
 8014012:	460b      	mov	r3, r1
 8014014:	e7eb      	b.n	8013fee <_strtod_l+0x86e>
 8014016:	bb7b      	cbnz	r3, 8014078 <_strtod_l+0x8f8>
 8014018:	f1ba 0f00 	cmp.w	sl, #0
 801401c:	d12c      	bne.n	8014078 <_strtod_l+0x8f8>
 801401e:	9904      	ldr	r1, [sp, #16]
 8014020:	4a9a      	ldr	r2, [pc, #616]	; (801428c <_strtod_l+0xb0c>)
 8014022:	465b      	mov	r3, fp
 8014024:	b1f1      	cbz	r1, 8014064 <_strtod_l+0x8e4>
 8014026:	ea02 010b 	and.w	r1, r2, fp
 801402a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801402e:	dc19      	bgt.n	8014064 <_strtod_l+0x8e4>
 8014030:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014034:	f77f ae5b 	ble.w	8013cee <_strtod_l+0x56e>
 8014038:	4a96      	ldr	r2, [pc, #600]	; (8014294 <_strtod_l+0xb14>)
 801403a:	2300      	movs	r3, #0
 801403c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014040:	4650      	mov	r0, sl
 8014042:	4659      	mov	r1, fp
 8014044:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014048:	f7ec faee 	bl	8000628 <__aeabi_dmul>
 801404c:	4682      	mov	sl, r0
 801404e:	468b      	mov	fp, r1
 8014050:	2900      	cmp	r1, #0
 8014052:	f47f adbe 	bne.w	8013bd2 <_strtod_l+0x452>
 8014056:	2800      	cmp	r0, #0
 8014058:	f47f adbb 	bne.w	8013bd2 <_strtod_l+0x452>
 801405c:	2322      	movs	r3, #34	; 0x22
 801405e:	f8c9 3000 	str.w	r3, [r9]
 8014062:	e5b6      	b.n	8013bd2 <_strtod_l+0x452>
 8014064:	4013      	ands	r3, r2
 8014066:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801406a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801406e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014072:	f04f 3aff 	mov.w	sl, #4294967295
 8014076:	e76a      	b.n	8013f4e <_strtod_l+0x7ce>
 8014078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801407a:	b193      	cbz	r3, 80140a2 <_strtod_l+0x922>
 801407c:	422b      	tst	r3, r5
 801407e:	f43f af66 	beq.w	8013f4e <_strtod_l+0x7ce>
 8014082:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014084:	9a04      	ldr	r2, [sp, #16]
 8014086:	4650      	mov	r0, sl
 8014088:	4659      	mov	r1, fp
 801408a:	b173      	cbz	r3, 80140aa <_strtod_l+0x92a>
 801408c:	f7ff fb5b 	bl	8013746 <sulp>
 8014090:	4602      	mov	r2, r0
 8014092:	460b      	mov	r3, r1
 8014094:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014098:	f7ec f910 	bl	80002bc <__adddf3>
 801409c:	4682      	mov	sl, r0
 801409e:	468b      	mov	fp, r1
 80140a0:	e755      	b.n	8013f4e <_strtod_l+0x7ce>
 80140a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80140a4:	ea13 0f0a 	tst.w	r3, sl
 80140a8:	e7e9      	b.n	801407e <_strtod_l+0x8fe>
 80140aa:	f7ff fb4c 	bl	8013746 <sulp>
 80140ae:	4602      	mov	r2, r0
 80140b0:	460b      	mov	r3, r1
 80140b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80140b6:	f7ec f8ff 	bl	80002b8 <__aeabi_dsub>
 80140ba:	2200      	movs	r2, #0
 80140bc:	2300      	movs	r3, #0
 80140be:	4682      	mov	sl, r0
 80140c0:	468b      	mov	fp, r1
 80140c2:	f7ec fd19 	bl	8000af8 <__aeabi_dcmpeq>
 80140c6:	2800      	cmp	r0, #0
 80140c8:	f47f ae11 	bne.w	8013cee <_strtod_l+0x56e>
 80140cc:	e73f      	b.n	8013f4e <_strtod_l+0x7ce>
 80140ce:	4641      	mov	r1, r8
 80140d0:	4620      	mov	r0, r4
 80140d2:	f002 fa10 	bl	80164f6 <__ratio>
 80140d6:	ec57 6b10 	vmov	r6, r7, d0
 80140da:	2200      	movs	r2, #0
 80140dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80140e0:	ee10 0a10 	vmov	r0, s0
 80140e4:	4639      	mov	r1, r7
 80140e6:	f7ec fd1b 	bl	8000b20 <__aeabi_dcmple>
 80140ea:	2800      	cmp	r0, #0
 80140ec:	d077      	beq.n	80141de <_strtod_l+0xa5e>
 80140ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d04a      	beq.n	801418a <_strtod_l+0xa0a>
 80140f4:	4b68      	ldr	r3, [pc, #416]	; (8014298 <_strtod_l+0xb18>)
 80140f6:	2200      	movs	r2, #0
 80140f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80140fc:	4f66      	ldr	r7, [pc, #408]	; (8014298 <_strtod_l+0xb18>)
 80140fe:	2600      	movs	r6, #0
 8014100:	4b62      	ldr	r3, [pc, #392]	; (801428c <_strtod_l+0xb0c>)
 8014102:	402b      	ands	r3, r5
 8014104:	930f      	str	r3, [sp, #60]	; 0x3c
 8014106:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014108:	4b64      	ldr	r3, [pc, #400]	; (801429c <_strtod_l+0xb1c>)
 801410a:	429a      	cmp	r2, r3
 801410c:	f040 80ce 	bne.w	80142ac <_strtod_l+0xb2c>
 8014110:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014114:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014118:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801411c:	ec4b ab10 	vmov	d0, sl, fp
 8014120:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8014124:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014128:	f002 f920 	bl	801636c <__ulp>
 801412c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014130:	ec53 2b10 	vmov	r2, r3, d0
 8014134:	f7ec fa78 	bl	8000628 <__aeabi_dmul>
 8014138:	4652      	mov	r2, sl
 801413a:	465b      	mov	r3, fp
 801413c:	f7ec f8be 	bl	80002bc <__adddf3>
 8014140:	460b      	mov	r3, r1
 8014142:	4952      	ldr	r1, [pc, #328]	; (801428c <_strtod_l+0xb0c>)
 8014144:	4a56      	ldr	r2, [pc, #344]	; (80142a0 <_strtod_l+0xb20>)
 8014146:	4019      	ands	r1, r3
 8014148:	4291      	cmp	r1, r2
 801414a:	4682      	mov	sl, r0
 801414c:	d95b      	bls.n	8014206 <_strtod_l+0xa86>
 801414e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014150:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014154:	4293      	cmp	r3, r2
 8014156:	d103      	bne.n	8014160 <_strtod_l+0x9e0>
 8014158:	9b08      	ldr	r3, [sp, #32]
 801415a:	3301      	adds	r3, #1
 801415c:	f43f ad2e 	beq.w	8013bbc <_strtod_l+0x43c>
 8014160:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014290 <_strtod_l+0xb10>
 8014164:	f04f 3aff 	mov.w	sl, #4294967295
 8014168:	991c      	ldr	r1, [sp, #112]	; 0x70
 801416a:	4648      	mov	r0, r9
 801416c:	f001 fe66 	bl	8015e3c <_Bfree>
 8014170:	9905      	ldr	r1, [sp, #20]
 8014172:	4648      	mov	r0, r9
 8014174:	f001 fe62 	bl	8015e3c <_Bfree>
 8014178:	4641      	mov	r1, r8
 801417a:	4648      	mov	r0, r9
 801417c:	f001 fe5e 	bl	8015e3c <_Bfree>
 8014180:	4621      	mov	r1, r4
 8014182:	4648      	mov	r0, r9
 8014184:	f001 fe5a 	bl	8015e3c <_Bfree>
 8014188:	e619      	b.n	8013dbe <_strtod_l+0x63e>
 801418a:	f1ba 0f00 	cmp.w	sl, #0
 801418e:	d11a      	bne.n	80141c6 <_strtod_l+0xa46>
 8014190:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014194:	b9eb      	cbnz	r3, 80141d2 <_strtod_l+0xa52>
 8014196:	2200      	movs	r2, #0
 8014198:	4b3f      	ldr	r3, [pc, #252]	; (8014298 <_strtod_l+0xb18>)
 801419a:	4630      	mov	r0, r6
 801419c:	4639      	mov	r1, r7
 801419e:	f7ec fcb5 	bl	8000b0c <__aeabi_dcmplt>
 80141a2:	b9c8      	cbnz	r0, 80141d8 <_strtod_l+0xa58>
 80141a4:	4630      	mov	r0, r6
 80141a6:	4639      	mov	r1, r7
 80141a8:	2200      	movs	r2, #0
 80141aa:	4b3e      	ldr	r3, [pc, #248]	; (80142a4 <_strtod_l+0xb24>)
 80141ac:	f7ec fa3c 	bl	8000628 <__aeabi_dmul>
 80141b0:	4606      	mov	r6, r0
 80141b2:	460f      	mov	r7, r1
 80141b4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80141b8:	9618      	str	r6, [sp, #96]	; 0x60
 80141ba:	9319      	str	r3, [sp, #100]	; 0x64
 80141bc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80141c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80141c4:	e79c      	b.n	8014100 <_strtod_l+0x980>
 80141c6:	f1ba 0f01 	cmp.w	sl, #1
 80141ca:	d102      	bne.n	80141d2 <_strtod_l+0xa52>
 80141cc:	2d00      	cmp	r5, #0
 80141ce:	f43f ad8e 	beq.w	8013cee <_strtod_l+0x56e>
 80141d2:	2200      	movs	r2, #0
 80141d4:	4b34      	ldr	r3, [pc, #208]	; (80142a8 <_strtod_l+0xb28>)
 80141d6:	e78f      	b.n	80140f8 <_strtod_l+0x978>
 80141d8:	2600      	movs	r6, #0
 80141da:	4f32      	ldr	r7, [pc, #200]	; (80142a4 <_strtod_l+0xb24>)
 80141dc:	e7ea      	b.n	80141b4 <_strtod_l+0xa34>
 80141de:	4b31      	ldr	r3, [pc, #196]	; (80142a4 <_strtod_l+0xb24>)
 80141e0:	4630      	mov	r0, r6
 80141e2:	4639      	mov	r1, r7
 80141e4:	2200      	movs	r2, #0
 80141e6:	f7ec fa1f 	bl	8000628 <__aeabi_dmul>
 80141ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80141ec:	4606      	mov	r6, r0
 80141ee:	460f      	mov	r7, r1
 80141f0:	b933      	cbnz	r3, 8014200 <_strtod_l+0xa80>
 80141f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80141f6:	9010      	str	r0, [sp, #64]	; 0x40
 80141f8:	9311      	str	r3, [sp, #68]	; 0x44
 80141fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80141fe:	e7df      	b.n	80141c0 <_strtod_l+0xa40>
 8014200:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8014204:	e7f9      	b.n	80141fa <_strtod_l+0xa7a>
 8014206:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801420a:	9b04      	ldr	r3, [sp, #16]
 801420c:	2b00      	cmp	r3, #0
 801420e:	d1ab      	bne.n	8014168 <_strtod_l+0x9e8>
 8014210:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014214:	0d1b      	lsrs	r3, r3, #20
 8014216:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014218:	051b      	lsls	r3, r3, #20
 801421a:	429a      	cmp	r2, r3
 801421c:	465d      	mov	r5, fp
 801421e:	d1a3      	bne.n	8014168 <_strtod_l+0x9e8>
 8014220:	4639      	mov	r1, r7
 8014222:	4630      	mov	r0, r6
 8014224:	f7ec fcb0 	bl	8000b88 <__aeabi_d2iz>
 8014228:	f7ec f994 	bl	8000554 <__aeabi_i2d>
 801422c:	460b      	mov	r3, r1
 801422e:	4602      	mov	r2, r0
 8014230:	4639      	mov	r1, r7
 8014232:	4630      	mov	r0, r6
 8014234:	f7ec f840 	bl	80002b8 <__aeabi_dsub>
 8014238:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801423a:	4606      	mov	r6, r0
 801423c:	460f      	mov	r7, r1
 801423e:	b933      	cbnz	r3, 801424e <_strtod_l+0xace>
 8014240:	f1ba 0f00 	cmp.w	sl, #0
 8014244:	d103      	bne.n	801424e <_strtod_l+0xace>
 8014246:	f3cb 0513 	ubfx	r5, fp, #0, #20
 801424a:	2d00      	cmp	r5, #0
 801424c:	d06d      	beq.n	801432a <_strtod_l+0xbaa>
 801424e:	a30a      	add	r3, pc, #40	; (adr r3, 8014278 <_strtod_l+0xaf8>)
 8014250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014254:	4630      	mov	r0, r6
 8014256:	4639      	mov	r1, r7
 8014258:	f7ec fc58 	bl	8000b0c <__aeabi_dcmplt>
 801425c:	2800      	cmp	r0, #0
 801425e:	f47f acb8 	bne.w	8013bd2 <_strtod_l+0x452>
 8014262:	a307      	add	r3, pc, #28	; (adr r3, 8014280 <_strtod_l+0xb00>)
 8014264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014268:	4630      	mov	r0, r6
 801426a:	4639      	mov	r1, r7
 801426c:	f7ec fc6c 	bl	8000b48 <__aeabi_dcmpgt>
 8014270:	2800      	cmp	r0, #0
 8014272:	f43f af79 	beq.w	8014168 <_strtod_l+0x9e8>
 8014276:	e4ac      	b.n	8013bd2 <_strtod_l+0x452>
 8014278:	94a03595 	.word	0x94a03595
 801427c:	3fdfffff 	.word	0x3fdfffff
 8014280:	35afe535 	.word	0x35afe535
 8014284:	3fe00000 	.word	0x3fe00000
 8014288:	000fffff 	.word	0x000fffff
 801428c:	7ff00000 	.word	0x7ff00000
 8014290:	7fefffff 	.word	0x7fefffff
 8014294:	39500000 	.word	0x39500000
 8014298:	3ff00000 	.word	0x3ff00000
 801429c:	7fe00000 	.word	0x7fe00000
 80142a0:	7c9fffff 	.word	0x7c9fffff
 80142a4:	3fe00000 	.word	0x3fe00000
 80142a8:	bff00000 	.word	0xbff00000
 80142ac:	9b04      	ldr	r3, [sp, #16]
 80142ae:	b333      	cbz	r3, 80142fe <_strtod_l+0xb7e>
 80142b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80142b2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80142b6:	d822      	bhi.n	80142fe <_strtod_l+0xb7e>
 80142b8:	a327      	add	r3, pc, #156	; (adr r3, 8014358 <_strtod_l+0xbd8>)
 80142ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142be:	4630      	mov	r0, r6
 80142c0:	4639      	mov	r1, r7
 80142c2:	f7ec fc2d 	bl	8000b20 <__aeabi_dcmple>
 80142c6:	b1a0      	cbz	r0, 80142f2 <_strtod_l+0xb72>
 80142c8:	4639      	mov	r1, r7
 80142ca:	4630      	mov	r0, r6
 80142cc:	f7ec fc84 	bl	8000bd8 <__aeabi_d2uiz>
 80142d0:	2800      	cmp	r0, #0
 80142d2:	bf08      	it	eq
 80142d4:	2001      	moveq	r0, #1
 80142d6:	f7ec f92d 	bl	8000534 <__aeabi_ui2d>
 80142da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142dc:	4606      	mov	r6, r0
 80142de:	460f      	mov	r7, r1
 80142e0:	bb03      	cbnz	r3, 8014324 <_strtod_l+0xba4>
 80142e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80142e6:	9012      	str	r0, [sp, #72]	; 0x48
 80142e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80142ea:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80142ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80142f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80142f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80142f6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80142fa:	1a9b      	subs	r3, r3, r2
 80142fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80142fe:	ed9d 0b08 	vldr	d0, [sp, #32]
 8014302:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8014306:	f002 f831 	bl	801636c <__ulp>
 801430a:	4650      	mov	r0, sl
 801430c:	ec53 2b10 	vmov	r2, r3, d0
 8014310:	4659      	mov	r1, fp
 8014312:	f7ec f989 	bl	8000628 <__aeabi_dmul>
 8014316:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801431a:	f7eb ffcf 	bl	80002bc <__adddf3>
 801431e:	4682      	mov	sl, r0
 8014320:	468b      	mov	fp, r1
 8014322:	e772      	b.n	801420a <_strtod_l+0xa8a>
 8014324:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014328:	e7df      	b.n	80142ea <_strtod_l+0xb6a>
 801432a:	a30d      	add	r3, pc, #52	; (adr r3, 8014360 <_strtod_l+0xbe0>)
 801432c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014330:	f7ec fbec 	bl	8000b0c <__aeabi_dcmplt>
 8014334:	e79c      	b.n	8014270 <_strtod_l+0xaf0>
 8014336:	2300      	movs	r3, #0
 8014338:	930d      	str	r3, [sp, #52]	; 0x34
 801433a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801433c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801433e:	6013      	str	r3, [r2, #0]
 8014340:	f7ff ba61 	b.w	8013806 <_strtod_l+0x86>
 8014344:	2b65      	cmp	r3, #101	; 0x65
 8014346:	f04f 0200 	mov.w	r2, #0
 801434a:	f43f ab4e 	beq.w	80139ea <_strtod_l+0x26a>
 801434e:	2101      	movs	r1, #1
 8014350:	4614      	mov	r4, r2
 8014352:	9104      	str	r1, [sp, #16]
 8014354:	f7ff bacb 	b.w	80138ee <_strtod_l+0x16e>
 8014358:	ffc00000 	.word	0xffc00000
 801435c:	41dfffff 	.word	0x41dfffff
 8014360:	94a03595 	.word	0x94a03595
 8014364:	3fcfffff 	.word	0x3fcfffff

08014368 <_strtod_r>:
 8014368:	4b05      	ldr	r3, [pc, #20]	; (8014380 <_strtod_r+0x18>)
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	b410      	push	{r4}
 801436e:	6a1b      	ldr	r3, [r3, #32]
 8014370:	4c04      	ldr	r4, [pc, #16]	; (8014384 <_strtod_r+0x1c>)
 8014372:	2b00      	cmp	r3, #0
 8014374:	bf08      	it	eq
 8014376:	4623      	moveq	r3, r4
 8014378:	f85d 4b04 	ldr.w	r4, [sp], #4
 801437c:	f7ff ba00 	b.w	8013780 <_strtod_l>
 8014380:	2000000c 	.word	0x2000000c
 8014384:	20000070 	.word	0x20000070

08014388 <_strtol_l.isra.0>:
 8014388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801438c:	4680      	mov	r8, r0
 801438e:	4689      	mov	r9, r1
 8014390:	4692      	mov	sl, r2
 8014392:	461e      	mov	r6, r3
 8014394:	460f      	mov	r7, r1
 8014396:	463d      	mov	r5, r7
 8014398:	9808      	ldr	r0, [sp, #32]
 801439a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801439e:	f001 fc67 	bl	8015c70 <__locale_ctype_ptr_l>
 80143a2:	4420      	add	r0, r4
 80143a4:	7843      	ldrb	r3, [r0, #1]
 80143a6:	f013 0308 	ands.w	r3, r3, #8
 80143aa:	d132      	bne.n	8014412 <_strtol_l.isra.0+0x8a>
 80143ac:	2c2d      	cmp	r4, #45	; 0x2d
 80143ae:	d132      	bne.n	8014416 <_strtol_l.isra.0+0x8e>
 80143b0:	787c      	ldrb	r4, [r7, #1]
 80143b2:	1cbd      	adds	r5, r7, #2
 80143b4:	2201      	movs	r2, #1
 80143b6:	2e00      	cmp	r6, #0
 80143b8:	d05d      	beq.n	8014476 <_strtol_l.isra.0+0xee>
 80143ba:	2e10      	cmp	r6, #16
 80143bc:	d109      	bne.n	80143d2 <_strtol_l.isra.0+0x4a>
 80143be:	2c30      	cmp	r4, #48	; 0x30
 80143c0:	d107      	bne.n	80143d2 <_strtol_l.isra.0+0x4a>
 80143c2:	782b      	ldrb	r3, [r5, #0]
 80143c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80143c8:	2b58      	cmp	r3, #88	; 0x58
 80143ca:	d14f      	bne.n	801446c <_strtol_l.isra.0+0xe4>
 80143cc:	786c      	ldrb	r4, [r5, #1]
 80143ce:	2610      	movs	r6, #16
 80143d0:	3502      	adds	r5, #2
 80143d2:	2a00      	cmp	r2, #0
 80143d4:	bf14      	ite	ne
 80143d6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80143da:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80143de:	2700      	movs	r7, #0
 80143e0:	fbb1 fcf6 	udiv	ip, r1, r6
 80143e4:	4638      	mov	r0, r7
 80143e6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80143ea:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80143ee:	2b09      	cmp	r3, #9
 80143f0:	d817      	bhi.n	8014422 <_strtol_l.isra.0+0x9a>
 80143f2:	461c      	mov	r4, r3
 80143f4:	42a6      	cmp	r6, r4
 80143f6:	dd23      	ble.n	8014440 <_strtol_l.isra.0+0xb8>
 80143f8:	1c7b      	adds	r3, r7, #1
 80143fa:	d007      	beq.n	801440c <_strtol_l.isra.0+0x84>
 80143fc:	4584      	cmp	ip, r0
 80143fe:	d31c      	bcc.n	801443a <_strtol_l.isra.0+0xb2>
 8014400:	d101      	bne.n	8014406 <_strtol_l.isra.0+0x7e>
 8014402:	45a6      	cmp	lr, r4
 8014404:	db19      	blt.n	801443a <_strtol_l.isra.0+0xb2>
 8014406:	fb00 4006 	mla	r0, r0, r6, r4
 801440a:	2701      	movs	r7, #1
 801440c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014410:	e7eb      	b.n	80143ea <_strtol_l.isra.0+0x62>
 8014412:	462f      	mov	r7, r5
 8014414:	e7bf      	b.n	8014396 <_strtol_l.isra.0+0xe>
 8014416:	2c2b      	cmp	r4, #43	; 0x2b
 8014418:	bf04      	itt	eq
 801441a:	1cbd      	addeq	r5, r7, #2
 801441c:	787c      	ldrbeq	r4, [r7, #1]
 801441e:	461a      	mov	r2, r3
 8014420:	e7c9      	b.n	80143b6 <_strtol_l.isra.0+0x2e>
 8014422:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8014426:	2b19      	cmp	r3, #25
 8014428:	d801      	bhi.n	801442e <_strtol_l.isra.0+0xa6>
 801442a:	3c37      	subs	r4, #55	; 0x37
 801442c:	e7e2      	b.n	80143f4 <_strtol_l.isra.0+0x6c>
 801442e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8014432:	2b19      	cmp	r3, #25
 8014434:	d804      	bhi.n	8014440 <_strtol_l.isra.0+0xb8>
 8014436:	3c57      	subs	r4, #87	; 0x57
 8014438:	e7dc      	b.n	80143f4 <_strtol_l.isra.0+0x6c>
 801443a:	f04f 37ff 	mov.w	r7, #4294967295
 801443e:	e7e5      	b.n	801440c <_strtol_l.isra.0+0x84>
 8014440:	1c7b      	adds	r3, r7, #1
 8014442:	d108      	bne.n	8014456 <_strtol_l.isra.0+0xce>
 8014444:	2322      	movs	r3, #34	; 0x22
 8014446:	f8c8 3000 	str.w	r3, [r8]
 801444a:	4608      	mov	r0, r1
 801444c:	f1ba 0f00 	cmp.w	sl, #0
 8014450:	d107      	bne.n	8014462 <_strtol_l.isra.0+0xda>
 8014452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014456:	b102      	cbz	r2, 801445a <_strtol_l.isra.0+0xd2>
 8014458:	4240      	negs	r0, r0
 801445a:	f1ba 0f00 	cmp.w	sl, #0
 801445e:	d0f8      	beq.n	8014452 <_strtol_l.isra.0+0xca>
 8014460:	b10f      	cbz	r7, 8014466 <_strtol_l.isra.0+0xde>
 8014462:	f105 39ff 	add.w	r9, r5, #4294967295
 8014466:	f8ca 9000 	str.w	r9, [sl]
 801446a:	e7f2      	b.n	8014452 <_strtol_l.isra.0+0xca>
 801446c:	2430      	movs	r4, #48	; 0x30
 801446e:	2e00      	cmp	r6, #0
 8014470:	d1af      	bne.n	80143d2 <_strtol_l.isra.0+0x4a>
 8014472:	2608      	movs	r6, #8
 8014474:	e7ad      	b.n	80143d2 <_strtol_l.isra.0+0x4a>
 8014476:	2c30      	cmp	r4, #48	; 0x30
 8014478:	d0a3      	beq.n	80143c2 <_strtol_l.isra.0+0x3a>
 801447a:	260a      	movs	r6, #10
 801447c:	e7a9      	b.n	80143d2 <_strtol_l.isra.0+0x4a>
	...

08014480 <_strtol_r>:
 8014480:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014482:	4c06      	ldr	r4, [pc, #24]	; (801449c <_strtol_r+0x1c>)
 8014484:	4d06      	ldr	r5, [pc, #24]	; (80144a0 <_strtol_r+0x20>)
 8014486:	6824      	ldr	r4, [r4, #0]
 8014488:	6a24      	ldr	r4, [r4, #32]
 801448a:	2c00      	cmp	r4, #0
 801448c:	bf08      	it	eq
 801448e:	462c      	moveq	r4, r5
 8014490:	9400      	str	r4, [sp, #0]
 8014492:	f7ff ff79 	bl	8014388 <_strtol_l.isra.0>
 8014496:	b003      	add	sp, #12
 8014498:	bd30      	pop	{r4, r5, pc}
 801449a:	bf00      	nop
 801449c:	2000000c 	.word	0x2000000c
 80144a0:	20000070 	.word	0x20000070

080144a4 <_vsiprintf_r>:
 80144a4:	b500      	push	{lr}
 80144a6:	b09b      	sub	sp, #108	; 0x6c
 80144a8:	9100      	str	r1, [sp, #0]
 80144aa:	9104      	str	r1, [sp, #16]
 80144ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80144b0:	9105      	str	r1, [sp, #20]
 80144b2:	9102      	str	r1, [sp, #8]
 80144b4:	4905      	ldr	r1, [pc, #20]	; (80144cc <_vsiprintf_r+0x28>)
 80144b6:	9103      	str	r1, [sp, #12]
 80144b8:	4669      	mov	r1, sp
 80144ba:	f002 f99b 	bl	80167f4 <_svfiprintf_r>
 80144be:	9b00      	ldr	r3, [sp, #0]
 80144c0:	2200      	movs	r2, #0
 80144c2:	701a      	strb	r2, [r3, #0]
 80144c4:	b01b      	add	sp, #108	; 0x6c
 80144c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80144ca:	bf00      	nop
 80144cc:	ffff0208 	.word	0xffff0208

080144d0 <vsiprintf>:
 80144d0:	4613      	mov	r3, r2
 80144d2:	460a      	mov	r2, r1
 80144d4:	4601      	mov	r1, r0
 80144d6:	4802      	ldr	r0, [pc, #8]	; (80144e0 <vsiprintf+0x10>)
 80144d8:	6800      	ldr	r0, [r0, #0]
 80144da:	f7ff bfe3 	b.w	80144a4 <_vsiprintf_r>
 80144de:	bf00      	nop
 80144e0:	2000000c 	.word	0x2000000c

080144e4 <__swbuf_r>:
 80144e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144e6:	460e      	mov	r6, r1
 80144e8:	4614      	mov	r4, r2
 80144ea:	4605      	mov	r5, r0
 80144ec:	b118      	cbz	r0, 80144f6 <__swbuf_r+0x12>
 80144ee:	6983      	ldr	r3, [r0, #24]
 80144f0:	b90b      	cbnz	r3, 80144f6 <__swbuf_r+0x12>
 80144f2:	f001 f80d 	bl	8015510 <__sinit>
 80144f6:	4b21      	ldr	r3, [pc, #132]	; (801457c <__swbuf_r+0x98>)
 80144f8:	429c      	cmp	r4, r3
 80144fa:	d12a      	bne.n	8014552 <__swbuf_r+0x6e>
 80144fc:	686c      	ldr	r4, [r5, #4]
 80144fe:	69a3      	ldr	r3, [r4, #24]
 8014500:	60a3      	str	r3, [r4, #8]
 8014502:	89a3      	ldrh	r3, [r4, #12]
 8014504:	071a      	lsls	r2, r3, #28
 8014506:	d52e      	bpl.n	8014566 <__swbuf_r+0x82>
 8014508:	6923      	ldr	r3, [r4, #16]
 801450a:	b363      	cbz	r3, 8014566 <__swbuf_r+0x82>
 801450c:	6923      	ldr	r3, [r4, #16]
 801450e:	6820      	ldr	r0, [r4, #0]
 8014510:	1ac0      	subs	r0, r0, r3
 8014512:	6963      	ldr	r3, [r4, #20]
 8014514:	b2f6      	uxtb	r6, r6
 8014516:	4283      	cmp	r3, r0
 8014518:	4637      	mov	r7, r6
 801451a:	dc04      	bgt.n	8014526 <__swbuf_r+0x42>
 801451c:	4621      	mov	r1, r4
 801451e:	4628      	mov	r0, r5
 8014520:	f000 ff8c 	bl	801543c <_fflush_r>
 8014524:	bb28      	cbnz	r0, 8014572 <__swbuf_r+0x8e>
 8014526:	68a3      	ldr	r3, [r4, #8]
 8014528:	3b01      	subs	r3, #1
 801452a:	60a3      	str	r3, [r4, #8]
 801452c:	6823      	ldr	r3, [r4, #0]
 801452e:	1c5a      	adds	r2, r3, #1
 8014530:	6022      	str	r2, [r4, #0]
 8014532:	701e      	strb	r6, [r3, #0]
 8014534:	6963      	ldr	r3, [r4, #20]
 8014536:	3001      	adds	r0, #1
 8014538:	4283      	cmp	r3, r0
 801453a:	d004      	beq.n	8014546 <__swbuf_r+0x62>
 801453c:	89a3      	ldrh	r3, [r4, #12]
 801453e:	07db      	lsls	r3, r3, #31
 8014540:	d519      	bpl.n	8014576 <__swbuf_r+0x92>
 8014542:	2e0a      	cmp	r6, #10
 8014544:	d117      	bne.n	8014576 <__swbuf_r+0x92>
 8014546:	4621      	mov	r1, r4
 8014548:	4628      	mov	r0, r5
 801454a:	f000 ff77 	bl	801543c <_fflush_r>
 801454e:	b190      	cbz	r0, 8014576 <__swbuf_r+0x92>
 8014550:	e00f      	b.n	8014572 <__swbuf_r+0x8e>
 8014552:	4b0b      	ldr	r3, [pc, #44]	; (8014580 <__swbuf_r+0x9c>)
 8014554:	429c      	cmp	r4, r3
 8014556:	d101      	bne.n	801455c <__swbuf_r+0x78>
 8014558:	68ac      	ldr	r4, [r5, #8]
 801455a:	e7d0      	b.n	80144fe <__swbuf_r+0x1a>
 801455c:	4b09      	ldr	r3, [pc, #36]	; (8014584 <__swbuf_r+0xa0>)
 801455e:	429c      	cmp	r4, r3
 8014560:	bf08      	it	eq
 8014562:	68ec      	ldreq	r4, [r5, #12]
 8014564:	e7cb      	b.n	80144fe <__swbuf_r+0x1a>
 8014566:	4621      	mov	r1, r4
 8014568:	4628      	mov	r0, r5
 801456a:	f000 f81f 	bl	80145ac <__swsetup_r>
 801456e:	2800      	cmp	r0, #0
 8014570:	d0cc      	beq.n	801450c <__swbuf_r+0x28>
 8014572:	f04f 37ff 	mov.w	r7, #4294967295
 8014576:	4638      	mov	r0, r7
 8014578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801457a:	bf00      	nop
 801457c:	08017da0 	.word	0x08017da0
 8014580:	08017dc0 	.word	0x08017dc0
 8014584:	08017d80 	.word	0x08017d80

08014588 <_write_r>:
 8014588:	b538      	push	{r3, r4, r5, lr}
 801458a:	4c07      	ldr	r4, [pc, #28]	; (80145a8 <_write_r+0x20>)
 801458c:	4605      	mov	r5, r0
 801458e:	4608      	mov	r0, r1
 8014590:	4611      	mov	r1, r2
 8014592:	2200      	movs	r2, #0
 8014594:	6022      	str	r2, [r4, #0]
 8014596:	461a      	mov	r2, r3
 8014598:	f7ef fac9 	bl	8003b2e <_write>
 801459c:	1c43      	adds	r3, r0, #1
 801459e:	d102      	bne.n	80145a6 <_write_r+0x1e>
 80145a0:	6823      	ldr	r3, [r4, #0]
 80145a2:	b103      	cbz	r3, 80145a6 <_write_r+0x1e>
 80145a4:	602b      	str	r3, [r5, #0]
 80145a6:	bd38      	pop	{r3, r4, r5, pc}
 80145a8:	2002fae4 	.word	0x2002fae4

080145ac <__swsetup_r>:
 80145ac:	4b32      	ldr	r3, [pc, #200]	; (8014678 <__swsetup_r+0xcc>)
 80145ae:	b570      	push	{r4, r5, r6, lr}
 80145b0:	681d      	ldr	r5, [r3, #0]
 80145b2:	4606      	mov	r6, r0
 80145b4:	460c      	mov	r4, r1
 80145b6:	b125      	cbz	r5, 80145c2 <__swsetup_r+0x16>
 80145b8:	69ab      	ldr	r3, [r5, #24]
 80145ba:	b913      	cbnz	r3, 80145c2 <__swsetup_r+0x16>
 80145bc:	4628      	mov	r0, r5
 80145be:	f000 ffa7 	bl	8015510 <__sinit>
 80145c2:	4b2e      	ldr	r3, [pc, #184]	; (801467c <__swsetup_r+0xd0>)
 80145c4:	429c      	cmp	r4, r3
 80145c6:	d10f      	bne.n	80145e8 <__swsetup_r+0x3c>
 80145c8:	686c      	ldr	r4, [r5, #4]
 80145ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80145ce:	b29a      	uxth	r2, r3
 80145d0:	0715      	lsls	r5, r2, #28
 80145d2:	d42c      	bmi.n	801462e <__swsetup_r+0x82>
 80145d4:	06d0      	lsls	r0, r2, #27
 80145d6:	d411      	bmi.n	80145fc <__swsetup_r+0x50>
 80145d8:	2209      	movs	r2, #9
 80145da:	6032      	str	r2, [r6, #0]
 80145dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80145e0:	81a3      	strh	r3, [r4, #12]
 80145e2:	f04f 30ff 	mov.w	r0, #4294967295
 80145e6:	e03e      	b.n	8014666 <__swsetup_r+0xba>
 80145e8:	4b25      	ldr	r3, [pc, #148]	; (8014680 <__swsetup_r+0xd4>)
 80145ea:	429c      	cmp	r4, r3
 80145ec:	d101      	bne.n	80145f2 <__swsetup_r+0x46>
 80145ee:	68ac      	ldr	r4, [r5, #8]
 80145f0:	e7eb      	b.n	80145ca <__swsetup_r+0x1e>
 80145f2:	4b24      	ldr	r3, [pc, #144]	; (8014684 <__swsetup_r+0xd8>)
 80145f4:	429c      	cmp	r4, r3
 80145f6:	bf08      	it	eq
 80145f8:	68ec      	ldreq	r4, [r5, #12]
 80145fa:	e7e6      	b.n	80145ca <__swsetup_r+0x1e>
 80145fc:	0751      	lsls	r1, r2, #29
 80145fe:	d512      	bpl.n	8014626 <__swsetup_r+0x7a>
 8014600:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014602:	b141      	cbz	r1, 8014616 <__swsetup_r+0x6a>
 8014604:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014608:	4299      	cmp	r1, r3
 801460a:	d002      	beq.n	8014612 <__swsetup_r+0x66>
 801460c:	4630      	mov	r0, r6
 801460e:	f001 ffef 	bl	80165f0 <_free_r>
 8014612:	2300      	movs	r3, #0
 8014614:	6363      	str	r3, [r4, #52]	; 0x34
 8014616:	89a3      	ldrh	r3, [r4, #12]
 8014618:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801461c:	81a3      	strh	r3, [r4, #12]
 801461e:	2300      	movs	r3, #0
 8014620:	6063      	str	r3, [r4, #4]
 8014622:	6923      	ldr	r3, [r4, #16]
 8014624:	6023      	str	r3, [r4, #0]
 8014626:	89a3      	ldrh	r3, [r4, #12]
 8014628:	f043 0308 	orr.w	r3, r3, #8
 801462c:	81a3      	strh	r3, [r4, #12]
 801462e:	6923      	ldr	r3, [r4, #16]
 8014630:	b94b      	cbnz	r3, 8014646 <__swsetup_r+0x9a>
 8014632:	89a3      	ldrh	r3, [r4, #12]
 8014634:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801463c:	d003      	beq.n	8014646 <__swsetup_r+0x9a>
 801463e:	4621      	mov	r1, r4
 8014640:	4630      	mov	r0, r6
 8014642:	f001 fb6d 	bl	8015d20 <__smakebuf_r>
 8014646:	89a2      	ldrh	r2, [r4, #12]
 8014648:	f012 0301 	ands.w	r3, r2, #1
 801464c:	d00c      	beq.n	8014668 <__swsetup_r+0xbc>
 801464e:	2300      	movs	r3, #0
 8014650:	60a3      	str	r3, [r4, #8]
 8014652:	6963      	ldr	r3, [r4, #20]
 8014654:	425b      	negs	r3, r3
 8014656:	61a3      	str	r3, [r4, #24]
 8014658:	6923      	ldr	r3, [r4, #16]
 801465a:	b953      	cbnz	r3, 8014672 <__swsetup_r+0xc6>
 801465c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014660:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014664:	d1ba      	bne.n	80145dc <__swsetup_r+0x30>
 8014666:	bd70      	pop	{r4, r5, r6, pc}
 8014668:	0792      	lsls	r2, r2, #30
 801466a:	bf58      	it	pl
 801466c:	6963      	ldrpl	r3, [r4, #20]
 801466e:	60a3      	str	r3, [r4, #8]
 8014670:	e7f2      	b.n	8014658 <__swsetup_r+0xac>
 8014672:	2000      	movs	r0, #0
 8014674:	e7f7      	b.n	8014666 <__swsetup_r+0xba>
 8014676:	bf00      	nop
 8014678:	2000000c 	.word	0x2000000c
 801467c:	08017da0 	.word	0x08017da0
 8014680:	08017dc0 	.word	0x08017dc0
 8014684:	08017d80 	.word	0x08017d80

08014688 <_close_r>:
 8014688:	b538      	push	{r3, r4, r5, lr}
 801468a:	4c06      	ldr	r4, [pc, #24]	; (80146a4 <_close_r+0x1c>)
 801468c:	2300      	movs	r3, #0
 801468e:	4605      	mov	r5, r0
 8014690:	4608      	mov	r0, r1
 8014692:	6023      	str	r3, [r4, #0]
 8014694:	f7f0 ffb1 	bl	80055fa <_close>
 8014698:	1c43      	adds	r3, r0, #1
 801469a:	d102      	bne.n	80146a2 <_close_r+0x1a>
 801469c:	6823      	ldr	r3, [r4, #0]
 801469e:	b103      	cbz	r3, 80146a2 <_close_r+0x1a>
 80146a0:	602b      	str	r3, [r5, #0]
 80146a2:	bd38      	pop	{r3, r4, r5, pc}
 80146a4:	2002fae4 	.word	0x2002fae4

080146a8 <quorem>:
 80146a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146ac:	6903      	ldr	r3, [r0, #16]
 80146ae:	690c      	ldr	r4, [r1, #16]
 80146b0:	42a3      	cmp	r3, r4
 80146b2:	4680      	mov	r8, r0
 80146b4:	f2c0 8082 	blt.w	80147bc <quorem+0x114>
 80146b8:	3c01      	subs	r4, #1
 80146ba:	f101 0714 	add.w	r7, r1, #20
 80146be:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80146c2:	f100 0614 	add.w	r6, r0, #20
 80146c6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80146ca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80146ce:	eb06 030c 	add.w	r3, r6, ip
 80146d2:	3501      	adds	r5, #1
 80146d4:	eb07 090c 	add.w	r9, r7, ip
 80146d8:	9301      	str	r3, [sp, #4]
 80146da:	fbb0 f5f5 	udiv	r5, r0, r5
 80146de:	b395      	cbz	r5, 8014746 <quorem+0x9e>
 80146e0:	f04f 0a00 	mov.w	sl, #0
 80146e4:	4638      	mov	r0, r7
 80146e6:	46b6      	mov	lr, r6
 80146e8:	46d3      	mov	fp, sl
 80146ea:	f850 2b04 	ldr.w	r2, [r0], #4
 80146ee:	b293      	uxth	r3, r2
 80146f0:	fb05 a303 	mla	r3, r5, r3, sl
 80146f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80146f8:	b29b      	uxth	r3, r3
 80146fa:	ebab 0303 	sub.w	r3, fp, r3
 80146fe:	0c12      	lsrs	r2, r2, #16
 8014700:	f8de b000 	ldr.w	fp, [lr]
 8014704:	fb05 a202 	mla	r2, r5, r2, sl
 8014708:	fa13 f38b 	uxtah	r3, r3, fp
 801470c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014710:	fa1f fb82 	uxth.w	fp, r2
 8014714:	f8de 2000 	ldr.w	r2, [lr]
 8014718:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801471c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014720:	b29b      	uxth	r3, r3
 8014722:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014726:	4581      	cmp	r9, r0
 8014728:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801472c:	f84e 3b04 	str.w	r3, [lr], #4
 8014730:	d2db      	bcs.n	80146ea <quorem+0x42>
 8014732:	f856 300c 	ldr.w	r3, [r6, ip]
 8014736:	b933      	cbnz	r3, 8014746 <quorem+0x9e>
 8014738:	9b01      	ldr	r3, [sp, #4]
 801473a:	3b04      	subs	r3, #4
 801473c:	429e      	cmp	r6, r3
 801473e:	461a      	mov	r2, r3
 8014740:	d330      	bcc.n	80147a4 <quorem+0xfc>
 8014742:	f8c8 4010 	str.w	r4, [r8, #16]
 8014746:	4640      	mov	r0, r8
 8014748:	f001 fd98 	bl	801627c <__mcmp>
 801474c:	2800      	cmp	r0, #0
 801474e:	db25      	blt.n	801479c <quorem+0xf4>
 8014750:	3501      	adds	r5, #1
 8014752:	4630      	mov	r0, r6
 8014754:	f04f 0c00 	mov.w	ip, #0
 8014758:	f857 2b04 	ldr.w	r2, [r7], #4
 801475c:	f8d0 e000 	ldr.w	lr, [r0]
 8014760:	b293      	uxth	r3, r2
 8014762:	ebac 0303 	sub.w	r3, ip, r3
 8014766:	0c12      	lsrs	r2, r2, #16
 8014768:	fa13 f38e 	uxtah	r3, r3, lr
 801476c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014770:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014774:	b29b      	uxth	r3, r3
 8014776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801477a:	45b9      	cmp	r9, r7
 801477c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014780:	f840 3b04 	str.w	r3, [r0], #4
 8014784:	d2e8      	bcs.n	8014758 <quorem+0xb0>
 8014786:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801478a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801478e:	b92a      	cbnz	r2, 801479c <quorem+0xf4>
 8014790:	3b04      	subs	r3, #4
 8014792:	429e      	cmp	r6, r3
 8014794:	461a      	mov	r2, r3
 8014796:	d30b      	bcc.n	80147b0 <quorem+0x108>
 8014798:	f8c8 4010 	str.w	r4, [r8, #16]
 801479c:	4628      	mov	r0, r5
 801479e:	b003      	add	sp, #12
 80147a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147a4:	6812      	ldr	r2, [r2, #0]
 80147a6:	3b04      	subs	r3, #4
 80147a8:	2a00      	cmp	r2, #0
 80147aa:	d1ca      	bne.n	8014742 <quorem+0x9a>
 80147ac:	3c01      	subs	r4, #1
 80147ae:	e7c5      	b.n	801473c <quorem+0x94>
 80147b0:	6812      	ldr	r2, [r2, #0]
 80147b2:	3b04      	subs	r3, #4
 80147b4:	2a00      	cmp	r2, #0
 80147b6:	d1ef      	bne.n	8014798 <quorem+0xf0>
 80147b8:	3c01      	subs	r4, #1
 80147ba:	e7ea      	b.n	8014792 <quorem+0xea>
 80147bc:	2000      	movs	r0, #0
 80147be:	e7ee      	b.n	801479e <quorem+0xf6>

080147c0 <_dtoa_r>:
 80147c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147c4:	ec57 6b10 	vmov	r6, r7, d0
 80147c8:	b097      	sub	sp, #92	; 0x5c
 80147ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80147cc:	9106      	str	r1, [sp, #24]
 80147ce:	4604      	mov	r4, r0
 80147d0:	920b      	str	r2, [sp, #44]	; 0x2c
 80147d2:	9312      	str	r3, [sp, #72]	; 0x48
 80147d4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80147d8:	e9cd 6700 	strd	r6, r7, [sp]
 80147dc:	b93d      	cbnz	r5, 80147ee <_dtoa_r+0x2e>
 80147de:	2010      	movs	r0, #16
 80147e0:	f001 fade 	bl	8015da0 <malloc>
 80147e4:	6260      	str	r0, [r4, #36]	; 0x24
 80147e6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80147ea:	6005      	str	r5, [r0, #0]
 80147ec:	60c5      	str	r5, [r0, #12]
 80147ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80147f0:	6819      	ldr	r1, [r3, #0]
 80147f2:	b151      	cbz	r1, 801480a <_dtoa_r+0x4a>
 80147f4:	685a      	ldr	r2, [r3, #4]
 80147f6:	604a      	str	r2, [r1, #4]
 80147f8:	2301      	movs	r3, #1
 80147fa:	4093      	lsls	r3, r2
 80147fc:	608b      	str	r3, [r1, #8]
 80147fe:	4620      	mov	r0, r4
 8014800:	f001 fb1c 	bl	8015e3c <_Bfree>
 8014804:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014806:	2200      	movs	r2, #0
 8014808:	601a      	str	r2, [r3, #0]
 801480a:	1e3b      	subs	r3, r7, #0
 801480c:	bfbb      	ittet	lt
 801480e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014812:	9301      	strlt	r3, [sp, #4]
 8014814:	2300      	movge	r3, #0
 8014816:	2201      	movlt	r2, #1
 8014818:	bfac      	ite	ge
 801481a:	f8c8 3000 	strge.w	r3, [r8]
 801481e:	f8c8 2000 	strlt.w	r2, [r8]
 8014822:	4baf      	ldr	r3, [pc, #700]	; (8014ae0 <_dtoa_r+0x320>)
 8014824:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014828:	ea33 0308 	bics.w	r3, r3, r8
 801482c:	d114      	bne.n	8014858 <_dtoa_r+0x98>
 801482e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014830:	f242 730f 	movw	r3, #9999	; 0x270f
 8014834:	6013      	str	r3, [r2, #0]
 8014836:	9b00      	ldr	r3, [sp, #0]
 8014838:	b923      	cbnz	r3, 8014844 <_dtoa_r+0x84>
 801483a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801483e:	2800      	cmp	r0, #0
 8014840:	f000 8542 	beq.w	80152c8 <_dtoa_r+0xb08>
 8014844:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014846:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014af4 <_dtoa_r+0x334>
 801484a:	2b00      	cmp	r3, #0
 801484c:	f000 8544 	beq.w	80152d8 <_dtoa_r+0xb18>
 8014850:	f10b 0303 	add.w	r3, fp, #3
 8014854:	f000 bd3e 	b.w	80152d4 <_dtoa_r+0xb14>
 8014858:	e9dd 6700 	ldrd	r6, r7, [sp]
 801485c:	2200      	movs	r2, #0
 801485e:	2300      	movs	r3, #0
 8014860:	4630      	mov	r0, r6
 8014862:	4639      	mov	r1, r7
 8014864:	f7ec f948 	bl	8000af8 <__aeabi_dcmpeq>
 8014868:	4681      	mov	r9, r0
 801486a:	b168      	cbz	r0, 8014888 <_dtoa_r+0xc8>
 801486c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801486e:	2301      	movs	r3, #1
 8014870:	6013      	str	r3, [r2, #0]
 8014872:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014874:	2b00      	cmp	r3, #0
 8014876:	f000 8524 	beq.w	80152c2 <_dtoa_r+0xb02>
 801487a:	4b9a      	ldr	r3, [pc, #616]	; (8014ae4 <_dtoa_r+0x324>)
 801487c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801487e:	f103 3bff 	add.w	fp, r3, #4294967295
 8014882:	6013      	str	r3, [r2, #0]
 8014884:	f000 bd28 	b.w	80152d8 <_dtoa_r+0xb18>
 8014888:	aa14      	add	r2, sp, #80	; 0x50
 801488a:	a915      	add	r1, sp, #84	; 0x54
 801488c:	ec47 6b10 	vmov	d0, r6, r7
 8014890:	4620      	mov	r0, r4
 8014892:	f001 fde1 	bl	8016458 <__d2b>
 8014896:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801489a:	9004      	str	r0, [sp, #16]
 801489c:	2d00      	cmp	r5, #0
 801489e:	d07c      	beq.n	801499a <_dtoa_r+0x1da>
 80148a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80148a4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80148a8:	46b2      	mov	sl, r6
 80148aa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80148ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80148b2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80148b6:	2200      	movs	r2, #0
 80148b8:	4b8b      	ldr	r3, [pc, #556]	; (8014ae8 <_dtoa_r+0x328>)
 80148ba:	4650      	mov	r0, sl
 80148bc:	4659      	mov	r1, fp
 80148be:	f7eb fcfb 	bl	80002b8 <__aeabi_dsub>
 80148c2:	a381      	add	r3, pc, #516	; (adr r3, 8014ac8 <_dtoa_r+0x308>)
 80148c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148c8:	f7eb feae 	bl	8000628 <__aeabi_dmul>
 80148cc:	a380      	add	r3, pc, #512	; (adr r3, 8014ad0 <_dtoa_r+0x310>)
 80148ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148d2:	f7eb fcf3 	bl	80002bc <__adddf3>
 80148d6:	4606      	mov	r6, r0
 80148d8:	4628      	mov	r0, r5
 80148da:	460f      	mov	r7, r1
 80148dc:	f7eb fe3a 	bl	8000554 <__aeabi_i2d>
 80148e0:	a37d      	add	r3, pc, #500	; (adr r3, 8014ad8 <_dtoa_r+0x318>)
 80148e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148e6:	f7eb fe9f 	bl	8000628 <__aeabi_dmul>
 80148ea:	4602      	mov	r2, r0
 80148ec:	460b      	mov	r3, r1
 80148ee:	4630      	mov	r0, r6
 80148f0:	4639      	mov	r1, r7
 80148f2:	f7eb fce3 	bl	80002bc <__adddf3>
 80148f6:	4606      	mov	r6, r0
 80148f8:	460f      	mov	r7, r1
 80148fa:	f7ec f945 	bl	8000b88 <__aeabi_d2iz>
 80148fe:	2200      	movs	r2, #0
 8014900:	4682      	mov	sl, r0
 8014902:	2300      	movs	r3, #0
 8014904:	4630      	mov	r0, r6
 8014906:	4639      	mov	r1, r7
 8014908:	f7ec f900 	bl	8000b0c <__aeabi_dcmplt>
 801490c:	b148      	cbz	r0, 8014922 <_dtoa_r+0x162>
 801490e:	4650      	mov	r0, sl
 8014910:	f7eb fe20 	bl	8000554 <__aeabi_i2d>
 8014914:	4632      	mov	r2, r6
 8014916:	463b      	mov	r3, r7
 8014918:	f7ec f8ee 	bl	8000af8 <__aeabi_dcmpeq>
 801491c:	b908      	cbnz	r0, 8014922 <_dtoa_r+0x162>
 801491e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014922:	f1ba 0f16 	cmp.w	sl, #22
 8014926:	d859      	bhi.n	80149dc <_dtoa_r+0x21c>
 8014928:	4970      	ldr	r1, [pc, #448]	; (8014aec <_dtoa_r+0x32c>)
 801492a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801492e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014932:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014936:	f7ec f907 	bl	8000b48 <__aeabi_dcmpgt>
 801493a:	2800      	cmp	r0, #0
 801493c:	d050      	beq.n	80149e0 <_dtoa_r+0x220>
 801493e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014942:	2300      	movs	r3, #0
 8014944:	930f      	str	r3, [sp, #60]	; 0x3c
 8014946:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014948:	1b5d      	subs	r5, r3, r5
 801494a:	f1b5 0801 	subs.w	r8, r5, #1
 801494e:	bf49      	itett	mi
 8014950:	f1c5 0301 	rsbmi	r3, r5, #1
 8014954:	2300      	movpl	r3, #0
 8014956:	9305      	strmi	r3, [sp, #20]
 8014958:	f04f 0800 	movmi.w	r8, #0
 801495c:	bf58      	it	pl
 801495e:	9305      	strpl	r3, [sp, #20]
 8014960:	f1ba 0f00 	cmp.w	sl, #0
 8014964:	db3e      	blt.n	80149e4 <_dtoa_r+0x224>
 8014966:	2300      	movs	r3, #0
 8014968:	44d0      	add	r8, sl
 801496a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 801496e:	9307      	str	r3, [sp, #28]
 8014970:	9b06      	ldr	r3, [sp, #24]
 8014972:	2b09      	cmp	r3, #9
 8014974:	f200 8090 	bhi.w	8014a98 <_dtoa_r+0x2d8>
 8014978:	2b05      	cmp	r3, #5
 801497a:	bfc4      	itt	gt
 801497c:	3b04      	subgt	r3, #4
 801497e:	9306      	strgt	r3, [sp, #24]
 8014980:	9b06      	ldr	r3, [sp, #24]
 8014982:	f1a3 0302 	sub.w	r3, r3, #2
 8014986:	bfcc      	ite	gt
 8014988:	2500      	movgt	r5, #0
 801498a:	2501      	movle	r5, #1
 801498c:	2b03      	cmp	r3, #3
 801498e:	f200 808f 	bhi.w	8014ab0 <_dtoa_r+0x2f0>
 8014992:	e8df f003 	tbb	[pc, r3]
 8014996:	7f7d      	.short	0x7f7d
 8014998:	7131      	.short	0x7131
 801499a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801499e:	441d      	add	r5, r3
 80149a0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80149a4:	2820      	cmp	r0, #32
 80149a6:	dd13      	ble.n	80149d0 <_dtoa_r+0x210>
 80149a8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80149ac:	9b00      	ldr	r3, [sp, #0]
 80149ae:	fa08 f800 	lsl.w	r8, r8, r0
 80149b2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80149b6:	fa23 f000 	lsr.w	r0, r3, r0
 80149ba:	ea48 0000 	orr.w	r0, r8, r0
 80149be:	f7eb fdb9 	bl	8000534 <__aeabi_ui2d>
 80149c2:	2301      	movs	r3, #1
 80149c4:	4682      	mov	sl, r0
 80149c6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80149ca:	3d01      	subs	r5, #1
 80149cc:	9313      	str	r3, [sp, #76]	; 0x4c
 80149ce:	e772      	b.n	80148b6 <_dtoa_r+0xf6>
 80149d0:	9b00      	ldr	r3, [sp, #0]
 80149d2:	f1c0 0020 	rsb	r0, r0, #32
 80149d6:	fa03 f000 	lsl.w	r0, r3, r0
 80149da:	e7f0      	b.n	80149be <_dtoa_r+0x1fe>
 80149dc:	2301      	movs	r3, #1
 80149de:	e7b1      	b.n	8014944 <_dtoa_r+0x184>
 80149e0:	900f      	str	r0, [sp, #60]	; 0x3c
 80149e2:	e7b0      	b.n	8014946 <_dtoa_r+0x186>
 80149e4:	9b05      	ldr	r3, [sp, #20]
 80149e6:	eba3 030a 	sub.w	r3, r3, sl
 80149ea:	9305      	str	r3, [sp, #20]
 80149ec:	f1ca 0300 	rsb	r3, sl, #0
 80149f0:	9307      	str	r3, [sp, #28]
 80149f2:	2300      	movs	r3, #0
 80149f4:	930e      	str	r3, [sp, #56]	; 0x38
 80149f6:	e7bb      	b.n	8014970 <_dtoa_r+0x1b0>
 80149f8:	2301      	movs	r3, #1
 80149fa:	930a      	str	r3, [sp, #40]	; 0x28
 80149fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	dd59      	ble.n	8014ab6 <_dtoa_r+0x2f6>
 8014a02:	9302      	str	r3, [sp, #8]
 8014a04:	4699      	mov	r9, r3
 8014a06:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014a08:	2200      	movs	r2, #0
 8014a0a:	6072      	str	r2, [r6, #4]
 8014a0c:	2204      	movs	r2, #4
 8014a0e:	f102 0014 	add.w	r0, r2, #20
 8014a12:	4298      	cmp	r0, r3
 8014a14:	6871      	ldr	r1, [r6, #4]
 8014a16:	d953      	bls.n	8014ac0 <_dtoa_r+0x300>
 8014a18:	4620      	mov	r0, r4
 8014a1a:	f001 f9db 	bl	8015dd4 <_Balloc>
 8014a1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014a20:	6030      	str	r0, [r6, #0]
 8014a22:	f1b9 0f0e 	cmp.w	r9, #14
 8014a26:	f8d3 b000 	ldr.w	fp, [r3]
 8014a2a:	f200 80e6 	bhi.w	8014bfa <_dtoa_r+0x43a>
 8014a2e:	2d00      	cmp	r5, #0
 8014a30:	f000 80e3 	beq.w	8014bfa <_dtoa_r+0x43a>
 8014a34:	ed9d 7b00 	vldr	d7, [sp]
 8014a38:	f1ba 0f00 	cmp.w	sl, #0
 8014a3c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014a40:	dd74      	ble.n	8014b2c <_dtoa_r+0x36c>
 8014a42:	4a2a      	ldr	r2, [pc, #168]	; (8014aec <_dtoa_r+0x32c>)
 8014a44:	f00a 030f 	and.w	r3, sl, #15
 8014a48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014a4c:	ed93 7b00 	vldr	d7, [r3]
 8014a50:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014a54:	06f0      	lsls	r0, r6, #27
 8014a56:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014a5a:	d565      	bpl.n	8014b28 <_dtoa_r+0x368>
 8014a5c:	4b24      	ldr	r3, [pc, #144]	; (8014af0 <_dtoa_r+0x330>)
 8014a5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014a62:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014a66:	f7eb ff09 	bl	800087c <__aeabi_ddiv>
 8014a6a:	e9cd 0100 	strd	r0, r1, [sp]
 8014a6e:	f006 060f 	and.w	r6, r6, #15
 8014a72:	2503      	movs	r5, #3
 8014a74:	4f1e      	ldr	r7, [pc, #120]	; (8014af0 <_dtoa_r+0x330>)
 8014a76:	e04c      	b.n	8014b12 <_dtoa_r+0x352>
 8014a78:	2301      	movs	r3, #1
 8014a7a:	930a      	str	r3, [sp, #40]	; 0x28
 8014a7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014a7e:	4453      	add	r3, sl
 8014a80:	f103 0901 	add.w	r9, r3, #1
 8014a84:	9302      	str	r3, [sp, #8]
 8014a86:	464b      	mov	r3, r9
 8014a88:	2b01      	cmp	r3, #1
 8014a8a:	bfb8      	it	lt
 8014a8c:	2301      	movlt	r3, #1
 8014a8e:	e7ba      	b.n	8014a06 <_dtoa_r+0x246>
 8014a90:	2300      	movs	r3, #0
 8014a92:	e7b2      	b.n	80149fa <_dtoa_r+0x23a>
 8014a94:	2300      	movs	r3, #0
 8014a96:	e7f0      	b.n	8014a7a <_dtoa_r+0x2ba>
 8014a98:	2501      	movs	r5, #1
 8014a9a:	2300      	movs	r3, #0
 8014a9c:	9306      	str	r3, [sp, #24]
 8014a9e:	950a      	str	r5, [sp, #40]	; 0x28
 8014aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8014aa4:	9302      	str	r3, [sp, #8]
 8014aa6:	4699      	mov	r9, r3
 8014aa8:	2200      	movs	r2, #0
 8014aaa:	2312      	movs	r3, #18
 8014aac:	920b      	str	r2, [sp, #44]	; 0x2c
 8014aae:	e7aa      	b.n	8014a06 <_dtoa_r+0x246>
 8014ab0:	2301      	movs	r3, #1
 8014ab2:	930a      	str	r3, [sp, #40]	; 0x28
 8014ab4:	e7f4      	b.n	8014aa0 <_dtoa_r+0x2e0>
 8014ab6:	2301      	movs	r3, #1
 8014ab8:	9302      	str	r3, [sp, #8]
 8014aba:	4699      	mov	r9, r3
 8014abc:	461a      	mov	r2, r3
 8014abe:	e7f5      	b.n	8014aac <_dtoa_r+0x2ec>
 8014ac0:	3101      	adds	r1, #1
 8014ac2:	6071      	str	r1, [r6, #4]
 8014ac4:	0052      	lsls	r2, r2, #1
 8014ac6:	e7a2      	b.n	8014a0e <_dtoa_r+0x24e>
 8014ac8:	636f4361 	.word	0x636f4361
 8014acc:	3fd287a7 	.word	0x3fd287a7
 8014ad0:	8b60c8b3 	.word	0x8b60c8b3
 8014ad4:	3fc68a28 	.word	0x3fc68a28
 8014ad8:	509f79fb 	.word	0x509f79fb
 8014adc:	3fd34413 	.word	0x3fd34413
 8014ae0:	7ff00000 	.word	0x7ff00000
 8014ae4:	08017f14 	.word	0x08017f14
 8014ae8:	3ff80000 	.word	0x3ff80000
 8014aec:	08017e18 	.word	0x08017e18
 8014af0:	08017df0 	.word	0x08017df0
 8014af4:	08017d79 	.word	0x08017d79
 8014af8:	07f1      	lsls	r1, r6, #31
 8014afa:	d508      	bpl.n	8014b0e <_dtoa_r+0x34e>
 8014afc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014b00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014b04:	f7eb fd90 	bl	8000628 <__aeabi_dmul>
 8014b08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014b0c:	3501      	adds	r5, #1
 8014b0e:	1076      	asrs	r6, r6, #1
 8014b10:	3708      	adds	r7, #8
 8014b12:	2e00      	cmp	r6, #0
 8014b14:	d1f0      	bne.n	8014af8 <_dtoa_r+0x338>
 8014b16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014b1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b1e:	f7eb fead 	bl	800087c <__aeabi_ddiv>
 8014b22:	e9cd 0100 	strd	r0, r1, [sp]
 8014b26:	e01a      	b.n	8014b5e <_dtoa_r+0x39e>
 8014b28:	2502      	movs	r5, #2
 8014b2a:	e7a3      	b.n	8014a74 <_dtoa_r+0x2b4>
 8014b2c:	f000 80a0 	beq.w	8014c70 <_dtoa_r+0x4b0>
 8014b30:	f1ca 0600 	rsb	r6, sl, #0
 8014b34:	4b9f      	ldr	r3, [pc, #636]	; (8014db4 <_dtoa_r+0x5f4>)
 8014b36:	4fa0      	ldr	r7, [pc, #640]	; (8014db8 <_dtoa_r+0x5f8>)
 8014b38:	f006 020f 	and.w	r2, r6, #15
 8014b3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014b48:	f7eb fd6e 	bl	8000628 <__aeabi_dmul>
 8014b4c:	e9cd 0100 	strd	r0, r1, [sp]
 8014b50:	1136      	asrs	r6, r6, #4
 8014b52:	2300      	movs	r3, #0
 8014b54:	2502      	movs	r5, #2
 8014b56:	2e00      	cmp	r6, #0
 8014b58:	d17f      	bne.n	8014c5a <_dtoa_r+0x49a>
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d1e1      	bne.n	8014b22 <_dtoa_r+0x362>
 8014b5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	f000 8087 	beq.w	8014c74 <_dtoa_r+0x4b4>
 8014b66:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014b6a:	2200      	movs	r2, #0
 8014b6c:	4b93      	ldr	r3, [pc, #588]	; (8014dbc <_dtoa_r+0x5fc>)
 8014b6e:	4630      	mov	r0, r6
 8014b70:	4639      	mov	r1, r7
 8014b72:	f7eb ffcb 	bl	8000b0c <__aeabi_dcmplt>
 8014b76:	2800      	cmp	r0, #0
 8014b78:	d07c      	beq.n	8014c74 <_dtoa_r+0x4b4>
 8014b7a:	f1b9 0f00 	cmp.w	r9, #0
 8014b7e:	d079      	beq.n	8014c74 <_dtoa_r+0x4b4>
 8014b80:	9b02      	ldr	r3, [sp, #8]
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	dd35      	ble.n	8014bf2 <_dtoa_r+0x432>
 8014b86:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014b8a:	9308      	str	r3, [sp, #32]
 8014b8c:	4639      	mov	r1, r7
 8014b8e:	2200      	movs	r2, #0
 8014b90:	4b8b      	ldr	r3, [pc, #556]	; (8014dc0 <_dtoa_r+0x600>)
 8014b92:	4630      	mov	r0, r6
 8014b94:	f7eb fd48 	bl	8000628 <__aeabi_dmul>
 8014b98:	e9cd 0100 	strd	r0, r1, [sp]
 8014b9c:	9f02      	ldr	r7, [sp, #8]
 8014b9e:	3501      	adds	r5, #1
 8014ba0:	4628      	mov	r0, r5
 8014ba2:	f7eb fcd7 	bl	8000554 <__aeabi_i2d>
 8014ba6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014baa:	f7eb fd3d 	bl	8000628 <__aeabi_dmul>
 8014bae:	2200      	movs	r2, #0
 8014bb0:	4b84      	ldr	r3, [pc, #528]	; (8014dc4 <_dtoa_r+0x604>)
 8014bb2:	f7eb fb83 	bl	80002bc <__adddf3>
 8014bb6:	4605      	mov	r5, r0
 8014bb8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014bbc:	2f00      	cmp	r7, #0
 8014bbe:	d15d      	bne.n	8014c7c <_dtoa_r+0x4bc>
 8014bc0:	2200      	movs	r2, #0
 8014bc2:	4b81      	ldr	r3, [pc, #516]	; (8014dc8 <_dtoa_r+0x608>)
 8014bc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014bc8:	f7eb fb76 	bl	80002b8 <__aeabi_dsub>
 8014bcc:	462a      	mov	r2, r5
 8014bce:	4633      	mov	r3, r6
 8014bd0:	e9cd 0100 	strd	r0, r1, [sp]
 8014bd4:	f7eb ffb8 	bl	8000b48 <__aeabi_dcmpgt>
 8014bd8:	2800      	cmp	r0, #0
 8014bda:	f040 8288 	bne.w	80150ee <_dtoa_r+0x92e>
 8014bde:	462a      	mov	r2, r5
 8014be0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014be4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014be8:	f7eb ff90 	bl	8000b0c <__aeabi_dcmplt>
 8014bec:	2800      	cmp	r0, #0
 8014bee:	f040 827c 	bne.w	80150ea <_dtoa_r+0x92a>
 8014bf2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014bf6:	e9cd 2300 	strd	r2, r3, [sp]
 8014bfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	f2c0 8150 	blt.w	8014ea2 <_dtoa_r+0x6e2>
 8014c02:	f1ba 0f0e 	cmp.w	sl, #14
 8014c06:	f300 814c 	bgt.w	8014ea2 <_dtoa_r+0x6e2>
 8014c0a:	4b6a      	ldr	r3, [pc, #424]	; (8014db4 <_dtoa_r+0x5f4>)
 8014c0c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014c10:	ed93 7b00 	vldr	d7, [r3]
 8014c14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014c16:	2b00      	cmp	r3, #0
 8014c18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014c1c:	f280 80d8 	bge.w	8014dd0 <_dtoa_r+0x610>
 8014c20:	f1b9 0f00 	cmp.w	r9, #0
 8014c24:	f300 80d4 	bgt.w	8014dd0 <_dtoa_r+0x610>
 8014c28:	f040 825e 	bne.w	80150e8 <_dtoa_r+0x928>
 8014c2c:	2200      	movs	r2, #0
 8014c2e:	4b66      	ldr	r3, [pc, #408]	; (8014dc8 <_dtoa_r+0x608>)
 8014c30:	ec51 0b17 	vmov	r0, r1, d7
 8014c34:	f7eb fcf8 	bl	8000628 <__aeabi_dmul>
 8014c38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014c3c:	f7eb ff7a 	bl	8000b34 <__aeabi_dcmpge>
 8014c40:	464f      	mov	r7, r9
 8014c42:	464e      	mov	r6, r9
 8014c44:	2800      	cmp	r0, #0
 8014c46:	f040 8234 	bne.w	80150b2 <_dtoa_r+0x8f2>
 8014c4a:	2331      	movs	r3, #49	; 0x31
 8014c4c:	f10b 0501 	add.w	r5, fp, #1
 8014c50:	f88b 3000 	strb.w	r3, [fp]
 8014c54:	f10a 0a01 	add.w	sl, sl, #1
 8014c58:	e22f      	b.n	80150ba <_dtoa_r+0x8fa>
 8014c5a:	07f2      	lsls	r2, r6, #31
 8014c5c:	d505      	bpl.n	8014c6a <_dtoa_r+0x4aa>
 8014c5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014c62:	f7eb fce1 	bl	8000628 <__aeabi_dmul>
 8014c66:	3501      	adds	r5, #1
 8014c68:	2301      	movs	r3, #1
 8014c6a:	1076      	asrs	r6, r6, #1
 8014c6c:	3708      	adds	r7, #8
 8014c6e:	e772      	b.n	8014b56 <_dtoa_r+0x396>
 8014c70:	2502      	movs	r5, #2
 8014c72:	e774      	b.n	8014b5e <_dtoa_r+0x39e>
 8014c74:	f8cd a020 	str.w	sl, [sp, #32]
 8014c78:	464f      	mov	r7, r9
 8014c7a:	e791      	b.n	8014ba0 <_dtoa_r+0x3e0>
 8014c7c:	4b4d      	ldr	r3, [pc, #308]	; (8014db4 <_dtoa_r+0x5f4>)
 8014c7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014c82:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d047      	beq.n	8014d1c <_dtoa_r+0x55c>
 8014c8c:	4602      	mov	r2, r0
 8014c8e:	460b      	mov	r3, r1
 8014c90:	2000      	movs	r0, #0
 8014c92:	494e      	ldr	r1, [pc, #312]	; (8014dcc <_dtoa_r+0x60c>)
 8014c94:	f7eb fdf2 	bl	800087c <__aeabi_ddiv>
 8014c98:	462a      	mov	r2, r5
 8014c9a:	4633      	mov	r3, r6
 8014c9c:	f7eb fb0c 	bl	80002b8 <__aeabi_dsub>
 8014ca0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014ca4:	465d      	mov	r5, fp
 8014ca6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014caa:	f7eb ff6d 	bl	8000b88 <__aeabi_d2iz>
 8014cae:	4606      	mov	r6, r0
 8014cb0:	f7eb fc50 	bl	8000554 <__aeabi_i2d>
 8014cb4:	4602      	mov	r2, r0
 8014cb6:	460b      	mov	r3, r1
 8014cb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014cbc:	f7eb fafc 	bl	80002b8 <__aeabi_dsub>
 8014cc0:	3630      	adds	r6, #48	; 0x30
 8014cc2:	f805 6b01 	strb.w	r6, [r5], #1
 8014cc6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014cca:	e9cd 0100 	strd	r0, r1, [sp]
 8014cce:	f7eb ff1d 	bl	8000b0c <__aeabi_dcmplt>
 8014cd2:	2800      	cmp	r0, #0
 8014cd4:	d163      	bne.n	8014d9e <_dtoa_r+0x5de>
 8014cd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014cda:	2000      	movs	r0, #0
 8014cdc:	4937      	ldr	r1, [pc, #220]	; (8014dbc <_dtoa_r+0x5fc>)
 8014cde:	f7eb faeb 	bl	80002b8 <__aeabi_dsub>
 8014ce2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014ce6:	f7eb ff11 	bl	8000b0c <__aeabi_dcmplt>
 8014cea:	2800      	cmp	r0, #0
 8014cec:	f040 80b7 	bne.w	8014e5e <_dtoa_r+0x69e>
 8014cf0:	eba5 030b 	sub.w	r3, r5, fp
 8014cf4:	429f      	cmp	r7, r3
 8014cf6:	f77f af7c 	ble.w	8014bf2 <_dtoa_r+0x432>
 8014cfa:	2200      	movs	r2, #0
 8014cfc:	4b30      	ldr	r3, [pc, #192]	; (8014dc0 <_dtoa_r+0x600>)
 8014cfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014d02:	f7eb fc91 	bl	8000628 <__aeabi_dmul>
 8014d06:	2200      	movs	r2, #0
 8014d08:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014d0c:	4b2c      	ldr	r3, [pc, #176]	; (8014dc0 <_dtoa_r+0x600>)
 8014d0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d12:	f7eb fc89 	bl	8000628 <__aeabi_dmul>
 8014d16:	e9cd 0100 	strd	r0, r1, [sp]
 8014d1a:	e7c4      	b.n	8014ca6 <_dtoa_r+0x4e6>
 8014d1c:	462a      	mov	r2, r5
 8014d1e:	4633      	mov	r3, r6
 8014d20:	f7eb fc82 	bl	8000628 <__aeabi_dmul>
 8014d24:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014d28:	eb0b 0507 	add.w	r5, fp, r7
 8014d2c:	465e      	mov	r6, fp
 8014d2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d32:	f7eb ff29 	bl	8000b88 <__aeabi_d2iz>
 8014d36:	4607      	mov	r7, r0
 8014d38:	f7eb fc0c 	bl	8000554 <__aeabi_i2d>
 8014d3c:	3730      	adds	r7, #48	; 0x30
 8014d3e:	4602      	mov	r2, r0
 8014d40:	460b      	mov	r3, r1
 8014d42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d46:	f7eb fab7 	bl	80002b8 <__aeabi_dsub>
 8014d4a:	f806 7b01 	strb.w	r7, [r6], #1
 8014d4e:	42ae      	cmp	r6, r5
 8014d50:	e9cd 0100 	strd	r0, r1, [sp]
 8014d54:	f04f 0200 	mov.w	r2, #0
 8014d58:	d126      	bne.n	8014da8 <_dtoa_r+0x5e8>
 8014d5a:	4b1c      	ldr	r3, [pc, #112]	; (8014dcc <_dtoa_r+0x60c>)
 8014d5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014d60:	f7eb faac 	bl	80002bc <__adddf3>
 8014d64:	4602      	mov	r2, r0
 8014d66:	460b      	mov	r3, r1
 8014d68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d6c:	f7eb feec 	bl	8000b48 <__aeabi_dcmpgt>
 8014d70:	2800      	cmp	r0, #0
 8014d72:	d174      	bne.n	8014e5e <_dtoa_r+0x69e>
 8014d74:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014d78:	2000      	movs	r0, #0
 8014d7a:	4914      	ldr	r1, [pc, #80]	; (8014dcc <_dtoa_r+0x60c>)
 8014d7c:	f7eb fa9c 	bl	80002b8 <__aeabi_dsub>
 8014d80:	4602      	mov	r2, r0
 8014d82:	460b      	mov	r3, r1
 8014d84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d88:	f7eb fec0 	bl	8000b0c <__aeabi_dcmplt>
 8014d8c:	2800      	cmp	r0, #0
 8014d8e:	f43f af30 	beq.w	8014bf2 <_dtoa_r+0x432>
 8014d92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014d96:	2b30      	cmp	r3, #48	; 0x30
 8014d98:	f105 32ff 	add.w	r2, r5, #4294967295
 8014d9c:	d002      	beq.n	8014da4 <_dtoa_r+0x5e4>
 8014d9e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014da2:	e04a      	b.n	8014e3a <_dtoa_r+0x67a>
 8014da4:	4615      	mov	r5, r2
 8014da6:	e7f4      	b.n	8014d92 <_dtoa_r+0x5d2>
 8014da8:	4b05      	ldr	r3, [pc, #20]	; (8014dc0 <_dtoa_r+0x600>)
 8014daa:	f7eb fc3d 	bl	8000628 <__aeabi_dmul>
 8014dae:	e9cd 0100 	strd	r0, r1, [sp]
 8014db2:	e7bc      	b.n	8014d2e <_dtoa_r+0x56e>
 8014db4:	08017e18 	.word	0x08017e18
 8014db8:	08017df0 	.word	0x08017df0
 8014dbc:	3ff00000 	.word	0x3ff00000
 8014dc0:	40240000 	.word	0x40240000
 8014dc4:	401c0000 	.word	0x401c0000
 8014dc8:	40140000 	.word	0x40140000
 8014dcc:	3fe00000 	.word	0x3fe00000
 8014dd0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014dd4:	465d      	mov	r5, fp
 8014dd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014dda:	4630      	mov	r0, r6
 8014ddc:	4639      	mov	r1, r7
 8014dde:	f7eb fd4d 	bl	800087c <__aeabi_ddiv>
 8014de2:	f7eb fed1 	bl	8000b88 <__aeabi_d2iz>
 8014de6:	4680      	mov	r8, r0
 8014de8:	f7eb fbb4 	bl	8000554 <__aeabi_i2d>
 8014dec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014df0:	f7eb fc1a 	bl	8000628 <__aeabi_dmul>
 8014df4:	4602      	mov	r2, r0
 8014df6:	460b      	mov	r3, r1
 8014df8:	4630      	mov	r0, r6
 8014dfa:	4639      	mov	r1, r7
 8014dfc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014e00:	f7eb fa5a 	bl	80002b8 <__aeabi_dsub>
 8014e04:	f805 6b01 	strb.w	r6, [r5], #1
 8014e08:	eba5 060b 	sub.w	r6, r5, fp
 8014e0c:	45b1      	cmp	r9, r6
 8014e0e:	4602      	mov	r2, r0
 8014e10:	460b      	mov	r3, r1
 8014e12:	d139      	bne.n	8014e88 <_dtoa_r+0x6c8>
 8014e14:	f7eb fa52 	bl	80002bc <__adddf3>
 8014e18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014e1c:	4606      	mov	r6, r0
 8014e1e:	460f      	mov	r7, r1
 8014e20:	f7eb fe92 	bl	8000b48 <__aeabi_dcmpgt>
 8014e24:	b9c8      	cbnz	r0, 8014e5a <_dtoa_r+0x69a>
 8014e26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014e2a:	4630      	mov	r0, r6
 8014e2c:	4639      	mov	r1, r7
 8014e2e:	f7eb fe63 	bl	8000af8 <__aeabi_dcmpeq>
 8014e32:	b110      	cbz	r0, 8014e3a <_dtoa_r+0x67a>
 8014e34:	f018 0f01 	tst.w	r8, #1
 8014e38:	d10f      	bne.n	8014e5a <_dtoa_r+0x69a>
 8014e3a:	9904      	ldr	r1, [sp, #16]
 8014e3c:	4620      	mov	r0, r4
 8014e3e:	f000 fffd 	bl	8015e3c <_Bfree>
 8014e42:	2300      	movs	r3, #0
 8014e44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014e46:	702b      	strb	r3, [r5, #0]
 8014e48:	f10a 0301 	add.w	r3, sl, #1
 8014e4c:	6013      	str	r3, [r2, #0]
 8014e4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	f000 8241 	beq.w	80152d8 <_dtoa_r+0xb18>
 8014e56:	601d      	str	r5, [r3, #0]
 8014e58:	e23e      	b.n	80152d8 <_dtoa_r+0xb18>
 8014e5a:	f8cd a020 	str.w	sl, [sp, #32]
 8014e5e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014e62:	2a39      	cmp	r2, #57	; 0x39
 8014e64:	f105 33ff 	add.w	r3, r5, #4294967295
 8014e68:	d108      	bne.n	8014e7c <_dtoa_r+0x6bc>
 8014e6a:	459b      	cmp	fp, r3
 8014e6c:	d10a      	bne.n	8014e84 <_dtoa_r+0x6c4>
 8014e6e:	9b08      	ldr	r3, [sp, #32]
 8014e70:	3301      	adds	r3, #1
 8014e72:	9308      	str	r3, [sp, #32]
 8014e74:	2330      	movs	r3, #48	; 0x30
 8014e76:	f88b 3000 	strb.w	r3, [fp]
 8014e7a:	465b      	mov	r3, fp
 8014e7c:	781a      	ldrb	r2, [r3, #0]
 8014e7e:	3201      	adds	r2, #1
 8014e80:	701a      	strb	r2, [r3, #0]
 8014e82:	e78c      	b.n	8014d9e <_dtoa_r+0x5de>
 8014e84:	461d      	mov	r5, r3
 8014e86:	e7ea      	b.n	8014e5e <_dtoa_r+0x69e>
 8014e88:	2200      	movs	r2, #0
 8014e8a:	4b9b      	ldr	r3, [pc, #620]	; (80150f8 <_dtoa_r+0x938>)
 8014e8c:	f7eb fbcc 	bl	8000628 <__aeabi_dmul>
 8014e90:	2200      	movs	r2, #0
 8014e92:	2300      	movs	r3, #0
 8014e94:	4606      	mov	r6, r0
 8014e96:	460f      	mov	r7, r1
 8014e98:	f7eb fe2e 	bl	8000af8 <__aeabi_dcmpeq>
 8014e9c:	2800      	cmp	r0, #0
 8014e9e:	d09a      	beq.n	8014dd6 <_dtoa_r+0x616>
 8014ea0:	e7cb      	b.n	8014e3a <_dtoa_r+0x67a>
 8014ea2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014ea4:	2a00      	cmp	r2, #0
 8014ea6:	f000 808b 	beq.w	8014fc0 <_dtoa_r+0x800>
 8014eaa:	9a06      	ldr	r2, [sp, #24]
 8014eac:	2a01      	cmp	r2, #1
 8014eae:	dc6e      	bgt.n	8014f8e <_dtoa_r+0x7ce>
 8014eb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014eb2:	2a00      	cmp	r2, #0
 8014eb4:	d067      	beq.n	8014f86 <_dtoa_r+0x7c6>
 8014eb6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014eba:	9f07      	ldr	r7, [sp, #28]
 8014ebc:	9d05      	ldr	r5, [sp, #20]
 8014ebe:	9a05      	ldr	r2, [sp, #20]
 8014ec0:	2101      	movs	r1, #1
 8014ec2:	441a      	add	r2, r3
 8014ec4:	4620      	mov	r0, r4
 8014ec6:	9205      	str	r2, [sp, #20]
 8014ec8:	4498      	add	r8, r3
 8014eca:	f001 f895 	bl	8015ff8 <__i2b>
 8014ece:	4606      	mov	r6, r0
 8014ed0:	2d00      	cmp	r5, #0
 8014ed2:	dd0c      	ble.n	8014eee <_dtoa_r+0x72e>
 8014ed4:	f1b8 0f00 	cmp.w	r8, #0
 8014ed8:	dd09      	ble.n	8014eee <_dtoa_r+0x72e>
 8014eda:	4545      	cmp	r5, r8
 8014edc:	9a05      	ldr	r2, [sp, #20]
 8014ede:	462b      	mov	r3, r5
 8014ee0:	bfa8      	it	ge
 8014ee2:	4643      	movge	r3, r8
 8014ee4:	1ad2      	subs	r2, r2, r3
 8014ee6:	9205      	str	r2, [sp, #20]
 8014ee8:	1aed      	subs	r5, r5, r3
 8014eea:	eba8 0803 	sub.w	r8, r8, r3
 8014eee:	9b07      	ldr	r3, [sp, #28]
 8014ef0:	b1eb      	cbz	r3, 8014f2e <_dtoa_r+0x76e>
 8014ef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d067      	beq.n	8014fc8 <_dtoa_r+0x808>
 8014ef8:	b18f      	cbz	r7, 8014f1e <_dtoa_r+0x75e>
 8014efa:	4631      	mov	r1, r6
 8014efc:	463a      	mov	r2, r7
 8014efe:	4620      	mov	r0, r4
 8014f00:	f001 f91a 	bl	8016138 <__pow5mult>
 8014f04:	9a04      	ldr	r2, [sp, #16]
 8014f06:	4601      	mov	r1, r0
 8014f08:	4606      	mov	r6, r0
 8014f0a:	4620      	mov	r0, r4
 8014f0c:	f001 f87d 	bl	801600a <__multiply>
 8014f10:	9904      	ldr	r1, [sp, #16]
 8014f12:	9008      	str	r0, [sp, #32]
 8014f14:	4620      	mov	r0, r4
 8014f16:	f000 ff91 	bl	8015e3c <_Bfree>
 8014f1a:	9b08      	ldr	r3, [sp, #32]
 8014f1c:	9304      	str	r3, [sp, #16]
 8014f1e:	9b07      	ldr	r3, [sp, #28]
 8014f20:	1bda      	subs	r2, r3, r7
 8014f22:	d004      	beq.n	8014f2e <_dtoa_r+0x76e>
 8014f24:	9904      	ldr	r1, [sp, #16]
 8014f26:	4620      	mov	r0, r4
 8014f28:	f001 f906 	bl	8016138 <__pow5mult>
 8014f2c:	9004      	str	r0, [sp, #16]
 8014f2e:	2101      	movs	r1, #1
 8014f30:	4620      	mov	r0, r4
 8014f32:	f001 f861 	bl	8015ff8 <__i2b>
 8014f36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014f38:	4607      	mov	r7, r0
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	f000 81d0 	beq.w	80152e0 <_dtoa_r+0xb20>
 8014f40:	461a      	mov	r2, r3
 8014f42:	4601      	mov	r1, r0
 8014f44:	4620      	mov	r0, r4
 8014f46:	f001 f8f7 	bl	8016138 <__pow5mult>
 8014f4a:	9b06      	ldr	r3, [sp, #24]
 8014f4c:	2b01      	cmp	r3, #1
 8014f4e:	4607      	mov	r7, r0
 8014f50:	dc40      	bgt.n	8014fd4 <_dtoa_r+0x814>
 8014f52:	9b00      	ldr	r3, [sp, #0]
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d139      	bne.n	8014fcc <_dtoa_r+0x80c>
 8014f58:	9b01      	ldr	r3, [sp, #4]
 8014f5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	d136      	bne.n	8014fd0 <_dtoa_r+0x810>
 8014f62:	9b01      	ldr	r3, [sp, #4]
 8014f64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014f68:	0d1b      	lsrs	r3, r3, #20
 8014f6a:	051b      	lsls	r3, r3, #20
 8014f6c:	b12b      	cbz	r3, 8014f7a <_dtoa_r+0x7ba>
 8014f6e:	9b05      	ldr	r3, [sp, #20]
 8014f70:	3301      	adds	r3, #1
 8014f72:	9305      	str	r3, [sp, #20]
 8014f74:	f108 0801 	add.w	r8, r8, #1
 8014f78:	2301      	movs	r3, #1
 8014f7a:	9307      	str	r3, [sp, #28]
 8014f7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	d12a      	bne.n	8014fd8 <_dtoa_r+0x818>
 8014f82:	2001      	movs	r0, #1
 8014f84:	e030      	b.n	8014fe8 <_dtoa_r+0x828>
 8014f86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014f88:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014f8c:	e795      	b.n	8014eba <_dtoa_r+0x6fa>
 8014f8e:	9b07      	ldr	r3, [sp, #28]
 8014f90:	f109 37ff 	add.w	r7, r9, #4294967295
 8014f94:	42bb      	cmp	r3, r7
 8014f96:	bfbf      	itttt	lt
 8014f98:	9b07      	ldrlt	r3, [sp, #28]
 8014f9a:	9707      	strlt	r7, [sp, #28]
 8014f9c:	1afa      	sublt	r2, r7, r3
 8014f9e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014fa0:	bfbb      	ittet	lt
 8014fa2:	189b      	addlt	r3, r3, r2
 8014fa4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8014fa6:	1bdf      	subge	r7, r3, r7
 8014fa8:	2700      	movlt	r7, #0
 8014faa:	f1b9 0f00 	cmp.w	r9, #0
 8014fae:	bfb5      	itete	lt
 8014fb0:	9b05      	ldrlt	r3, [sp, #20]
 8014fb2:	9d05      	ldrge	r5, [sp, #20]
 8014fb4:	eba3 0509 	sublt.w	r5, r3, r9
 8014fb8:	464b      	movge	r3, r9
 8014fba:	bfb8      	it	lt
 8014fbc:	2300      	movlt	r3, #0
 8014fbe:	e77e      	b.n	8014ebe <_dtoa_r+0x6fe>
 8014fc0:	9f07      	ldr	r7, [sp, #28]
 8014fc2:	9d05      	ldr	r5, [sp, #20]
 8014fc4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8014fc6:	e783      	b.n	8014ed0 <_dtoa_r+0x710>
 8014fc8:	9a07      	ldr	r2, [sp, #28]
 8014fca:	e7ab      	b.n	8014f24 <_dtoa_r+0x764>
 8014fcc:	2300      	movs	r3, #0
 8014fce:	e7d4      	b.n	8014f7a <_dtoa_r+0x7ba>
 8014fd0:	9b00      	ldr	r3, [sp, #0]
 8014fd2:	e7d2      	b.n	8014f7a <_dtoa_r+0x7ba>
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	9307      	str	r3, [sp, #28]
 8014fd8:	693b      	ldr	r3, [r7, #16]
 8014fda:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8014fde:	6918      	ldr	r0, [r3, #16]
 8014fe0:	f000 ffbc 	bl	8015f5c <__hi0bits>
 8014fe4:	f1c0 0020 	rsb	r0, r0, #32
 8014fe8:	4440      	add	r0, r8
 8014fea:	f010 001f 	ands.w	r0, r0, #31
 8014fee:	d047      	beq.n	8015080 <_dtoa_r+0x8c0>
 8014ff0:	f1c0 0320 	rsb	r3, r0, #32
 8014ff4:	2b04      	cmp	r3, #4
 8014ff6:	dd3b      	ble.n	8015070 <_dtoa_r+0x8b0>
 8014ff8:	9b05      	ldr	r3, [sp, #20]
 8014ffa:	f1c0 001c 	rsb	r0, r0, #28
 8014ffe:	4403      	add	r3, r0
 8015000:	9305      	str	r3, [sp, #20]
 8015002:	4405      	add	r5, r0
 8015004:	4480      	add	r8, r0
 8015006:	9b05      	ldr	r3, [sp, #20]
 8015008:	2b00      	cmp	r3, #0
 801500a:	dd05      	ble.n	8015018 <_dtoa_r+0x858>
 801500c:	461a      	mov	r2, r3
 801500e:	9904      	ldr	r1, [sp, #16]
 8015010:	4620      	mov	r0, r4
 8015012:	f001 f8df 	bl	80161d4 <__lshift>
 8015016:	9004      	str	r0, [sp, #16]
 8015018:	f1b8 0f00 	cmp.w	r8, #0
 801501c:	dd05      	ble.n	801502a <_dtoa_r+0x86a>
 801501e:	4639      	mov	r1, r7
 8015020:	4642      	mov	r2, r8
 8015022:	4620      	mov	r0, r4
 8015024:	f001 f8d6 	bl	80161d4 <__lshift>
 8015028:	4607      	mov	r7, r0
 801502a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801502c:	b353      	cbz	r3, 8015084 <_dtoa_r+0x8c4>
 801502e:	4639      	mov	r1, r7
 8015030:	9804      	ldr	r0, [sp, #16]
 8015032:	f001 f923 	bl	801627c <__mcmp>
 8015036:	2800      	cmp	r0, #0
 8015038:	da24      	bge.n	8015084 <_dtoa_r+0x8c4>
 801503a:	2300      	movs	r3, #0
 801503c:	220a      	movs	r2, #10
 801503e:	9904      	ldr	r1, [sp, #16]
 8015040:	4620      	mov	r0, r4
 8015042:	f000 ff12 	bl	8015e6a <__multadd>
 8015046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015048:	9004      	str	r0, [sp, #16]
 801504a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801504e:	2b00      	cmp	r3, #0
 8015050:	f000 814d 	beq.w	80152ee <_dtoa_r+0xb2e>
 8015054:	2300      	movs	r3, #0
 8015056:	4631      	mov	r1, r6
 8015058:	220a      	movs	r2, #10
 801505a:	4620      	mov	r0, r4
 801505c:	f000 ff05 	bl	8015e6a <__multadd>
 8015060:	9b02      	ldr	r3, [sp, #8]
 8015062:	2b00      	cmp	r3, #0
 8015064:	4606      	mov	r6, r0
 8015066:	dc4f      	bgt.n	8015108 <_dtoa_r+0x948>
 8015068:	9b06      	ldr	r3, [sp, #24]
 801506a:	2b02      	cmp	r3, #2
 801506c:	dd4c      	ble.n	8015108 <_dtoa_r+0x948>
 801506e:	e011      	b.n	8015094 <_dtoa_r+0x8d4>
 8015070:	d0c9      	beq.n	8015006 <_dtoa_r+0x846>
 8015072:	9a05      	ldr	r2, [sp, #20]
 8015074:	331c      	adds	r3, #28
 8015076:	441a      	add	r2, r3
 8015078:	9205      	str	r2, [sp, #20]
 801507a:	441d      	add	r5, r3
 801507c:	4498      	add	r8, r3
 801507e:	e7c2      	b.n	8015006 <_dtoa_r+0x846>
 8015080:	4603      	mov	r3, r0
 8015082:	e7f6      	b.n	8015072 <_dtoa_r+0x8b2>
 8015084:	f1b9 0f00 	cmp.w	r9, #0
 8015088:	dc38      	bgt.n	80150fc <_dtoa_r+0x93c>
 801508a:	9b06      	ldr	r3, [sp, #24]
 801508c:	2b02      	cmp	r3, #2
 801508e:	dd35      	ble.n	80150fc <_dtoa_r+0x93c>
 8015090:	f8cd 9008 	str.w	r9, [sp, #8]
 8015094:	9b02      	ldr	r3, [sp, #8]
 8015096:	b963      	cbnz	r3, 80150b2 <_dtoa_r+0x8f2>
 8015098:	4639      	mov	r1, r7
 801509a:	2205      	movs	r2, #5
 801509c:	4620      	mov	r0, r4
 801509e:	f000 fee4 	bl	8015e6a <__multadd>
 80150a2:	4601      	mov	r1, r0
 80150a4:	4607      	mov	r7, r0
 80150a6:	9804      	ldr	r0, [sp, #16]
 80150a8:	f001 f8e8 	bl	801627c <__mcmp>
 80150ac:	2800      	cmp	r0, #0
 80150ae:	f73f adcc 	bgt.w	8014c4a <_dtoa_r+0x48a>
 80150b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150b4:	465d      	mov	r5, fp
 80150b6:	ea6f 0a03 	mvn.w	sl, r3
 80150ba:	f04f 0900 	mov.w	r9, #0
 80150be:	4639      	mov	r1, r7
 80150c0:	4620      	mov	r0, r4
 80150c2:	f000 febb 	bl	8015e3c <_Bfree>
 80150c6:	2e00      	cmp	r6, #0
 80150c8:	f43f aeb7 	beq.w	8014e3a <_dtoa_r+0x67a>
 80150cc:	f1b9 0f00 	cmp.w	r9, #0
 80150d0:	d005      	beq.n	80150de <_dtoa_r+0x91e>
 80150d2:	45b1      	cmp	r9, r6
 80150d4:	d003      	beq.n	80150de <_dtoa_r+0x91e>
 80150d6:	4649      	mov	r1, r9
 80150d8:	4620      	mov	r0, r4
 80150da:	f000 feaf 	bl	8015e3c <_Bfree>
 80150de:	4631      	mov	r1, r6
 80150e0:	4620      	mov	r0, r4
 80150e2:	f000 feab 	bl	8015e3c <_Bfree>
 80150e6:	e6a8      	b.n	8014e3a <_dtoa_r+0x67a>
 80150e8:	2700      	movs	r7, #0
 80150ea:	463e      	mov	r6, r7
 80150ec:	e7e1      	b.n	80150b2 <_dtoa_r+0x8f2>
 80150ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 80150f2:	463e      	mov	r6, r7
 80150f4:	e5a9      	b.n	8014c4a <_dtoa_r+0x48a>
 80150f6:	bf00      	nop
 80150f8:	40240000 	.word	0x40240000
 80150fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150fe:	f8cd 9008 	str.w	r9, [sp, #8]
 8015102:	2b00      	cmp	r3, #0
 8015104:	f000 80fa 	beq.w	80152fc <_dtoa_r+0xb3c>
 8015108:	2d00      	cmp	r5, #0
 801510a:	dd05      	ble.n	8015118 <_dtoa_r+0x958>
 801510c:	4631      	mov	r1, r6
 801510e:	462a      	mov	r2, r5
 8015110:	4620      	mov	r0, r4
 8015112:	f001 f85f 	bl	80161d4 <__lshift>
 8015116:	4606      	mov	r6, r0
 8015118:	9b07      	ldr	r3, [sp, #28]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d04c      	beq.n	80151b8 <_dtoa_r+0x9f8>
 801511e:	6871      	ldr	r1, [r6, #4]
 8015120:	4620      	mov	r0, r4
 8015122:	f000 fe57 	bl	8015dd4 <_Balloc>
 8015126:	6932      	ldr	r2, [r6, #16]
 8015128:	3202      	adds	r2, #2
 801512a:	4605      	mov	r5, r0
 801512c:	0092      	lsls	r2, r2, #2
 801512e:	f106 010c 	add.w	r1, r6, #12
 8015132:	300c      	adds	r0, #12
 8015134:	f7fd fb68 	bl	8012808 <memcpy>
 8015138:	2201      	movs	r2, #1
 801513a:	4629      	mov	r1, r5
 801513c:	4620      	mov	r0, r4
 801513e:	f001 f849 	bl	80161d4 <__lshift>
 8015142:	9b00      	ldr	r3, [sp, #0]
 8015144:	f8cd b014 	str.w	fp, [sp, #20]
 8015148:	f003 0301 	and.w	r3, r3, #1
 801514c:	46b1      	mov	r9, r6
 801514e:	9307      	str	r3, [sp, #28]
 8015150:	4606      	mov	r6, r0
 8015152:	4639      	mov	r1, r7
 8015154:	9804      	ldr	r0, [sp, #16]
 8015156:	f7ff faa7 	bl	80146a8 <quorem>
 801515a:	4649      	mov	r1, r9
 801515c:	4605      	mov	r5, r0
 801515e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015162:	9804      	ldr	r0, [sp, #16]
 8015164:	f001 f88a 	bl	801627c <__mcmp>
 8015168:	4632      	mov	r2, r6
 801516a:	9000      	str	r0, [sp, #0]
 801516c:	4639      	mov	r1, r7
 801516e:	4620      	mov	r0, r4
 8015170:	f001 f89e 	bl	80162b0 <__mdiff>
 8015174:	68c3      	ldr	r3, [r0, #12]
 8015176:	4602      	mov	r2, r0
 8015178:	bb03      	cbnz	r3, 80151bc <_dtoa_r+0x9fc>
 801517a:	4601      	mov	r1, r0
 801517c:	9008      	str	r0, [sp, #32]
 801517e:	9804      	ldr	r0, [sp, #16]
 8015180:	f001 f87c 	bl	801627c <__mcmp>
 8015184:	9a08      	ldr	r2, [sp, #32]
 8015186:	4603      	mov	r3, r0
 8015188:	4611      	mov	r1, r2
 801518a:	4620      	mov	r0, r4
 801518c:	9308      	str	r3, [sp, #32]
 801518e:	f000 fe55 	bl	8015e3c <_Bfree>
 8015192:	9b08      	ldr	r3, [sp, #32]
 8015194:	b9a3      	cbnz	r3, 80151c0 <_dtoa_r+0xa00>
 8015196:	9a06      	ldr	r2, [sp, #24]
 8015198:	b992      	cbnz	r2, 80151c0 <_dtoa_r+0xa00>
 801519a:	9a07      	ldr	r2, [sp, #28]
 801519c:	b982      	cbnz	r2, 80151c0 <_dtoa_r+0xa00>
 801519e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80151a2:	d029      	beq.n	80151f8 <_dtoa_r+0xa38>
 80151a4:	9b00      	ldr	r3, [sp, #0]
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	dd01      	ble.n	80151ae <_dtoa_r+0x9ee>
 80151aa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80151ae:	9b05      	ldr	r3, [sp, #20]
 80151b0:	1c5d      	adds	r5, r3, #1
 80151b2:	f883 8000 	strb.w	r8, [r3]
 80151b6:	e782      	b.n	80150be <_dtoa_r+0x8fe>
 80151b8:	4630      	mov	r0, r6
 80151ba:	e7c2      	b.n	8015142 <_dtoa_r+0x982>
 80151bc:	2301      	movs	r3, #1
 80151be:	e7e3      	b.n	8015188 <_dtoa_r+0x9c8>
 80151c0:	9a00      	ldr	r2, [sp, #0]
 80151c2:	2a00      	cmp	r2, #0
 80151c4:	db04      	blt.n	80151d0 <_dtoa_r+0xa10>
 80151c6:	d125      	bne.n	8015214 <_dtoa_r+0xa54>
 80151c8:	9a06      	ldr	r2, [sp, #24]
 80151ca:	bb1a      	cbnz	r2, 8015214 <_dtoa_r+0xa54>
 80151cc:	9a07      	ldr	r2, [sp, #28]
 80151ce:	bb0a      	cbnz	r2, 8015214 <_dtoa_r+0xa54>
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	ddec      	ble.n	80151ae <_dtoa_r+0x9ee>
 80151d4:	2201      	movs	r2, #1
 80151d6:	9904      	ldr	r1, [sp, #16]
 80151d8:	4620      	mov	r0, r4
 80151da:	f000 fffb 	bl	80161d4 <__lshift>
 80151de:	4639      	mov	r1, r7
 80151e0:	9004      	str	r0, [sp, #16]
 80151e2:	f001 f84b 	bl	801627c <__mcmp>
 80151e6:	2800      	cmp	r0, #0
 80151e8:	dc03      	bgt.n	80151f2 <_dtoa_r+0xa32>
 80151ea:	d1e0      	bne.n	80151ae <_dtoa_r+0x9ee>
 80151ec:	f018 0f01 	tst.w	r8, #1
 80151f0:	d0dd      	beq.n	80151ae <_dtoa_r+0x9ee>
 80151f2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80151f6:	d1d8      	bne.n	80151aa <_dtoa_r+0x9ea>
 80151f8:	9b05      	ldr	r3, [sp, #20]
 80151fa:	9a05      	ldr	r2, [sp, #20]
 80151fc:	1c5d      	adds	r5, r3, #1
 80151fe:	2339      	movs	r3, #57	; 0x39
 8015200:	7013      	strb	r3, [r2, #0]
 8015202:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015206:	2b39      	cmp	r3, #57	; 0x39
 8015208:	f105 32ff 	add.w	r2, r5, #4294967295
 801520c:	d04f      	beq.n	80152ae <_dtoa_r+0xaee>
 801520e:	3301      	adds	r3, #1
 8015210:	7013      	strb	r3, [r2, #0]
 8015212:	e754      	b.n	80150be <_dtoa_r+0x8fe>
 8015214:	9a05      	ldr	r2, [sp, #20]
 8015216:	2b00      	cmp	r3, #0
 8015218:	f102 0501 	add.w	r5, r2, #1
 801521c:	dd06      	ble.n	801522c <_dtoa_r+0xa6c>
 801521e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015222:	d0e9      	beq.n	80151f8 <_dtoa_r+0xa38>
 8015224:	f108 0801 	add.w	r8, r8, #1
 8015228:	9b05      	ldr	r3, [sp, #20]
 801522a:	e7c2      	b.n	80151b2 <_dtoa_r+0x9f2>
 801522c:	9a02      	ldr	r2, [sp, #8]
 801522e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8015232:	eba5 030b 	sub.w	r3, r5, fp
 8015236:	4293      	cmp	r3, r2
 8015238:	d021      	beq.n	801527e <_dtoa_r+0xabe>
 801523a:	2300      	movs	r3, #0
 801523c:	220a      	movs	r2, #10
 801523e:	9904      	ldr	r1, [sp, #16]
 8015240:	4620      	mov	r0, r4
 8015242:	f000 fe12 	bl	8015e6a <__multadd>
 8015246:	45b1      	cmp	r9, r6
 8015248:	9004      	str	r0, [sp, #16]
 801524a:	f04f 0300 	mov.w	r3, #0
 801524e:	f04f 020a 	mov.w	r2, #10
 8015252:	4649      	mov	r1, r9
 8015254:	4620      	mov	r0, r4
 8015256:	d105      	bne.n	8015264 <_dtoa_r+0xaa4>
 8015258:	f000 fe07 	bl	8015e6a <__multadd>
 801525c:	4681      	mov	r9, r0
 801525e:	4606      	mov	r6, r0
 8015260:	9505      	str	r5, [sp, #20]
 8015262:	e776      	b.n	8015152 <_dtoa_r+0x992>
 8015264:	f000 fe01 	bl	8015e6a <__multadd>
 8015268:	4631      	mov	r1, r6
 801526a:	4681      	mov	r9, r0
 801526c:	2300      	movs	r3, #0
 801526e:	220a      	movs	r2, #10
 8015270:	4620      	mov	r0, r4
 8015272:	f000 fdfa 	bl	8015e6a <__multadd>
 8015276:	4606      	mov	r6, r0
 8015278:	e7f2      	b.n	8015260 <_dtoa_r+0xaa0>
 801527a:	f04f 0900 	mov.w	r9, #0
 801527e:	2201      	movs	r2, #1
 8015280:	9904      	ldr	r1, [sp, #16]
 8015282:	4620      	mov	r0, r4
 8015284:	f000 ffa6 	bl	80161d4 <__lshift>
 8015288:	4639      	mov	r1, r7
 801528a:	9004      	str	r0, [sp, #16]
 801528c:	f000 fff6 	bl	801627c <__mcmp>
 8015290:	2800      	cmp	r0, #0
 8015292:	dcb6      	bgt.n	8015202 <_dtoa_r+0xa42>
 8015294:	d102      	bne.n	801529c <_dtoa_r+0xadc>
 8015296:	f018 0f01 	tst.w	r8, #1
 801529a:	d1b2      	bne.n	8015202 <_dtoa_r+0xa42>
 801529c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80152a0:	2b30      	cmp	r3, #48	; 0x30
 80152a2:	f105 32ff 	add.w	r2, r5, #4294967295
 80152a6:	f47f af0a 	bne.w	80150be <_dtoa_r+0x8fe>
 80152aa:	4615      	mov	r5, r2
 80152ac:	e7f6      	b.n	801529c <_dtoa_r+0xadc>
 80152ae:	4593      	cmp	fp, r2
 80152b0:	d105      	bne.n	80152be <_dtoa_r+0xafe>
 80152b2:	2331      	movs	r3, #49	; 0x31
 80152b4:	f10a 0a01 	add.w	sl, sl, #1
 80152b8:	f88b 3000 	strb.w	r3, [fp]
 80152bc:	e6ff      	b.n	80150be <_dtoa_r+0x8fe>
 80152be:	4615      	mov	r5, r2
 80152c0:	e79f      	b.n	8015202 <_dtoa_r+0xa42>
 80152c2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015328 <_dtoa_r+0xb68>
 80152c6:	e007      	b.n	80152d8 <_dtoa_r+0xb18>
 80152c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80152ca:	f8df b060 	ldr.w	fp, [pc, #96]	; 801532c <_dtoa_r+0xb6c>
 80152ce:	b11b      	cbz	r3, 80152d8 <_dtoa_r+0xb18>
 80152d0:	f10b 0308 	add.w	r3, fp, #8
 80152d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80152d6:	6013      	str	r3, [r2, #0]
 80152d8:	4658      	mov	r0, fp
 80152da:	b017      	add	sp, #92	; 0x5c
 80152dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152e0:	9b06      	ldr	r3, [sp, #24]
 80152e2:	2b01      	cmp	r3, #1
 80152e4:	f77f ae35 	ble.w	8014f52 <_dtoa_r+0x792>
 80152e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80152ea:	9307      	str	r3, [sp, #28]
 80152ec:	e649      	b.n	8014f82 <_dtoa_r+0x7c2>
 80152ee:	9b02      	ldr	r3, [sp, #8]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	dc03      	bgt.n	80152fc <_dtoa_r+0xb3c>
 80152f4:	9b06      	ldr	r3, [sp, #24]
 80152f6:	2b02      	cmp	r3, #2
 80152f8:	f73f aecc 	bgt.w	8015094 <_dtoa_r+0x8d4>
 80152fc:	465d      	mov	r5, fp
 80152fe:	4639      	mov	r1, r7
 8015300:	9804      	ldr	r0, [sp, #16]
 8015302:	f7ff f9d1 	bl	80146a8 <quorem>
 8015306:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801530a:	f805 8b01 	strb.w	r8, [r5], #1
 801530e:	9a02      	ldr	r2, [sp, #8]
 8015310:	eba5 030b 	sub.w	r3, r5, fp
 8015314:	429a      	cmp	r2, r3
 8015316:	ddb0      	ble.n	801527a <_dtoa_r+0xaba>
 8015318:	2300      	movs	r3, #0
 801531a:	220a      	movs	r2, #10
 801531c:	9904      	ldr	r1, [sp, #16]
 801531e:	4620      	mov	r0, r4
 8015320:	f000 fda3 	bl	8015e6a <__multadd>
 8015324:	9004      	str	r0, [sp, #16]
 8015326:	e7ea      	b.n	80152fe <_dtoa_r+0xb3e>
 8015328:	08017f13 	.word	0x08017f13
 801532c:	08017d70 	.word	0x08017d70

08015330 <__sflush_r>:
 8015330:	898a      	ldrh	r2, [r1, #12]
 8015332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015336:	4605      	mov	r5, r0
 8015338:	0710      	lsls	r0, r2, #28
 801533a:	460c      	mov	r4, r1
 801533c:	d458      	bmi.n	80153f0 <__sflush_r+0xc0>
 801533e:	684b      	ldr	r3, [r1, #4]
 8015340:	2b00      	cmp	r3, #0
 8015342:	dc05      	bgt.n	8015350 <__sflush_r+0x20>
 8015344:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015346:	2b00      	cmp	r3, #0
 8015348:	dc02      	bgt.n	8015350 <__sflush_r+0x20>
 801534a:	2000      	movs	r0, #0
 801534c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015350:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015352:	2e00      	cmp	r6, #0
 8015354:	d0f9      	beq.n	801534a <__sflush_r+0x1a>
 8015356:	2300      	movs	r3, #0
 8015358:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801535c:	682f      	ldr	r7, [r5, #0]
 801535e:	6a21      	ldr	r1, [r4, #32]
 8015360:	602b      	str	r3, [r5, #0]
 8015362:	d032      	beq.n	80153ca <__sflush_r+0x9a>
 8015364:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015366:	89a3      	ldrh	r3, [r4, #12]
 8015368:	075a      	lsls	r2, r3, #29
 801536a:	d505      	bpl.n	8015378 <__sflush_r+0x48>
 801536c:	6863      	ldr	r3, [r4, #4]
 801536e:	1ac0      	subs	r0, r0, r3
 8015370:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015372:	b10b      	cbz	r3, 8015378 <__sflush_r+0x48>
 8015374:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015376:	1ac0      	subs	r0, r0, r3
 8015378:	2300      	movs	r3, #0
 801537a:	4602      	mov	r2, r0
 801537c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801537e:	6a21      	ldr	r1, [r4, #32]
 8015380:	4628      	mov	r0, r5
 8015382:	47b0      	blx	r6
 8015384:	1c43      	adds	r3, r0, #1
 8015386:	89a3      	ldrh	r3, [r4, #12]
 8015388:	d106      	bne.n	8015398 <__sflush_r+0x68>
 801538a:	6829      	ldr	r1, [r5, #0]
 801538c:	291d      	cmp	r1, #29
 801538e:	d848      	bhi.n	8015422 <__sflush_r+0xf2>
 8015390:	4a29      	ldr	r2, [pc, #164]	; (8015438 <__sflush_r+0x108>)
 8015392:	40ca      	lsrs	r2, r1
 8015394:	07d6      	lsls	r6, r2, #31
 8015396:	d544      	bpl.n	8015422 <__sflush_r+0xf2>
 8015398:	2200      	movs	r2, #0
 801539a:	6062      	str	r2, [r4, #4]
 801539c:	04d9      	lsls	r1, r3, #19
 801539e:	6922      	ldr	r2, [r4, #16]
 80153a0:	6022      	str	r2, [r4, #0]
 80153a2:	d504      	bpl.n	80153ae <__sflush_r+0x7e>
 80153a4:	1c42      	adds	r2, r0, #1
 80153a6:	d101      	bne.n	80153ac <__sflush_r+0x7c>
 80153a8:	682b      	ldr	r3, [r5, #0]
 80153aa:	b903      	cbnz	r3, 80153ae <__sflush_r+0x7e>
 80153ac:	6560      	str	r0, [r4, #84]	; 0x54
 80153ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80153b0:	602f      	str	r7, [r5, #0]
 80153b2:	2900      	cmp	r1, #0
 80153b4:	d0c9      	beq.n	801534a <__sflush_r+0x1a>
 80153b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80153ba:	4299      	cmp	r1, r3
 80153bc:	d002      	beq.n	80153c4 <__sflush_r+0x94>
 80153be:	4628      	mov	r0, r5
 80153c0:	f001 f916 	bl	80165f0 <_free_r>
 80153c4:	2000      	movs	r0, #0
 80153c6:	6360      	str	r0, [r4, #52]	; 0x34
 80153c8:	e7c0      	b.n	801534c <__sflush_r+0x1c>
 80153ca:	2301      	movs	r3, #1
 80153cc:	4628      	mov	r0, r5
 80153ce:	47b0      	blx	r6
 80153d0:	1c41      	adds	r1, r0, #1
 80153d2:	d1c8      	bne.n	8015366 <__sflush_r+0x36>
 80153d4:	682b      	ldr	r3, [r5, #0]
 80153d6:	2b00      	cmp	r3, #0
 80153d8:	d0c5      	beq.n	8015366 <__sflush_r+0x36>
 80153da:	2b1d      	cmp	r3, #29
 80153dc:	d001      	beq.n	80153e2 <__sflush_r+0xb2>
 80153de:	2b16      	cmp	r3, #22
 80153e0:	d101      	bne.n	80153e6 <__sflush_r+0xb6>
 80153e2:	602f      	str	r7, [r5, #0]
 80153e4:	e7b1      	b.n	801534a <__sflush_r+0x1a>
 80153e6:	89a3      	ldrh	r3, [r4, #12]
 80153e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80153ec:	81a3      	strh	r3, [r4, #12]
 80153ee:	e7ad      	b.n	801534c <__sflush_r+0x1c>
 80153f0:	690f      	ldr	r7, [r1, #16]
 80153f2:	2f00      	cmp	r7, #0
 80153f4:	d0a9      	beq.n	801534a <__sflush_r+0x1a>
 80153f6:	0793      	lsls	r3, r2, #30
 80153f8:	680e      	ldr	r6, [r1, #0]
 80153fa:	bf08      	it	eq
 80153fc:	694b      	ldreq	r3, [r1, #20]
 80153fe:	600f      	str	r7, [r1, #0]
 8015400:	bf18      	it	ne
 8015402:	2300      	movne	r3, #0
 8015404:	eba6 0807 	sub.w	r8, r6, r7
 8015408:	608b      	str	r3, [r1, #8]
 801540a:	f1b8 0f00 	cmp.w	r8, #0
 801540e:	dd9c      	ble.n	801534a <__sflush_r+0x1a>
 8015410:	4643      	mov	r3, r8
 8015412:	463a      	mov	r2, r7
 8015414:	6a21      	ldr	r1, [r4, #32]
 8015416:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015418:	4628      	mov	r0, r5
 801541a:	47b0      	blx	r6
 801541c:	2800      	cmp	r0, #0
 801541e:	dc06      	bgt.n	801542e <__sflush_r+0xfe>
 8015420:	89a3      	ldrh	r3, [r4, #12]
 8015422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015426:	81a3      	strh	r3, [r4, #12]
 8015428:	f04f 30ff 	mov.w	r0, #4294967295
 801542c:	e78e      	b.n	801534c <__sflush_r+0x1c>
 801542e:	4407      	add	r7, r0
 8015430:	eba8 0800 	sub.w	r8, r8, r0
 8015434:	e7e9      	b.n	801540a <__sflush_r+0xda>
 8015436:	bf00      	nop
 8015438:	20400001 	.word	0x20400001

0801543c <_fflush_r>:
 801543c:	b538      	push	{r3, r4, r5, lr}
 801543e:	690b      	ldr	r3, [r1, #16]
 8015440:	4605      	mov	r5, r0
 8015442:	460c      	mov	r4, r1
 8015444:	b1db      	cbz	r3, 801547e <_fflush_r+0x42>
 8015446:	b118      	cbz	r0, 8015450 <_fflush_r+0x14>
 8015448:	6983      	ldr	r3, [r0, #24]
 801544a:	b90b      	cbnz	r3, 8015450 <_fflush_r+0x14>
 801544c:	f000 f860 	bl	8015510 <__sinit>
 8015450:	4b0c      	ldr	r3, [pc, #48]	; (8015484 <_fflush_r+0x48>)
 8015452:	429c      	cmp	r4, r3
 8015454:	d109      	bne.n	801546a <_fflush_r+0x2e>
 8015456:	686c      	ldr	r4, [r5, #4]
 8015458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801545c:	b17b      	cbz	r3, 801547e <_fflush_r+0x42>
 801545e:	4621      	mov	r1, r4
 8015460:	4628      	mov	r0, r5
 8015462:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015466:	f7ff bf63 	b.w	8015330 <__sflush_r>
 801546a:	4b07      	ldr	r3, [pc, #28]	; (8015488 <_fflush_r+0x4c>)
 801546c:	429c      	cmp	r4, r3
 801546e:	d101      	bne.n	8015474 <_fflush_r+0x38>
 8015470:	68ac      	ldr	r4, [r5, #8]
 8015472:	e7f1      	b.n	8015458 <_fflush_r+0x1c>
 8015474:	4b05      	ldr	r3, [pc, #20]	; (801548c <_fflush_r+0x50>)
 8015476:	429c      	cmp	r4, r3
 8015478:	bf08      	it	eq
 801547a:	68ec      	ldreq	r4, [r5, #12]
 801547c:	e7ec      	b.n	8015458 <_fflush_r+0x1c>
 801547e:	2000      	movs	r0, #0
 8015480:	bd38      	pop	{r3, r4, r5, pc}
 8015482:	bf00      	nop
 8015484:	08017da0 	.word	0x08017da0
 8015488:	08017dc0 	.word	0x08017dc0
 801548c:	08017d80 	.word	0x08017d80

08015490 <std>:
 8015490:	2300      	movs	r3, #0
 8015492:	b510      	push	{r4, lr}
 8015494:	4604      	mov	r4, r0
 8015496:	e9c0 3300 	strd	r3, r3, [r0]
 801549a:	6083      	str	r3, [r0, #8]
 801549c:	8181      	strh	r1, [r0, #12]
 801549e:	6643      	str	r3, [r0, #100]	; 0x64
 80154a0:	81c2      	strh	r2, [r0, #14]
 80154a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80154a6:	6183      	str	r3, [r0, #24]
 80154a8:	4619      	mov	r1, r3
 80154aa:	2208      	movs	r2, #8
 80154ac:	305c      	adds	r0, #92	; 0x5c
 80154ae:	f7fd f9b6 	bl	801281e <memset>
 80154b2:	4b05      	ldr	r3, [pc, #20]	; (80154c8 <std+0x38>)
 80154b4:	6263      	str	r3, [r4, #36]	; 0x24
 80154b6:	4b05      	ldr	r3, [pc, #20]	; (80154cc <std+0x3c>)
 80154b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80154ba:	4b05      	ldr	r3, [pc, #20]	; (80154d0 <std+0x40>)
 80154bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80154be:	4b05      	ldr	r3, [pc, #20]	; (80154d4 <std+0x44>)
 80154c0:	6224      	str	r4, [r4, #32]
 80154c2:	6323      	str	r3, [r4, #48]	; 0x30
 80154c4:	bd10      	pop	{r4, pc}
 80154c6:	bf00      	nop
 80154c8:	080136ad 	.word	0x080136ad
 80154cc:	080136d3 	.word	0x080136d3
 80154d0:	0801370b 	.word	0x0801370b
 80154d4:	0801372f 	.word	0x0801372f

080154d8 <_cleanup_r>:
 80154d8:	4901      	ldr	r1, [pc, #4]	; (80154e0 <_cleanup_r+0x8>)
 80154da:	f000 b885 	b.w	80155e8 <_fwalk_reent>
 80154de:	bf00      	nop
 80154e0:	0801543d 	.word	0x0801543d

080154e4 <__sfmoreglue>:
 80154e4:	b570      	push	{r4, r5, r6, lr}
 80154e6:	1e4a      	subs	r2, r1, #1
 80154e8:	2568      	movs	r5, #104	; 0x68
 80154ea:	4355      	muls	r5, r2
 80154ec:	460e      	mov	r6, r1
 80154ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80154f2:	f001 f8cb 	bl	801668c <_malloc_r>
 80154f6:	4604      	mov	r4, r0
 80154f8:	b140      	cbz	r0, 801550c <__sfmoreglue+0x28>
 80154fa:	2100      	movs	r1, #0
 80154fc:	e9c0 1600 	strd	r1, r6, [r0]
 8015500:	300c      	adds	r0, #12
 8015502:	60a0      	str	r0, [r4, #8]
 8015504:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015508:	f7fd f989 	bl	801281e <memset>
 801550c:	4620      	mov	r0, r4
 801550e:	bd70      	pop	{r4, r5, r6, pc}

08015510 <__sinit>:
 8015510:	6983      	ldr	r3, [r0, #24]
 8015512:	b510      	push	{r4, lr}
 8015514:	4604      	mov	r4, r0
 8015516:	bb33      	cbnz	r3, 8015566 <__sinit+0x56>
 8015518:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801551c:	6503      	str	r3, [r0, #80]	; 0x50
 801551e:	4b12      	ldr	r3, [pc, #72]	; (8015568 <__sinit+0x58>)
 8015520:	4a12      	ldr	r2, [pc, #72]	; (801556c <__sinit+0x5c>)
 8015522:	681b      	ldr	r3, [r3, #0]
 8015524:	6282      	str	r2, [r0, #40]	; 0x28
 8015526:	4298      	cmp	r0, r3
 8015528:	bf04      	itt	eq
 801552a:	2301      	moveq	r3, #1
 801552c:	6183      	streq	r3, [r0, #24]
 801552e:	f000 f81f 	bl	8015570 <__sfp>
 8015532:	6060      	str	r0, [r4, #4]
 8015534:	4620      	mov	r0, r4
 8015536:	f000 f81b 	bl	8015570 <__sfp>
 801553a:	60a0      	str	r0, [r4, #8]
 801553c:	4620      	mov	r0, r4
 801553e:	f000 f817 	bl	8015570 <__sfp>
 8015542:	2200      	movs	r2, #0
 8015544:	60e0      	str	r0, [r4, #12]
 8015546:	2104      	movs	r1, #4
 8015548:	6860      	ldr	r0, [r4, #4]
 801554a:	f7ff ffa1 	bl	8015490 <std>
 801554e:	2201      	movs	r2, #1
 8015550:	2109      	movs	r1, #9
 8015552:	68a0      	ldr	r0, [r4, #8]
 8015554:	f7ff ff9c 	bl	8015490 <std>
 8015558:	2202      	movs	r2, #2
 801555a:	2112      	movs	r1, #18
 801555c:	68e0      	ldr	r0, [r4, #12]
 801555e:	f7ff ff97 	bl	8015490 <std>
 8015562:	2301      	movs	r3, #1
 8015564:	61a3      	str	r3, [r4, #24]
 8015566:	bd10      	pop	{r4, pc}
 8015568:	08017ce0 	.word	0x08017ce0
 801556c:	080154d9 	.word	0x080154d9

08015570 <__sfp>:
 8015570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015572:	4b1b      	ldr	r3, [pc, #108]	; (80155e0 <__sfp+0x70>)
 8015574:	681e      	ldr	r6, [r3, #0]
 8015576:	69b3      	ldr	r3, [r6, #24]
 8015578:	4607      	mov	r7, r0
 801557a:	b913      	cbnz	r3, 8015582 <__sfp+0x12>
 801557c:	4630      	mov	r0, r6
 801557e:	f7ff ffc7 	bl	8015510 <__sinit>
 8015582:	3648      	adds	r6, #72	; 0x48
 8015584:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015588:	3b01      	subs	r3, #1
 801558a:	d503      	bpl.n	8015594 <__sfp+0x24>
 801558c:	6833      	ldr	r3, [r6, #0]
 801558e:	b133      	cbz	r3, 801559e <__sfp+0x2e>
 8015590:	6836      	ldr	r6, [r6, #0]
 8015592:	e7f7      	b.n	8015584 <__sfp+0x14>
 8015594:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015598:	b16d      	cbz	r5, 80155b6 <__sfp+0x46>
 801559a:	3468      	adds	r4, #104	; 0x68
 801559c:	e7f4      	b.n	8015588 <__sfp+0x18>
 801559e:	2104      	movs	r1, #4
 80155a0:	4638      	mov	r0, r7
 80155a2:	f7ff ff9f 	bl	80154e4 <__sfmoreglue>
 80155a6:	6030      	str	r0, [r6, #0]
 80155a8:	2800      	cmp	r0, #0
 80155aa:	d1f1      	bne.n	8015590 <__sfp+0x20>
 80155ac:	230c      	movs	r3, #12
 80155ae:	603b      	str	r3, [r7, #0]
 80155b0:	4604      	mov	r4, r0
 80155b2:	4620      	mov	r0, r4
 80155b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80155b6:	4b0b      	ldr	r3, [pc, #44]	; (80155e4 <__sfp+0x74>)
 80155b8:	6665      	str	r5, [r4, #100]	; 0x64
 80155ba:	e9c4 5500 	strd	r5, r5, [r4]
 80155be:	60a5      	str	r5, [r4, #8]
 80155c0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80155c4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80155c8:	2208      	movs	r2, #8
 80155ca:	4629      	mov	r1, r5
 80155cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80155d0:	f7fd f925 	bl	801281e <memset>
 80155d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80155d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80155dc:	e7e9      	b.n	80155b2 <__sfp+0x42>
 80155de:	bf00      	nop
 80155e0:	08017ce0 	.word	0x08017ce0
 80155e4:	ffff0001 	.word	0xffff0001

080155e8 <_fwalk_reent>:
 80155e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80155ec:	4680      	mov	r8, r0
 80155ee:	4689      	mov	r9, r1
 80155f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80155f4:	2600      	movs	r6, #0
 80155f6:	b914      	cbnz	r4, 80155fe <_fwalk_reent+0x16>
 80155f8:	4630      	mov	r0, r6
 80155fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80155fe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8015602:	3f01      	subs	r7, #1
 8015604:	d501      	bpl.n	801560a <_fwalk_reent+0x22>
 8015606:	6824      	ldr	r4, [r4, #0]
 8015608:	e7f5      	b.n	80155f6 <_fwalk_reent+0xe>
 801560a:	89ab      	ldrh	r3, [r5, #12]
 801560c:	2b01      	cmp	r3, #1
 801560e:	d907      	bls.n	8015620 <_fwalk_reent+0x38>
 8015610:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015614:	3301      	adds	r3, #1
 8015616:	d003      	beq.n	8015620 <_fwalk_reent+0x38>
 8015618:	4629      	mov	r1, r5
 801561a:	4640      	mov	r0, r8
 801561c:	47c8      	blx	r9
 801561e:	4306      	orrs	r6, r0
 8015620:	3568      	adds	r5, #104	; 0x68
 8015622:	e7ee      	b.n	8015602 <_fwalk_reent+0x1a>

08015624 <rshift>:
 8015624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015626:	6906      	ldr	r6, [r0, #16]
 8015628:	114b      	asrs	r3, r1, #5
 801562a:	429e      	cmp	r6, r3
 801562c:	f100 0414 	add.w	r4, r0, #20
 8015630:	dd30      	ble.n	8015694 <rshift+0x70>
 8015632:	f011 011f 	ands.w	r1, r1, #31
 8015636:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801563a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801563e:	d108      	bne.n	8015652 <rshift+0x2e>
 8015640:	4621      	mov	r1, r4
 8015642:	42b2      	cmp	r2, r6
 8015644:	460b      	mov	r3, r1
 8015646:	d211      	bcs.n	801566c <rshift+0x48>
 8015648:	f852 3b04 	ldr.w	r3, [r2], #4
 801564c:	f841 3b04 	str.w	r3, [r1], #4
 8015650:	e7f7      	b.n	8015642 <rshift+0x1e>
 8015652:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8015656:	f1c1 0c20 	rsb	ip, r1, #32
 801565a:	40cd      	lsrs	r5, r1
 801565c:	3204      	adds	r2, #4
 801565e:	4623      	mov	r3, r4
 8015660:	42b2      	cmp	r2, r6
 8015662:	4617      	mov	r7, r2
 8015664:	d30c      	bcc.n	8015680 <rshift+0x5c>
 8015666:	601d      	str	r5, [r3, #0]
 8015668:	b105      	cbz	r5, 801566c <rshift+0x48>
 801566a:	3304      	adds	r3, #4
 801566c:	1b1a      	subs	r2, r3, r4
 801566e:	42a3      	cmp	r3, r4
 8015670:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015674:	bf08      	it	eq
 8015676:	2300      	moveq	r3, #0
 8015678:	6102      	str	r2, [r0, #16]
 801567a:	bf08      	it	eq
 801567c:	6143      	streq	r3, [r0, #20]
 801567e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015680:	683f      	ldr	r7, [r7, #0]
 8015682:	fa07 f70c 	lsl.w	r7, r7, ip
 8015686:	433d      	orrs	r5, r7
 8015688:	f843 5b04 	str.w	r5, [r3], #4
 801568c:	f852 5b04 	ldr.w	r5, [r2], #4
 8015690:	40cd      	lsrs	r5, r1
 8015692:	e7e5      	b.n	8015660 <rshift+0x3c>
 8015694:	4623      	mov	r3, r4
 8015696:	e7e9      	b.n	801566c <rshift+0x48>

08015698 <__hexdig_fun>:
 8015698:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801569c:	2b09      	cmp	r3, #9
 801569e:	d802      	bhi.n	80156a6 <__hexdig_fun+0xe>
 80156a0:	3820      	subs	r0, #32
 80156a2:	b2c0      	uxtb	r0, r0
 80156a4:	4770      	bx	lr
 80156a6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80156aa:	2b05      	cmp	r3, #5
 80156ac:	d801      	bhi.n	80156b2 <__hexdig_fun+0x1a>
 80156ae:	3847      	subs	r0, #71	; 0x47
 80156b0:	e7f7      	b.n	80156a2 <__hexdig_fun+0xa>
 80156b2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80156b6:	2b05      	cmp	r3, #5
 80156b8:	d801      	bhi.n	80156be <__hexdig_fun+0x26>
 80156ba:	3827      	subs	r0, #39	; 0x27
 80156bc:	e7f1      	b.n	80156a2 <__hexdig_fun+0xa>
 80156be:	2000      	movs	r0, #0
 80156c0:	4770      	bx	lr

080156c2 <__gethex>:
 80156c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156c6:	b08b      	sub	sp, #44	; 0x2c
 80156c8:	468a      	mov	sl, r1
 80156ca:	9002      	str	r0, [sp, #8]
 80156cc:	9816      	ldr	r0, [sp, #88]	; 0x58
 80156ce:	9306      	str	r3, [sp, #24]
 80156d0:	4690      	mov	r8, r2
 80156d2:	f000 fadf 	bl	8015c94 <__localeconv_l>
 80156d6:	6803      	ldr	r3, [r0, #0]
 80156d8:	9303      	str	r3, [sp, #12]
 80156da:	4618      	mov	r0, r3
 80156dc:	f7ea fd90 	bl	8000200 <strlen>
 80156e0:	9b03      	ldr	r3, [sp, #12]
 80156e2:	9001      	str	r0, [sp, #4]
 80156e4:	4403      	add	r3, r0
 80156e6:	f04f 0b00 	mov.w	fp, #0
 80156ea:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80156ee:	9307      	str	r3, [sp, #28]
 80156f0:	f8da 3000 	ldr.w	r3, [sl]
 80156f4:	3302      	adds	r3, #2
 80156f6:	461f      	mov	r7, r3
 80156f8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80156fc:	2830      	cmp	r0, #48	; 0x30
 80156fe:	d06c      	beq.n	80157da <__gethex+0x118>
 8015700:	f7ff ffca 	bl	8015698 <__hexdig_fun>
 8015704:	4604      	mov	r4, r0
 8015706:	2800      	cmp	r0, #0
 8015708:	d16a      	bne.n	80157e0 <__gethex+0x11e>
 801570a:	9a01      	ldr	r2, [sp, #4]
 801570c:	9903      	ldr	r1, [sp, #12]
 801570e:	4638      	mov	r0, r7
 8015710:	f001 fdfe 	bl	8017310 <strncmp>
 8015714:	2800      	cmp	r0, #0
 8015716:	d166      	bne.n	80157e6 <__gethex+0x124>
 8015718:	9b01      	ldr	r3, [sp, #4]
 801571a:	5cf8      	ldrb	r0, [r7, r3]
 801571c:	18fe      	adds	r6, r7, r3
 801571e:	f7ff ffbb 	bl	8015698 <__hexdig_fun>
 8015722:	2800      	cmp	r0, #0
 8015724:	d062      	beq.n	80157ec <__gethex+0x12a>
 8015726:	4633      	mov	r3, r6
 8015728:	7818      	ldrb	r0, [r3, #0]
 801572a:	2830      	cmp	r0, #48	; 0x30
 801572c:	461f      	mov	r7, r3
 801572e:	f103 0301 	add.w	r3, r3, #1
 8015732:	d0f9      	beq.n	8015728 <__gethex+0x66>
 8015734:	f7ff ffb0 	bl	8015698 <__hexdig_fun>
 8015738:	fab0 f580 	clz	r5, r0
 801573c:	096d      	lsrs	r5, r5, #5
 801573e:	4634      	mov	r4, r6
 8015740:	f04f 0b01 	mov.w	fp, #1
 8015744:	463a      	mov	r2, r7
 8015746:	4616      	mov	r6, r2
 8015748:	3201      	adds	r2, #1
 801574a:	7830      	ldrb	r0, [r6, #0]
 801574c:	f7ff ffa4 	bl	8015698 <__hexdig_fun>
 8015750:	2800      	cmp	r0, #0
 8015752:	d1f8      	bne.n	8015746 <__gethex+0x84>
 8015754:	9a01      	ldr	r2, [sp, #4]
 8015756:	9903      	ldr	r1, [sp, #12]
 8015758:	4630      	mov	r0, r6
 801575a:	f001 fdd9 	bl	8017310 <strncmp>
 801575e:	b950      	cbnz	r0, 8015776 <__gethex+0xb4>
 8015760:	b954      	cbnz	r4, 8015778 <__gethex+0xb6>
 8015762:	9b01      	ldr	r3, [sp, #4]
 8015764:	18f4      	adds	r4, r6, r3
 8015766:	4622      	mov	r2, r4
 8015768:	4616      	mov	r6, r2
 801576a:	3201      	adds	r2, #1
 801576c:	7830      	ldrb	r0, [r6, #0]
 801576e:	f7ff ff93 	bl	8015698 <__hexdig_fun>
 8015772:	2800      	cmp	r0, #0
 8015774:	d1f8      	bne.n	8015768 <__gethex+0xa6>
 8015776:	b10c      	cbz	r4, 801577c <__gethex+0xba>
 8015778:	1ba4      	subs	r4, r4, r6
 801577a:	00a4      	lsls	r4, r4, #2
 801577c:	7833      	ldrb	r3, [r6, #0]
 801577e:	2b50      	cmp	r3, #80	; 0x50
 8015780:	d001      	beq.n	8015786 <__gethex+0xc4>
 8015782:	2b70      	cmp	r3, #112	; 0x70
 8015784:	d140      	bne.n	8015808 <__gethex+0x146>
 8015786:	7873      	ldrb	r3, [r6, #1]
 8015788:	2b2b      	cmp	r3, #43	; 0x2b
 801578a:	d031      	beq.n	80157f0 <__gethex+0x12e>
 801578c:	2b2d      	cmp	r3, #45	; 0x2d
 801578e:	d033      	beq.n	80157f8 <__gethex+0x136>
 8015790:	1c71      	adds	r1, r6, #1
 8015792:	f04f 0900 	mov.w	r9, #0
 8015796:	7808      	ldrb	r0, [r1, #0]
 8015798:	f7ff ff7e 	bl	8015698 <__hexdig_fun>
 801579c:	1e43      	subs	r3, r0, #1
 801579e:	b2db      	uxtb	r3, r3
 80157a0:	2b18      	cmp	r3, #24
 80157a2:	d831      	bhi.n	8015808 <__gethex+0x146>
 80157a4:	f1a0 0210 	sub.w	r2, r0, #16
 80157a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80157ac:	f7ff ff74 	bl	8015698 <__hexdig_fun>
 80157b0:	1e43      	subs	r3, r0, #1
 80157b2:	b2db      	uxtb	r3, r3
 80157b4:	2b18      	cmp	r3, #24
 80157b6:	d922      	bls.n	80157fe <__gethex+0x13c>
 80157b8:	f1b9 0f00 	cmp.w	r9, #0
 80157bc:	d000      	beq.n	80157c0 <__gethex+0xfe>
 80157be:	4252      	negs	r2, r2
 80157c0:	4414      	add	r4, r2
 80157c2:	f8ca 1000 	str.w	r1, [sl]
 80157c6:	b30d      	cbz	r5, 801580c <__gethex+0x14a>
 80157c8:	f1bb 0f00 	cmp.w	fp, #0
 80157cc:	bf0c      	ite	eq
 80157ce:	2706      	moveq	r7, #6
 80157d0:	2700      	movne	r7, #0
 80157d2:	4638      	mov	r0, r7
 80157d4:	b00b      	add	sp, #44	; 0x2c
 80157d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157da:	f10b 0b01 	add.w	fp, fp, #1
 80157de:	e78a      	b.n	80156f6 <__gethex+0x34>
 80157e0:	2500      	movs	r5, #0
 80157e2:	462c      	mov	r4, r5
 80157e4:	e7ae      	b.n	8015744 <__gethex+0x82>
 80157e6:	463e      	mov	r6, r7
 80157e8:	2501      	movs	r5, #1
 80157ea:	e7c7      	b.n	801577c <__gethex+0xba>
 80157ec:	4604      	mov	r4, r0
 80157ee:	e7fb      	b.n	80157e8 <__gethex+0x126>
 80157f0:	f04f 0900 	mov.w	r9, #0
 80157f4:	1cb1      	adds	r1, r6, #2
 80157f6:	e7ce      	b.n	8015796 <__gethex+0xd4>
 80157f8:	f04f 0901 	mov.w	r9, #1
 80157fc:	e7fa      	b.n	80157f4 <__gethex+0x132>
 80157fe:	230a      	movs	r3, #10
 8015800:	fb03 0202 	mla	r2, r3, r2, r0
 8015804:	3a10      	subs	r2, #16
 8015806:	e7cf      	b.n	80157a8 <__gethex+0xe6>
 8015808:	4631      	mov	r1, r6
 801580a:	e7da      	b.n	80157c2 <__gethex+0x100>
 801580c:	1bf3      	subs	r3, r6, r7
 801580e:	3b01      	subs	r3, #1
 8015810:	4629      	mov	r1, r5
 8015812:	2b07      	cmp	r3, #7
 8015814:	dc49      	bgt.n	80158aa <__gethex+0x1e8>
 8015816:	9802      	ldr	r0, [sp, #8]
 8015818:	f000 fadc 	bl	8015dd4 <_Balloc>
 801581c:	9b01      	ldr	r3, [sp, #4]
 801581e:	f100 0914 	add.w	r9, r0, #20
 8015822:	f04f 0b00 	mov.w	fp, #0
 8015826:	f1c3 0301 	rsb	r3, r3, #1
 801582a:	4605      	mov	r5, r0
 801582c:	f8cd 9010 	str.w	r9, [sp, #16]
 8015830:	46da      	mov	sl, fp
 8015832:	9308      	str	r3, [sp, #32]
 8015834:	42b7      	cmp	r7, r6
 8015836:	d33b      	bcc.n	80158b0 <__gethex+0x1ee>
 8015838:	9804      	ldr	r0, [sp, #16]
 801583a:	f840 ab04 	str.w	sl, [r0], #4
 801583e:	eba0 0009 	sub.w	r0, r0, r9
 8015842:	1080      	asrs	r0, r0, #2
 8015844:	6128      	str	r0, [r5, #16]
 8015846:	0147      	lsls	r7, r0, #5
 8015848:	4650      	mov	r0, sl
 801584a:	f000 fb87 	bl	8015f5c <__hi0bits>
 801584e:	f8d8 6000 	ldr.w	r6, [r8]
 8015852:	1a3f      	subs	r7, r7, r0
 8015854:	42b7      	cmp	r7, r6
 8015856:	dd64      	ble.n	8015922 <__gethex+0x260>
 8015858:	1bbf      	subs	r7, r7, r6
 801585a:	4639      	mov	r1, r7
 801585c:	4628      	mov	r0, r5
 801585e:	f000 fe97 	bl	8016590 <__any_on>
 8015862:	4682      	mov	sl, r0
 8015864:	b178      	cbz	r0, 8015886 <__gethex+0x1c4>
 8015866:	1e7b      	subs	r3, r7, #1
 8015868:	1159      	asrs	r1, r3, #5
 801586a:	f003 021f 	and.w	r2, r3, #31
 801586e:	f04f 0a01 	mov.w	sl, #1
 8015872:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015876:	fa0a f202 	lsl.w	r2, sl, r2
 801587a:	420a      	tst	r2, r1
 801587c:	d003      	beq.n	8015886 <__gethex+0x1c4>
 801587e:	4553      	cmp	r3, sl
 8015880:	dc46      	bgt.n	8015910 <__gethex+0x24e>
 8015882:	f04f 0a02 	mov.w	sl, #2
 8015886:	4639      	mov	r1, r7
 8015888:	4628      	mov	r0, r5
 801588a:	f7ff fecb 	bl	8015624 <rshift>
 801588e:	443c      	add	r4, r7
 8015890:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015894:	42a3      	cmp	r3, r4
 8015896:	da52      	bge.n	801593e <__gethex+0x27c>
 8015898:	4629      	mov	r1, r5
 801589a:	9802      	ldr	r0, [sp, #8]
 801589c:	f000 face 	bl	8015e3c <_Bfree>
 80158a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80158a2:	2300      	movs	r3, #0
 80158a4:	6013      	str	r3, [r2, #0]
 80158a6:	27a3      	movs	r7, #163	; 0xa3
 80158a8:	e793      	b.n	80157d2 <__gethex+0x110>
 80158aa:	3101      	adds	r1, #1
 80158ac:	105b      	asrs	r3, r3, #1
 80158ae:	e7b0      	b.n	8015812 <__gethex+0x150>
 80158b0:	1e73      	subs	r3, r6, #1
 80158b2:	9305      	str	r3, [sp, #20]
 80158b4:	9a07      	ldr	r2, [sp, #28]
 80158b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80158ba:	4293      	cmp	r3, r2
 80158bc:	d018      	beq.n	80158f0 <__gethex+0x22e>
 80158be:	f1bb 0f20 	cmp.w	fp, #32
 80158c2:	d107      	bne.n	80158d4 <__gethex+0x212>
 80158c4:	9b04      	ldr	r3, [sp, #16]
 80158c6:	f8c3 a000 	str.w	sl, [r3]
 80158ca:	3304      	adds	r3, #4
 80158cc:	f04f 0a00 	mov.w	sl, #0
 80158d0:	9304      	str	r3, [sp, #16]
 80158d2:	46d3      	mov	fp, sl
 80158d4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80158d8:	f7ff fede 	bl	8015698 <__hexdig_fun>
 80158dc:	f000 000f 	and.w	r0, r0, #15
 80158e0:	fa00 f00b 	lsl.w	r0, r0, fp
 80158e4:	ea4a 0a00 	orr.w	sl, sl, r0
 80158e8:	f10b 0b04 	add.w	fp, fp, #4
 80158ec:	9b05      	ldr	r3, [sp, #20]
 80158ee:	e00d      	b.n	801590c <__gethex+0x24a>
 80158f0:	9b05      	ldr	r3, [sp, #20]
 80158f2:	9a08      	ldr	r2, [sp, #32]
 80158f4:	4413      	add	r3, r2
 80158f6:	42bb      	cmp	r3, r7
 80158f8:	d3e1      	bcc.n	80158be <__gethex+0x1fc>
 80158fa:	4618      	mov	r0, r3
 80158fc:	9a01      	ldr	r2, [sp, #4]
 80158fe:	9903      	ldr	r1, [sp, #12]
 8015900:	9309      	str	r3, [sp, #36]	; 0x24
 8015902:	f001 fd05 	bl	8017310 <strncmp>
 8015906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015908:	2800      	cmp	r0, #0
 801590a:	d1d8      	bne.n	80158be <__gethex+0x1fc>
 801590c:	461e      	mov	r6, r3
 801590e:	e791      	b.n	8015834 <__gethex+0x172>
 8015910:	1eb9      	subs	r1, r7, #2
 8015912:	4628      	mov	r0, r5
 8015914:	f000 fe3c 	bl	8016590 <__any_on>
 8015918:	2800      	cmp	r0, #0
 801591a:	d0b2      	beq.n	8015882 <__gethex+0x1c0>
 801591c:	f04f 0a03 	mov.w	sl, #3
 8015920:	e7b1      	b.n	8015886 <__gethex+0x1c4>
 8015922:	da09      	bge.n	8015938 <__gethex+0x276>
 8015924:	1bf7      	subs	r7, r6, r7
 8015926:	4629      	mov	r1, r5
 8015928:	463a      	mov	r2, r7
 801592a:	9802      	ldr	r0, [sp, #8]
 801592c:	f000 fc52 	bl	80161d4 <__lshift>
 8015930:	1be4      	subs	r4, r4, r7
 8015932:	4605      	mov	r5, r0
 8015934:	f100 0914 	add.w	r9, r0, #20
 8015938:	f04f 0a00 	mov.w	sl, #0
 801593c:	e7a8      	b.n	8015890 <__gethex+0x1ce>
 801593e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015942:	42a0      	cmp	r0, r4
 8015944:	dd6a      	ble.n	8015a1c <__gethex+0x35a>
 8015946:	1b04      	subs	r4, r0, r4
 8015948:	42a6      	cmp	r6, r4
 801594a:	dc2e      	bgt.n	80159aa <__gethex+0x2e8>
 801594c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015950:	2b02      	cmp	r3, #2
 8015952:	d022      	beq.n	801599a <__gethex+0x2d8>
 8015954:	2b03      	cmp	r3, #3
 8015956:	d024      	beq.n	80159a2 <__gethex+0x2e0>
 8015958:	2b01      	cmp	r3, #1
 801595a:	d115      	bne.n	8015988 <__gethex+0x2c6>
 801595c:	42a6      	cmp	r6, r4
 801595e:	d113      	bne.n	8015988 <__gethex+0x2c6>
 8015960:	2e01      	cmp	r6, #1
 8015962:	dc0b      	bgt.n	801597c <__gethex+0x2ba>
 8015964:	9a06      	ldr	r2, [sp, #24]
 8015966:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801596a:	6013      	str	r3, [r2, #0]
 801596c:	2301      	movs	r3, #1
 801596e:	612b      	str	r3, [r5, #16]
 8015970:	f8c9 3000 	str.w	r3, [r9]
 8015974:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015976:	2762      	movs	r7, #98	; 0x62
 8015978:	601d      	str	r5, [r3, #0]
 801597a:	e72a      	b.n	80157d2 <__gethex+0x110>
 801597c:	1e71      	subs	r1, r6, #1
 801597e:	4628      	mov	r0, r5
 8015980:	f000 fe06 	bl	8016590 <__any_on>
 8015984:	2800      	cmp	r0, #0
 8015986:	d1ed      	bne.n	8015964 <__gethex+0x2a2>
 8015988:	4629      	mov	r1, r5
 801598a:	9802      	ldr	r0, [sp, #8]
 801598c:	f000 fa56 	bl	8015e3c <_Bfree>
 8015990:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015992:	2300      	movs	r3, #0
 8015994:	6013      	str	r3, [r2, #0]
 8015996:	2750      	movs	r7, #80	; 0x50
 8015998:	e71b      	b.n	80157d2 <__gethex+0x110>
 801599a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801599c:	2b00      	cmp	r3, #0
 801599e:	d0e1      	beq.n	8015964 <__gethex+0x2a2>
 80159a0:	e7f2      	b.n	8015988 <__gethex+0x2c6>
 80159a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d1dd      	bne.n	8015964 <__gethex+0x2a2>
 80159a8:	e7ee      	b.n	8015988 <__gethex+0x2c6>
 80159aa:	1e67      	subs	r7, r4, #1
 80159ac:	f1ba 0f00 	cmp.w	sl, #0
 80159b0:	d131      	bne.n	8015a16 <__gethex+0x354>
 80159b2:	b127      	cbz	r7, 80159be <__gethex+0x2fc>
 80159b4:	4639      	mov	r1, r7
 80159b6:	4628      	mov	r0, r5
 80159b8:	f000 fdea 	bl	8016590 <__any_on>
 80159bc:	4682      	mov	sl, r0
 80159be:	117a      	asrs	r2, r7, #5
 80159c0:	2301      	movs	r3, #1
 80159c2:	f007 071f 	and.w	r7, r7, #31
 80159c6:	fa03 f707 	lsl.w	r7, r3, r7
 80159ca:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80159ce:	4621      	mov	r1, r4
 80159d0:	421f      	tst	r7, r3
 80159d2:	4628      	mov	r0, r5
 80159d4:	bf18      	it	ne
 80159d6:	f04a 0a02 	orrne.w	sl, sl, #2
 80159da:	1b36      	subs	r6, r6, r4
 80159dc:	f7ff fe22 	bl	8015624 <rshift>
 80159e0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80159e4:	2702      	movs	r7, #2
 80159e6:	f1ba 0f00 	cmp.w	sl, #0
 80159ea:	d048      	beq.n	8015a7e <__gethex+0x3bc>
 80159ec:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80159f0:	2b02      	cmp	r3, #2
 80159f2:	d015      	beq.n	8015a20 <__gethex+0x35e>
 80159f4:	2b03      	cmp	r3, #3
 80159f6:	d017      	beq.n	8015a28 <__gethex+0x366>
 80159f8:	2b01      	cmp	r3, #1
 80159fa:	d109      	bne.n	8015a10 <__gethex+0x34e>
 80159fc:	f01a 0f02 	tst.w	sl, #2
 8015a00:	d006      	beq.n	8015a10 <__gethex+0x34e>
 8015a02:	f8d9 3000 	ldr.w	r3, [r9]
 8015a06:	ea4a 0a03 	orr.w	sl, sl, r3
 8015a0a:	f01a 0f01 	tst.w	sl, #1
 8015a0e:	d10e      	bne.n	8015a2e <__gethex+0x36c>
 8015a10:	f047 0710 	orr.w	r7, r7, #16
 8015a14:	e033      	b.n	8015a7e <__gethex+0x3bc>
 8015a16:	f04f 0a01 	mov.w	sl, #1
 8015a1a:	e7d0      	b.n	80159be <__gethex+0x2fc>
 8015a1c:	2701      	movs	r7, #1
 8015a1e:	e7e2      	b.n	80159e6 <__gethex+0x324>
 8015a20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015a22:	f1c3 0301 	rsb	r3, r3, #1
 8015a26:	9315      	str	r3, [sp, #84]	; 0x54
 8015a28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	d0f0      	beq.n	8015a10 <__gethex+0x34e>
 8015a2e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015a32:	f105 0314 	add.w	r3, r5, #20
 8015a36:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015a3a:	eb03 010a 	add.w	r1, r3, sl
 8015a3e:	f04f 0c00 	mov.w	ip, #0
 8015a42:	4618      	mov	r0, r3
 8015a44:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a48:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015a4c:	d01c      	beq.n	8015a88 <__gethex+0x3c6>
 8015a4e:	3201      	adds	r2, #1
 8015a50:	6002      	str	r2, [r0, #0]
 8015a52:	2f02      	cmp	r7, #2
 8015a54:	f105 0314 	add.w	r3, r5, #20
 8015a58:	d138      	bne.n	8015acc <__gethex+0x40a>
 8015a5a:	f8d8 2000 	ldr.w	r2, [r8]
 8015a5e:	3a01      	subs	r2, #1
 8015a60:	42b2      	cmp	r2, r6
 8015a62:	d10a      	bne.n	8015a7a <__gethex+0x3b8>
 8015a64:	1171      	asrs	r1, r6, #5
 8015a66:	2201      	movs	r2, #1
 8015a68:	f006 061f 	and.w	r6, r6, #31
 8015a6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015a70:	fa02 f606 	lsl.w	r6, r2, r6
 8015a74:	421e      	tst	r6, r3
 8015a76:	bf18      	it	ne
 8015a78:	4617      	movne	r7, r2
 8015a7a:	f047 0720 	orr.w	r7, r7, #32
 8015a7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015a80:	601d      	str	r5, [r3, #0]
 8015a82:	9b06      	ldr	r3, [sp, #24]
 8015a84:	601c      	str	r4, [r3, #0]
 8015a86:	e6a4      	b.n	80157d2 <__gethex+0x110>
 8015a88:	4299      	cmp	r1, r3
 8015a8a:	f843 cc04 	str.w	ip, [r3, #-4]
 8015a8e:	d8d8      	bhi.n	8015a42 <__gethex+0x380>
 8015a90:	68ab      	ldr	r3, [r5, #8]
 8015a92:	4599      	cmp	r9, r3
 8015a94:	db12      	blt.n	8015abc <__gethex+0x3fa>
 8015a96:	6869      	ldr	r1, [r5, #4]
 8015a98:	9802      	ldr	r0, [sp, #8]
 8015a9a:	3101      	adds	r1, #1
 8015a9c:	f000 f99a 	bl	8015dd4 <_Balloc>
 8015aa0:	692a      	ldr	r2, [r5, #16]
 8015aa2:	3202      	adds	r2, #2
 8015aa4:	f105 010c 	add.w	r1, r5, #12
 8015aa8:	4683      	mov	fp, r0
 8015aaa:	0092      	lsls	r2, r2, #2
 8015aac:	300c      	adds	r0, #12
 8015aae:	f7fc feab 	bl	8012808 <memcpy>
 8015ab2:	4629      	mov	r1, r5
 8015ab4:	9802      	ldr	r0, [sp, #8]
 8015ab6:	f000 f9c1 	bl	8015e3c <_Bfree>
 8015aba:	465d      	mov	r5, fp
 8015abc:	692b      	ldr	r3, [r5, #16]
 8015abe:	1c5a      	adds	r2, r3, #1
 8015ac0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015ac4:	612a      	str	r2, [r5, #16]
 8015ac6:	2201      	movs	r2, #1
 8015ac8:	615a      	str	r2, [r3, #20]
 8015aca:	e7c2      	b.n	8015a52 <__gethex+0x390>
 8015acc:	692a      	ldr	r2, [r5, #16]
 8015ace:	454a      	cmp	r2, r9
 8015ad0:	dd0b      	ble.n	8015aea <__gethex+0x428>
 8015ad2:	2101      	movs	r1, #1
 8015ad4:	4628      	mov	r0, r5
 8015ad6:	f7ff fda5 	bl	8015624 <rshift>
 8015ada:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ade:	3401      	adds	r4, #1
 8015ae0:	42a3      	cmp	r3, r4
 8015ae2:	f6ff aed9 	blt.w	8015898 <__gethex+0x1d6>
 8015ae6:	2701      	movs	r7, #1
 8015ae8:	e7c7      	b.n	8015a7a <__gethex+0x3b8>
 8015aea:	f016 061f 	ands.w	r6, r6, #31
 8015aee:	d0fa      	beq.n	8015ae6 <__gethex+0x424>
 8015af0:	449a      	add	sl, r3
 8015af2:	f1c6 0620 	rsb	r6, r6, #32
 8015af6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015afa:	f000 fa2f 	bl	8015f5c <__hi0bits>
 8015afe:	42b0      	cmp	r0, r6
 8015b00:	dbe7      	blt.n	8015ad2 <__gethex+0x410>
 8015b02:	e7f0      	b.n	8015ae6 <__gethex+0x424>

08015b04 <L_shift>:
 8015b04:	f1c2 0208 	rsb	r2, r2, #8
 8015b08:	0092      	lsls	r2, r2, #2
 8015b0a:	b570      	push	{r4, r5, r6, lr}
 8015b0c:	f1c2 0620 	rsb	r6, r2, #32
 8015b10:	6843      	ldr	r3, [r0, #4]
 8015b12:	6804      	ldr	r4, [r0, #0]
 8015b14:	fa03 f506 	lsl.w	r5, r3, r6
 8015b18:	432c      	orrs	r4, r5
 8015b1a:	40d3      	lsrs	r3, r2
 8015b1c:	6004      	str	r4, [r0, #0]
 8015b1e:	f840 3f04 	str.w	r3, [r0, #4]!
 8015b22:	4288      	cmp	r0, r1
 8015b24:	d3f4      	bcc.n	8015b10 <L_shift+0xc>
 8015b26:	bd70      	pop	{r4, r5, r6, pc}

08015b28 <__match>:
 8015b28:	b530      	push	{r4, r5, lr}
 8015b2a:	6803      	ldr	r3, [r0, #0]
 8015b2c:	3301      	adds	r3, #1
 8015b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015b32:	b914      	cbnz	r4, 8015b3a <__match+0x12>
 8015b34:	6003      	str	r3, [r0, #0]
 8015b36:	2001      	movs	r0, #1
 8015b38:	bd30      	pop	{r4, r5, pc}
 8015b3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015b3e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015b42:	2d19      	cmp	r5, #25
 8015b44:	bf98      	it	ls
 8015b46:	3220      	addls	r2, #32
 8015b48:	42a2      	cmp	r2, r4
 8015b4a:	d0f0      	beq.n	8015b2e <__match+0x6>
 8015b4c:	2000      	movs	r0, #0
 8015b4e:	e7f3      	b.n	8015b38 <__match+0x10>

08015b50 <__hexnan>:
 8015b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b54:	680b      	ldr	r3, [r1, #0]
 8015b56:	6801      	ldr	r1, [r0, #0]
 8015b58:	115f      	asrs	r7, r3, #5
 8015b5a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015b5e:	f013 031f 	ands.w	r3, r3, #31
 8015b62:	b087      	sub	sp, #28
 8015b64:	bf18      	it	ne
 8015b66:	3704      	addne	r7, #4
 8015b68:	2500      	movs	r5, #0
 8015b6a:	1f3e      	subs	r6, r7, #4
 8015b6c:	4682      	mov	sl, r0
 8015b6e:	4690      	mov	r8, r2
 8015b70:	9301      	str	r3, [sp, #4]
 8015b72:	f847 5c04 	str.w	r5, [r7, #-4]
 8015b76:	46b1      	mov	r9, r6
 8015b78:	4634      	mov	r4, r6
 8015b7a:	9502      	str	r5, [sp, #8]
 8015b7c:	46ab      	mov	fp, r5
 8015b7e:	784a      	ldrb	r2, [r1, #1]
 8015b80:	1c4b      	adds	r3, r1, #1
 8015b82:	9303      	str	r3, [sp, #12]
 8015b84:	b342      	cbz	r2, 8015bd8 <__hexnan+0x88>
 8015b86:	4610      	mov	r0, r2
 8015b88:	9105      	str	r1, [sp, #20]
 8015b8a:	9204      	str	r2, [sp, #16]
 8015b8c:	f7ff fd84 	bl	8015698 <__hexdig_fun>
 8015b90:	2800      	cmp	r0, #0
 8015b92:	d143      	bne.n	8015c1c <__hexnan+0xcc>
 8015b94:	9a04      	ldr	r2, [sp, #16]
 8015b96:	9905      	ldr	r1, [sp, #20]
 8015b98:	2a20      	cmp	r2, #32
 8015b9a:	d818      	bhi.n	8015bce <__hexnan+0x7e>
 8015b9c:	9b02      	ldr	r3, [sp, #8]
 8015b9e:	459b      	cmp	fp, r3
 8015ba0:	dd13      	ble.n	8015bca <__hexnan+0x7a>
 8015ba2:	454c      	cmp	r4, r9
 8015ba4:	d206      	bcs.n	8015bb4 <__hexnan+0x64>
 8015ba6:	2d07      	cmp	r5, #7
 8015ba8:	dc04      	bgt.n	8015bb4 <__hexnan+0x64>
 8015baa:	462a      	mov	r2, r5
 8015bac:	4649      	mov	r1, r9
 8015bae:	4620      	mov	r0, r4
 8015bb0:	f7ff ffa8 	bl	8015b04 <L_shift>
 8015bb4:	4544      	cmp	r4, r8
 8015bb6:	d944      	bls.n	8015c42 <__hexnan+0xf2>
 8015bb8:	2300      	movs	r3, #0
 8015bba:	f1a4 0904 	sub.w	r9, r4, #4
 8015bbe:	f844 3c04 	str.w	r3, [r4, #-4]
 8015bc2:	f8cd b008 	str.w	fp, [sp, #8]
 8015bc6:	464c      	mov	r4, r9
 8015bc8:	461d      	mov	r5, r3
 8015bca:	9903      	ldr	r1, [sp, #12]
 8015bcc:	e7d7      	b.n	8015b7e <__hexnan+0x2e>
 8015bce:	2a29      	cmp	r2, #41	; 0x29
 8015bd0:	d14a      	bne.n	8015c68 <__hexnan+0x118>
 8015bd2:	3102      	adds	r1, #2
 8015bd4:	f8ca 1000 	str.w	r1, [sl]
 8015bd8:	f1bb 0f00 	cmp.w	fp, #0
 8015bdc:	d044      	beq.n	8015c68 <__hexnan+0x118>
 8015bde:	454c      	cmp	r4, r9
 8015be0:	d206      	bcs.n	8015bf0 <__hexnan+0xa0>
 8015be2:	2d07      	cmp	r5, #7
 8015be4:	dc04      	bgt.n	8015bf0 <__hexnan+0xa0>
 8015be6:	462a      	mov	r2, r5
 8015be8:	4649      	mov	r1, r9
 8015bea:	4620      	mov	r0, r4
 8015bec:	f7ff ff8a 	bl	8015b04 <L_shift>
 8015bf0:	4544      	cmp	r4, r8
 8015bf2:	d928      	bls.n	8015c46 <__hexnan+0xf6>
 8015bf4:	4643      	mov	r3, r8
 8015bf6:	f854 2b04 	ldr.w	r2, [r4], #4
 8015bfa:	f843 2b04 	str.w	r2, [r3], #4
 8015bfe:	42a6      	cmp	r6, r4
 8015c00:	d2f9      	bcs.n	8015bf6 <__hexnan+0xa6>
 8015c02:	2200      	movs	r2, #0
 8015c04:	f843 2b04 	str.w	r2, [r3], #4
 8015c08:	429e      	cmp	r6, r3
 8015c0a:	d2fb      	bcs.n	8015c04 <__hexnan+0xb4>
 8015c0c:	6833      	ldr	r3, [r6, #0]
 8015c0e:	b91b      	cbnz	r3, 8015c18 <__hexnan+0xc8>
 8015c10:	4546      	cmp	r6, r8
 8015c12:	d127      	bne.n	8015c64 <__hexnan+0x114>
 8015c14:	2301      	movs	r3, #1
 8015c16:	6033      	str	r3, [r6, #0]
 8015c18:	2005      	movs	r0, #5
 8015c1a:	e026      	b.n	8015c6a <__hexnan+0x11a>
 8015c1c:	3501      	adds	r5, #1
 8015c1e:	2d08      	cmp	r5, #8
 8015c20:	f10b 0b01 	add.w	fp, fp, #1
 8015c24:	dd06      	ble.n	8015c34 <__hexnan+0xe4>
 8015c26:	4544      	cmp	r4, r8
 8015c28:	d9cf      	bls.n	8015bca <__hexnan+0x7a>
 8015c2a:	2300      	movs	r3, #0
 8015c2c:	f844 3c04 	str.w	r3, [r4, #-4]
 8015c30:	2501      	movs	r5, #1
 8015c32:	3c04      	subs	r4, #4
 8015c34:	6822      	ldr	r2, [r4, #0]
 8015c36:	f000 000f 	and.w	r0, r0, #15
 8015c3a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015c3e:	6020      	str	r0, [r4, #0]
 8015c40:	e7c3      	b.n	8015bca <__hexnan+0x7a>
 8015c42:	2508      	movs	r5, #8
 8015c44:	e7c1      	b.n	8015bca <__hexnan+0x7a>
 8015c46:	9b01      	ldr	r3, [sp, #4]
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d0df      	beq.n	8015c0c <__hexnan+0xbc>
 8015c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8015c50:	f1c3 0320 	rsb	r3, r3, #32
 8015c54:	fa22 f303 	lsr.w	r3, r2, r3
 8015c58:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8015c5c:	401a      	ands	r2, r3
 8015c5e:	f847 2c04 	str.w	r2, [r7, #-4]
 8015c62:	e7d3      	b.n	8015c0c <__hexnan+0xbc>
 8015c64:	3e04      	subs	r6, #4
 8015c66:	e7d1      	b.n	8015c0c <__hexnan+0xbc>
 8015c68:	2004      	movs	r0, #4
 8015c6a:	b007      	add	sp, #28
 8015c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015c70 <__locale_ctype_ptr_l>:
 8015c70:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015c74:	4770      	bx	lr
	...

08015c78 <__locale_ctype_ptr>:
 8015c78:	4b04      	ldr	r3, [pc, #16]	; (8015c8c <__locale_ctype_ptr+0x14>)
 8015c7a:	4a05      	ldr	r2, [pc, #20]	; (8015c90 <__locale_ctype_ptr+0x18>)
 8015c7c:	681b      	ldr	r3, [r3, #0]
 8015c7e:	6a1b      	ldr	r3, [r3, #32]
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	bf08      	it	eq
 8015c84:	4613      	moveq	r3, r2
 8015c86:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8015c8a:	4770      	bx	lr
 8015c8c:	2000000c 	.word	0x2000000c
 8015c90:	20000070 	.word	0x20000070

08015c94 <__localeconv_l>:
 8015c94:	30f0      	adds	r0, #240	; 0xf0
 8015c96:	4770      	bx	lr

08015c98 <_localeconv_r>:
 8015c98:	4b04      	ldr	r3, [pc, #16]	; (8015cac <_localeconv_r+0x14>)
 8015c9a:	681b      	ldr	r3, [r3, #0]
 8015c9c:	6a18      	ldr	r0, [r3, #32]
 8015c9e:	4b04      	ldr	r3, [pc, #16]	; (8015cb0 <_localeconv_r+0x18>)
 8015ca0:	2800      	cmp	r0, #0
 8015ca2:	bf08      	it	eq
 8015ca4:	4618      	moveq	r0, r3
 8015ca6:	30f0      	adds	r0, #240	; 0xf0
 8015ca8:	4770      	bx	lr
 8015caa:	bf00      	nop
 8015cac:	2000000c 	.word	0x2000000c
 8015cb0:	20000070 	.word	0x20000070

08015cb4 <_lseek_r>:
 8015cb4:	b538      	push	{r3, r4, r5, lr}
 8015cb6:	4c07      	ldr	r4, [pc, #28]	; (8015cd4 <_lseek_r+0x20>)
 8015cb8:	4605      	mov	r5, r0
 8015cba:	4608      	mov	r0, r1
 8015cbc:	4611      	mov	r1, r2
 8015cbe:	2200      	movs	r2, #0
 8015cc0:	6022      	str	r2, [r4, #0]
 8015cc2:	461a      	mov	r2, r3
 8015cc4:	f7ef fcc0 	bl	8005648 <_lseek>
 8015cc8:	1c43      	adds	r3, r0, #1
 8015cca:	d102      	bne.n	8015cd2 <_lseek_r+0x1e>
 8015ccc:	6823      	ldr	r3, [r4, #0]
 8015cce:	b103      	cbz	r3, 8015cd2 <_lseek_r+0x1e>
 8015cd0:	602b      	str	r3, [r5, #0]
 8015cd2:	bd38      	pop	{r3, r4, r5, pc}
 8015cd4:	2002fae4 	.word	0x2002fae4

08015cd8 <__swhatbuf_r>:
 8015cd8:	b570      	push	{r4, r5, r6, lr}
 8015cda:	460e      	mov	r6, r1
 8015cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ce0:	2900      	cmp	r1, #0
 8015ce2:	b096      	sub	sp, #88	; 0x58
 8015ce4:	4614      	mov	r4, r2
 8015ce6:	461d      	mov	r5, r3
 8015ce8:	da07      	bge.n	8015cfa <__swhatbuf_r+0x22>
 8015cea:	2300      	movs	r3, #0
 8015cec:	602b      	str	r3, [r5, #0]
 8015cee:	89b3      	ldrh	r3, [r6, #12]
 8015cf0:	061a      	lsls	r2, r3, #24
 8015cf2:	d410      	bmi.n	8015d16 <__swhatbuf_r+0x3e>
 8015cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015cf8:	e00e      	b.n	8015d18 <__swhatbuf_r+0x40>
 8015cfa:	466a      	mov	r2, sp
 8015cfc:	f001 fbee 	bl	80174dc <_fstat_r>
 8015d00:	2800      	cmp	r0, #0
 8015d02:	dbf2      	blt.n	8015cea <__swhatbuf_r+0x12>
 8015d04:	9a01      	ldr	r2, [sp, #4]
 8015d06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015d0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015d0e:	425a      	negs	r2, r3
 8015d10:	415a      	adcs	r2, r3
 8015d12:	602a      	str	r2, [r5, #0]
 8015d14:	e7ee      	b.n	8015cf4 <__swhatbuf_r+0x1c>
 8015d16:	2340      	movs	r3, #64	; 0x40
 8015d18:	2000      	movs	r0, #0
 8015d1a:	6023      	str	r3, [r4, #0]
 8015d1c:	b016      	add	sp, #88	; 0x58
 8015d1e:	bd70      	pop	{r4, r5, r6, pc}

08015d20 <__smakebuf_r>:
 8015d20:	898b      	ldrh	r3, [r1, #12]
 8015d22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015d24:	079d      	lsls	r5, r3, #30
 8015d26:	4606      	mov	r6, r0
 8015d28:	460c      	mov	r4, r1
 8015d2a:	d507      	bpl.n	8015d3c <__smakebuf_r+0x1c>
 8015d2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015d30:	6023      	str	r3, [r4, #0]
 8015d32:	6123      	str	r3, [r4, #16]
 8015d34:	2301      	movs	r3, #1
 8015d36:	6163      	str	r3, [r4, #20]
 8015d38:	b002      	add	sp, #8
 8015d3a:	bd70      	pop	{r4, r5, r6, pc}
 8015d3c:	ab01      	add	r3, sp, #4
 8015d3e:	466a      	mov	r2, sp
 8015d40:	f7ff ffca 	bl	8015cd8 <__swhatbuf_r>
 8015d44:	9900      	ldr	r1, [sp, #0]
 8015d46:	4605      	mov	r5, r0
 8015d48:	4630      	mov	r0, r6
 8015d4a:	f000 fc9f 	bl	801668c <_malloc_r>
 8015d4e:	b948      	cbnz	r0, 8015d64 <__smakebuf_r+0x44>
 8015d50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d54:	059a      	lsls	r2, r3, #22
 8015d56:	d4ef      	bmi.n	8015d38 <__smakebuf_r+0x18>
 8015d58:	f023 0303 	bic.w	r3, r3, #3
 8015d5c:	f043 0302 	orr.w	r3, r3, #2
 8015d60:	81a3      	strh	r3, [r4, #12]
 8015d62:	e7e3      	b.n	8015d2c <__smakebuf_r+0xc>
 8015d64:	4b0d      	ldr	r3, [pc, #52]	; (8015d9c <__smakebuf_r+0x7c>)
 8015d66:	62b3      	str	r3, [r6, #40]	; 0x28
 8015d68:	89a3      	ldrh	r3, [r4, #12]
 8015d6a:	6020      	str	r0, [r4, #0]
 8015d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d70:	81a3      	strh	r3, [r4, #12]
 8015d72:	9b00      	ldr	r3, [sp, #0]
 8015d74:	6163      	str	r3, [r4, #20]
 8015d76:	9b01      	ldr	r3, [sp, #4]
 8015d78:	6120      	str	r0, [r4, #16]
 8015d7a:	b15b      	cbz	r3, 8015d94 <__smakebuf_r+0x74>
 8015d7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015d80:	4630      	mov	r0, r6
 8015d82:	f001 fbbd 	bl	8017500 <_isatty_r>
 8015d86:	b128      	cbz	r0, 8015d94 <__smakebuf_r+0x74>
 8015d88:	89a3      	ldrh	r3, [r4, #12]
 8015d8a:	f023 0303 	bic.w	r3, r3, #3
 8015d8e:	f043 0301 	orr.w	r3, r3, #1
 8015d92:	81a3      	strh	r3, [r4, #12]
 8015d94:	89a3      	ldrh	r3, [r4, #12]
 8015d96:	431d      	orrs	r5, r3
 8015d98:	81a5      	strh	r5, [r4, #12]
 8015d9a:	e7cd      	b.n	8015d38 <__smakebuf_r+0x18>
 8015d9c:	080154d9 	.word	0x080154d9

08015da0 <malloc>:
 8015da0:	4b02      	ldr	r3, [pc, #8]	; (8015dac <malloc+0xc>)
 8015da2:	4601      	mov	r1, r0
 8015da4:	6818      	ldr	r0, [r3, #0]
 8015da6:	f000 bc71 	b.w	801668c <_malloc_r>
 8015daa:	bf00      	nop
 8015dac:	2000000c 	.word	0x2000000c

08015db0 <__ascii_mbtowc>:
 8015db0:	b082      	sub	sp, #8
 8015db2:	b901      	cbnz	r1, 8015db6 <__ascii_mbtowc+0x6>
 8015db4:	a901      	add	r1, sp, #4
 8015db6:	b142      	cbz	r2, 8015dca <__ascii_mbtowc+0x1a>
 8015db8:	b14b      	cbz	r3, 8015dce <__ascii_mbtowc+0x1e>
 8015dba:	7813      	ldrb	r3, [r2, #0]
 8015dbc:	600b      	str	r3, [r1, #0]
 8015dbe:	7812      	ldrb	r2, [r2, #0]
 8015dc0:	1c10      	adds	r0, r2, #0
 8015dc2:	bf18      	it	ne
 8015dc4:	2001      	movne	r0, #1
 8015dc6:	b002      	add	sp, #8
 8015dc8:	4770      	bx	lr
 8015dca:	4610      	mov	r0, r2
 8015dcc:	e7fb      	b.n	8015dc6 <__ascii_mbtowc+0x16>
 8015dce:	f06f 0001 	mvn.w	r0, #1
 8015dd2:	e7f8      	b.n	8015dc6 <__ascii_mbtowc+0x16>

08015dd4 <_Balloc>:
 8015dd4:	b570      	push	{r4, r5, r6, lr}
 8015dd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015dd8:	4604      	mov	r4, r0
 8015dda:	460e      	mov	r6, r1
 8015ddc:	b93d      	cbnz	r5, 8015dee <_Balloc+0x1a>
 8015dde:	2010      	movs	r0, #16
 8015de0:	f7ff ffde 	bl	8015da0 <malloc>
 8015de4:	6260      	str	r0, [r4, #36]	; 0x24
 8015de6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015dea:	6005      	str	r5, [r0, #0]
 8015dec:	60c5      	str	r5, [r0, #12]
 8015dee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015df0:	68eb      	ldr	r3, [r5, #12]
 8015df2:	b183      	cbz	r3, 8015e16 <_Balloc+0x42>
 8015df4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015df6:	68db      	ldr	r3, [r3, #12]
 8015df8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015dfc:	b9b8      	cbnz	r0, 8015e2e <_Balloc+0x5a>
 8015dfe:	2101      	movs	r1, #1
 8015e00:	fa01 f506 	lsl.w	r5, r1, r6
 8015e04:	1d6a      	adds	r2, r5, #5
 8015e06:	0092      	lsls	r2, r2, #2
 8015e08:	4620      	mov	r0, r4
 8015e0a:	f000 fbe2 	bl	80165d2 <_calloc_r>
 8015e0e:	b160      	cbz	r0, 8015e2a <_Balloc+0x56>
 8015e10:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015e14:	e00e      	b.n	8015e34 <_Balloc+0x60>
 8015e16:	2221      	movs	r2, #33	; 0x21
 8015e18:	2104      	movs	r1, #4
 8015e1a:	4620      	mov	r0, r4
 8015e1c:	f000 fbd9 	bl	80165d2 <_calloc_r>
 8015e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015e22:	60e8      	str	r0, [r5, #12]
 8015e24:	68db      	ldr	r3, [r3, #12]
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d1e4      	bne.n	8015df4 <_Balloc+0x20>
 8015e2a:	2000      	movs	r0, #0
 8015e2c:	bd70      	pop	{r4, r5, r6, pc}
 8015e2e:	6802      	ldr	r2, [r0, #0]
 8015e30:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015e34:	2300      	movs	r3, #0
 8015e36:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015e3a:	e7f7      	b.n	8015e2c <_Balloc+0x58>

08015e3c <_Bfree>:
 8015e3c:	b570      	push	{r4, r5, r6, lr}
 8015e3e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015e40:	4606      	mov	r6, r0
 8015e42:	460d      	mov	r5, r1
 8015e44:	b93c      	cbnz	r4, 8015e56 <_Bfree+0x1a>
 8015e46:	2010      	movs	r0, #16
 8015e48:	f7ff ffaa 	bl	8015da0 <malloc>
 8015e4c:	6270      	str	r0, [r6, #36]	; 0x24
 8015e4e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015e52:	6004      	str	r4, [r0, #0]
 8015e54:	60c4      	str	r4, [r0, #12]
 8015e56:	b13d      	cbz	r5, 8015e68 <_Bfree+0x2c>
 8015e58:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015e5a:	686a      	ldr	r2, [r5, #4]
 8015e5c:	68db      	ldr	r3, [r3, #12]
 8015e5e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015e62:	6029      	str	r1, [r5, #0]
 8015e64:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015e68:	bd70      	pop	{r4, r5, r6, pc}

08015e6a <__multadd>:
 8015e6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e6e:	690d      	ldr	r5, [r1, #16]
 8015e70:	461f      	mov	r7, r3
 8015e72:	4606      	mov	r6, r0
 8015e74:	460c      	mov	r4, r1
 8015e76:	f101 0c14 	add.w	ip, r1, #20
 8015e7a:	2300      	movs	r3, #0
 8015e7c:	f8dc 0000 	ldr.w	r0, [ip]
 8015e80:	b281      	uxth	r1, r0
 8015e82:	fb02 7101 	mla	r1, r2, r1, r7
 8015e86:	0c0f      	lsrs	r7, r1, #16
 8015e88:	0c00      	lsrs	r0, r0, #16
 8015e8a:	fb02 7000 	mla	r0, r2, r0, r7
 8015e8e:	b289      	uxth	r1, r1
 8015e90:	3301      	adds	r3, #1
 8015e92:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015e96:	429d      	cmp	r5, r3
 8015e98:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8015e9c:	f84c 1b04 	str.w	r1, [ip], #4
 8015ea0:	dcec      	bgt.n	8015e7c <__multadd+0x12>
 8015ea2:	b1d7      	cbz	r7, 8015eda <__multadd+0x70>
 8015ea4:	68a3      	ldr	r3, [r4, #8]
 8015ea6:	42ab      	cmp	r3, r5
 8015ea8:	dc12      	bgt.n	8015ed0 <__multadd+0x66>
 8015eaa:	6861      	ldr	r1, [r4, #4]
 8015eac:	4630      	mov	r0, r6
 8015eae:	3101      	adds	r1, #1
 8015eb0:	f7ff ff90 	bl	8015dd4 <_Balloc>
 8015eb4:	6922      	ldr	r2, [r4, #16]
 8015eb6:	3202      	adds	r2, #2
 8015eb8:	f104 010c 	add.w	r1, r4, #12
 8015ebc:	4680      	mov	r8, r0
 8015ebe:	0092      	lsls	r2, r2, #2
 8015ec0:	300c      	adds	r0, #12
 8015ec2:	f7fc fca1 	bl	8012808 <memcpy>
 8015ec6:	4621      	mov	r1, r4
 8015ec8:	4630      	mov	r0, r6
 8015eca:	f7ff ffb7 	bl	8015e3c <_Bfree>
 8015ece:	4644      	mov	r4, r8
 8015ed0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015ed4:	3501      	adds	r5, #1
 8015ed6:	615f      	str	r7, [r3, #20]
 8015ed8:	6125      	str	r5, [r4, #16]
 8015eda:	4620      	mov	r0, r4
 8015edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015ee0 <__s2b>:
 8015ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ee4:	460c      	mov	r4, r1
 8015ee6:	4615      	mov	r5, r2
 8015ee8:	461f      	mov	r7, r3
 8015eea:	2209      	movs	r2, #9
 8015eec:	3308      	adds	r3, #8
 8015eee:	4606      	mov	r6, r0
 8015ef0:	fb93 f3f2 	sdiv	r3, r3, r2
 8015ef4:	2100      	movs	r1, #0
 8015ef6:	2201      	movs	r2, #1
 8015ef8:	429a      	cmp	r2, r3
 8015efa:	db20      	blt.n	8015f3e <__s2b+0x5e>
 8015efc:	4630      	mov	r0, r6
 8015efe:	f7ff ff69 	bl	8015dd4 <_Balloc>
 8015f02:	9b08      	ldr	r3, [sp, #32]
 8015f04:	6143      	str	r3, [r0, #20]
 8015f06:	2d09      	cmp	r5, #9
 8015f08:	f04f 0301 	mov.w	r3, #1
 8015f0c:	6103      	str	r3, [r0, #16]
 8015f0e:	dd19      	ble.n	8015f44 <__s2b+0x64>
 8015f10:	f104 0809 	add.w	r8, r4, #9
 8015f14:	46c1      	mov	r9, r8
 8015f16:	442c      	add	r4, r5
 8015f18:	f819 3b01 	ldrb.w	r3, [r9], #1
 8015f1c:	4601      	mov	r1, r0
 8015f1e:	3b30      	subs	r3, #48	; 0x30
 8015f20:	220a      	movs	r2, #10
 8015f22:	4630      	mov	r0, r6
 8015f24:	f7ff ffa1 	bl	8015e6a <__multadd>
 8015f28:	45a1      	cmp	r9, r4
 8015f2a:	d1f5      	bne.n	8015f18 <__s2b+0x38>
 8015f2c:	eb08 0405 	add.w	r4, r8, r5
 8015f30:	3c08      	subs	r4, #8
 8015f32:	1b2d      	subs	r5, r5, r4
 8015f34:	1963      	adds	r3, r4, r5
 8015f36:	42bb      	cmp	r3, r7
 8015f38:	db07      	blt.n	8015f4a <__s2b+0x6a>
 8015f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f3e:	0052      	lsls	r2, r2, #1
 8015f40:	3101      	adds	r1, #1
 8015f42:	e7d9      	b.n	8015ef8 <__s2b+0x18>
 8015f44:	340a      	adds	r4, #10
 8015f46:	2509      	movs	r5, #9
 8015f48:	e7f3      	b.n	8015f32 <__s2b+0x52>
 8015f4a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015f4e:	4601      	mov	r1, r0
 8015f50:	3b30      	subs	r3, #48	; 0x30
 8015f52:	220a      	movs	r2, #10
 8015f54:	4630      	mov	r0, r6
 8015f56:	f7ff ff88 	bl	8015e6a <__multadd>
 8015f5a:	e7eb      	b.n	8015f34 <__s2b+0x54>

08015f5c <__hi0bits>:
 8015f5c:	0c02      	lsrs	r2, r0, #16
 8015f5e:	0412      	lsls	r2, r2, #16
 8015f60:	4603      	mov	r3, r0
 8015f62:	b9b2      	cbnz	r2, 8015f92 <__hi0bits+0x36>
 8015f64:	0403      	lsls	r3, r0, #16
 8015f66:	2010      	movs	r0, #16
 8015f68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015f6c:	bf04      	itt	eq
 8015f6e:	021b      	lsleq	r3, r3, #8
 8015f70:	3008      	addeq	r0, #8
 8015f72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015f76:	bf04      	itt	eq
 8015f78:	011b      	lsleq	r3, r3, #4
 8015f7a:	3004      	addeq	r0, #4
 8015f7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015f80:	bf04      	itt	eq
 8015f82:	009b      	lsleq	r3, r3, #2
 8015f84:	3002      	addeq	r0, #2
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	db06      	blt.n	8015f98 <__hi0bits+0x3c>
 8015f8a:	005b      	lsls	r3, r3, #1
 8015f8c:	d503      	bpl.n	8015f96 <__hi0bits+0x3a>
 8015f8e:	3001      	adds	r0, #1
 8015f90:	4770      	bx	lr
 8015f92:	2000      	movs	r0, #0
 8015f94:	e7e8      	b.n	8015f68 <__hi0bits+0xc>
 8015f96:	2020      	movs	r0, #32
 8015f98:	4770      	bx	lr

08015f9a <__lo0bits>:
 8015f9a:	6803      	ldr	r3, [r0, #0]
 8015f9c:	f013 0207 	ands.w	r2, r3, #7
 8015fa0:	4601      	mov	r1, r0
 8015fa2:	d00b      	beq.n	8015fbc <__lo0bits+0x22>
 8015fa4:	07da      	lsls	r2, r3, #31
 8015fa6:	d423      	bmi.n	8015ff0 <__lo0bits+0x56>
 8015fa8:	0798      	lsls	r0, r3, #30
 8015faa:	bf49      	itett	mi
 8015fac:	085b      	lsrmi	r3, r3, #1
 8015fae:	089b      	lsrpl	r3, r3, #2
 8015fb0:	2001      	movmi	r0, #1
 8015fb2:	600b      	strmi	r3, [r1, #0]
 8015fb4:	bf5c      	itt	pl
 8015fb6:	600b      	strpl	r3, [r1, #0]
 8015fb8:	2002      	movpl	r0, #2
 8015fba:	4770      	bx	lr
 8015fbc:	b298      	uxth	r0, r3
 8015fbe:	b9a8      	cbnz	r0, 8015fec <__lo0bits+0x52>
 8015fc0:	0c1b      	lsrs	r3, r3, #16
 8015fc2:	2010      	movs	r0, #16
 8015fc4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015fc8:	bf04      	itt	eq
 8015fca:	0a1b      	lsreq	r3, r3, #8
 8015fcc:	3008      	addeq	r0, #8
 8015fce:	071a      	lsls	r2, r3, #28
 8015fd0:	bf04      	itt	eq
 8015fd2:	091b      	lsreq	r3, r3, #4
 8015fd4:	3004      	addeq	r0, #4
 8015fd6:	079a      	lsls	r2, r3, #30
 8015fd8:	bf04      	itt	eq
 8015fda:	089b      	lsreq	r3, r3, #2
 8015fdc:	3002      	addeq	r0, #2
 8015fde:	07da      	lsls	r2, r3, #31
 8015fe0:	d402      	bmi.n	8015fe8 <__lo0bits+0x4e>
 8015fe2:	085b      	lsrs	r3, r3, #1
 8015fe4:	d006      	beq.n	8015ff4 <__lo0bits+0x5a>
 8015fe6:	3001      	adds	r0, #1
 8015fe8:	600b      	str	r3, [r1, #0]
 8015fea:	4770      	bx	lr
 8015fec:	4610      	mov	r0, r2
 8015fee:	e7e9      	b.n	8015fc4 <__lo0bits+0x2a>
 8015ff0:	2000      	movs	r0, #0
 8015ff2:	4770      	bx	lr
 8015ff4:	2020      	movs	r0, #32
 8015ff6:	4770      	bx	lr

08015ff8 <__i2b>:
 8015ff8:	b510      	push	{r4, lr}
 8015ffa:	460c      	mov	r4, r1
 8015ffc:	2101      	movs	r1, #1
 8015ffe:	f7ff fee9 	bl	8015dd4 <_Balloc>
 8016002:	2201      	movs	r2, #1
 8016004:	6144      	str	r4, [r0, #20]
 8016006:	6102      	str	r2, [r0, #16]
 8016008:	bd10      	pop	{r4, pc}

0801600a <__multiply>:
 801600a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801600e:	4614      	mov	r4, r2
 8016010:	690a      	ldr	r2, [r1, #16]
 8016012:	6923      	ldr	r3, [r4, #16]
 8016014:	429a      	cmp	r2, r3
 8016016:	bfb8      	it	lt
 8016018:	460b      	movlt	r3, r1
 801601a:	4688      	mov	r8, r1
 801601c:	bfbc      	itt	lt
 801601e:	46a0      	movlt	r8, r4
 8016020:	461c      	movlt	r4, r3
 8016022:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016026:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801602a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801602e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016032:	eb07 0609 	add.w	r6, r7, r9
 8016036:	42b3      	cmp	r3, r6
 8016038:	bfb8      	it	lt
 801603a:	3101      	addlt	r1, #1
 801603c:	f7ff feca 	bl	8015dd4 <_Balloc>
 8016040:	f100 0514 	add.w	r5, r0, #20
 8016044:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016048:	462b      	mov	r3, r5
 801604a:	2200      	movs	r2, #0
 801604c:	4573      	cmp	r3, lr
 801604e:	d316      	bcc.n	801607e <__multiply+0x74>
 8016050:	f104 0214 	add.w	r2, r4, #20
 8016054:	f108 0114 	add.w	r1, r8, #20
 8016058:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801605c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016060:	9300      	str	r3, [sp, #0]
 8016062:	9b00      	ldr	r3, [sp, #0]
 8016064:	9201      	str	r2, [sp, #4]
 8016066:	4293      	cmp	r3, r2
 8016068:	d80c      	bhi.n	8016084 <__multiply+0x7a>
 801606a:	2e00      	cmp	r6, #0
 801606c:	dd03      	ble.n	8016076 <__multiply+0x6c>
 801606e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016072:	2b00      	cmp	r3, #0
 8016074:	d05d      	beq.n	8016132 <__multiply+0x128>
 8016076:	6106      	str	r6, [r0, #16]
 8016078:	b003      	add	sp, #12
 801607a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801607e:	f843 2b04 	str.w	r2, [r3], #4
 8016082:	e7e3      	b.n	801604c <__multiply+0x42>
 8016084:	f8b2 b000 	ldrh.w	fp, [r2]
 8016088:	f1bb 0f00 	cmp.w	fp, #0
 801608c:	d023      	beq.n	80160d6 <__multiply+0xcc>
 801608e:	4689      	mov	r9, r1
 8016090:	46ac      	mov	ip, r5
 8016092:	f04f 0800 	mov.w	r8, #0
 8016096:	f859 4b04 	ldr.w	r4, [r9], #4
 801609a:	f8dc a000 	ldr.w	sl, [ip]
 801609e:	b2a3      	uxth	r3, r4
 80160a0:	fa1f fa8a 	uxth.w	sl, sl
 80160a4:	fb0b a303 	mla	r3, fp, r3, sl
 80160a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80160ac:	f8dc 4000 	ldr.w	r4, [ip]
 80160b0:	4443      	add	r3, r8
 80160b2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80160b6:	fb0b 840a 	mla	r4, fp, sl, r8
 80160ba:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80160be:	46e2      	mov	sl, ip
 80160c0:	b29b      	uxth	r3, r3
 80160c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80160c6:	454f      	cmp	r7, r9
 80160c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80160cc:	f84a 3b04 	str.w	r3, [sl], #4
 80160d0:	d82b      	bhi.n	801612a <__multiply+0x120>
 80160d2:	f8cc 8004 	str.w	r8, [ip, #4]
 80160d6:	9b01      	ldr	r3, [sp, #4]
 80160d8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80160dc:	3204      	adds	r2, #4
 80160de:	f1ba 0f00 	cmp.w	sl, #0
 80160e2:	d020      	beq.n	8016126 <__multiply+0x11c>
 80160e4:	682b      	ldr	r3, [r5, #0]
 80160e6:	4689      	mov	r9, r1
 80160e8:	46a8      	mov	r8, r5
 80160ea:	f04f 0b00 	mov.w	fp, #0
 80160ee:	f8b9 c000 	ldrh.w	ip, [r9]
 80160f2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80160f6:	fb0a 440c 	mla	r4, sl, ip, r4
 80160fa:	445c      	add	r4, fp
 80160fc:	46c4      	mov	ip, r8
 80160fe:	b29b      	uxth	r3, r3
 8016100:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016104:	f84c 3b04 	str.w	r3, [ip], #4
 8016108:	f859 3b04 	ldr.w	r3, [r9], #4
 801610c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016110:	0c1b      	lsrs	r3, r3, #16
 8016112:	fb0a b303 	mla	r3, sl, r3, fp
 8016116:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801611a:	454f      	cmp	r7, r9
 801611c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016120:	d805      	bhi.n	801612e <__multiply+0x124>
 8016122:	f8c8 3004 	str.w	r3, [r8, #4]
 8016126:	3504      	adds	r5, #4
 8016128:	e79b      	b.n	8016062 <__multiply+0x58>
 801612a:	46d4      	mov	ip, sl
 801612c:	e7b3      	b.n	8016096 <__multiply+0x8c>
 801612e:	46e0      	mov	r8, ip
 8016130:	e7dd      	b.n	80160ee <__multiply+0xe4>
 8016132:	3e01      	subs	r6, #1
 8016134:	e799      	b.n	801606a <__multiply+0x60>
	...

08016138 <__pow5mult>:
 8016138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801613c:	4615      	mov	r5, r2
 801613e:	f012 0203 	ands.w	r2, r2, #3
 8016142:	4606      	mov	r6, r0
 8016144:	460f      	mov	r7, r1
 8016146:	d007      	beq.n	8016158 <__pow5mult+0x20>
 8016148:	3a01      	subs	r2, #1
 801614a:	4c21      	ldr	r4, [pc, #132]	; (80161d0 <__pow5mult+0x98>)
 801614c:	2300      	movs	r3, #0
 801614e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016152:	f7ff fe8a 	bl	8015e6a <__multadd>
 8016156:	4607      	mov	r7, r0
 8016158:	10ad      	asrs	r5, r5, #2
 801615a:	d035      	beq.n	80161c8 <__pow5mult+0x90>
 801615c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801615e:	b93c      	cbnz	r4, 8016170 <__pow5mult+0x38>
 8016160:	2010      	movs	r0, #16
 8016162:	f7ff fe1d 	bl	8015da0 <malloc>
 8016166:	6270      	str	r0, [r6, #36]	; 0x24
 8016168:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801616c:	6004      	str	r4, [r0, #0]
 801616e:	60c4      	str	r4, [r0, #12]
 8016170:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016174:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016178:	b94c      	cbnz	r4, 801618e <__pow5mult+0x56>
 801617a:	f240 2171 	movw	r1, #625	; 0x271
 801617e:	4630      	mov	r0, r6
 8016180:	f7ff ff3a 	bl	8015ff8 <__i2b>
 8016184:	2300      	movs	r3, #0
 8016186:	f8c8 0008 	str.w	r0, [r8, #8]
 801618a:	4604      	mov	r4, r0
 801618c:	6003      	str	r3, [r0, #0]
 801618e:	f04f 0800 	mov.w	r8, #0
 8016192:	07eb      	lsls	r3, r5, #31
 8016194:	d50a      	bpl.n	80161ac <__pow5mult+0x74>
 8016196:	4639      	mov	r1, r7
 8016198:	4622      	mov	r2, r4
 801619a:	4630      	mov	r0, r6
 801619c:	f7ff ff35 	bl	801600a <__multiply>
 80161a0:	4639      	mov	r1, r7
 80161a2:	4681      	mov	r9, r0
 80161a4:	4630      	mov	r0, r6
 80161a6:	f7ff fe49 	bl	8015e3c <_Bfree>
 80161aa:	464f      	mov	r7, r9
 80161ac:	106d      	asrs	r5, r5, #1
 80161ae:	d00b      	beq.n	80161c8 <__pow5mult+0x90>
 80161b0:	6820      	ldr	r0, [r4, #0]
 80161b2:	b938      	cbnz	r0, 80161c4 <__pow5mult+0x8c>
 80161b4:	4622      	mov	r2, r4
 80161b6:	4621      	mov	r1, r4
 80161b8:	4630      	mov	r0, r6
 80161ba:	f7ff ff26 	bl	801600a <__multiply>
 80161be:	6020      	str	r0, [r4, #0]
 80161c0:	f8c0 8000 	str.w	r8, [r0]
 80161c4:	4604      	mov	r4, r0
 80161c6:	e7e4      	b.n	8016192 <__pow5mult+0x5a>
 80161c8:	4638      	mov	r0, r7
 80161ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80161ce:	bf00      	nop
 80161d0:	08017ee0 	.word	0x08017ee0

080161d4 <__lshift>:
 80161d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80161d8:	460c      	mov	r4, r1
 80161da:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80161de:	6923      	ldr	r3, [r4, #16]
 80161e0:	6849      	ldr	r1, [r1, #4]
 80161e2:	eb0a 0903 	add.w	r9, sl, r3
 80161e6:	68a3      	ldr	r3, [r4, #8]
 80161e8:	4607      	mov	r7, r0
 80161ea:	4616      	mov	r6, r2
 80161ec:	f109 0501 	add.w	r5, r9, #1
 80161f0:	42ab      	cmp	r3, r5
 80161f2:	db32      	blt.n	801625a <__lshift+0x86>
 80161f4:	4638      	mov	r0, r7
 80161f6:	f7ff fded 	bl	8015dd4 <_Balloc>
 80161fa:	2300      	movs	r3, #0
 80161fc:	4680      	mov	r8, r0
 80161fe:	f100 0114 	add.w	r1, r0, #20
 8016202:	461a      	mov	r2, r3
 8016204:	4553      	cmp	r3, sl
 8016206:	db2b      	blt.n	8016260 <__lshift+0x8c>
 8016208:	6920      	ldr	r0, [r4, #16]
 801620a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801620e:	f104 0314 	add.w	r3, r4, #20
 8016212:	f016 021f 	ands.w	r2, r6, #31
 8016216:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801621a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801621e:	d025      	beq.n	801626c <__lshift+0x98>
 8016220:	f1c2 0e20 	rsb	lr, r2, #32
 8016224:	2000      	movs	r0, #0
 8016226:	681e      	ldr	r6, [r3, #0]
 8016228:	468a      	mov	sl, r1
 801622a:	4096      	lsls	r6, r2
 801622c:	4330      	orrs	r0, r6
 801622e:	f84a 0b04 	str.w	r0, [sl], #4
 8016232:	f853 0b04 	ldr.w	r0, [r3], #4
 8016236:	459c      	cmp	ip, r3
 8016238:	fa20 f00e 	lsr.w	r0, r0, lr
 801623c:	d814      	bhi.n	8016268 <__lshift+0x94>
 801623e:	6048      	str	r0, [r1, #4]
 8016240:	b108      	cbz	r0, 8016246 <__lshift+0x72>
 8016242:	f109 0502 	add.w	r5, r9, #2
 8016246:	3d01      	subs	r5, #1
 8016248:	4638      	mov	r0, r7
 801624a:	f8c8 5010 	str.w	r5, [r8, #16]
 801624e:	4621      	mov	r1, r4
 8016250:	f7ff fdf4 	bl	8015e3c <_Bfree>
 8016254:	4640      	mov	r0, r8
 8016256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801625a:	3101      	adds	r1, #1
 801625c:	005b      	lsls	r3, r3, #1
 801625e:	e7c7      	b.n	80161f0 <__lshift+0x1c>
 8016260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016264:	3301      	adds	r3, #1
 8016266:	e7cd      	b.n	8016204 <__lshift+0x30>
 8016268:	4651      	mov	r1, sl
 801626a:	e7dc      	b.n	8016226 <__lshift+0x52>
 801626c:	3904      	subs	r1, #4
 801626e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016272:	f841 2f04 	str.w	r2, [r1, #4]!
 8016276:	459c      	cmp	ip, r3
 8016278:	d8f9      	bhi.n	801626e <__lshift+0x9a>
 801627a:	e7e4      	b.n	8016246 <__lshift+0x72>

0801627c <__mcmp>:
 801627c:	6903      	ldr	r3, [r0, #16]
 801627e:	690a      	ldr	r2, [r1, #16]
 8016280:	1a9b      	subs	r3, r3, r2
 8016282:	b530      	push	{r4, r5, lr}
 8016284:	d10c      	bne.n	80162a0 <__mcmp+0x24>
 8016286:	0092      	lsls	r2, r2, #2
 8016288:	3014      	adds	r0, #20
 801628a:	3114      	adds	r1, #20
 801628c:	1884      	adds	r4, r0, r2
 801628e:	4411      	add	r1, r2
 8016290:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016294:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016298:	4295      	cmp	r5, r2
 801629a:	d003      	beq.n	80162a4 <__mcmp+0x28>
 801629c:	d305      	bcc.n	80162aa <__mcmp+0x2e>
 801629e:	2301      	movs	r3, #1
 80162a0:	4618      	mov	r0, r3
 80162a2:	bd30      	pop	{r4, r5, pc}
 80162a4:	42a0      	cmp	r0, r4
 80162a6:	d3f3      	bcc.n	8016290 <__mcmp+0x14>
 80162a8:	e7fa      	b.n	80162a0 <__mcmp+0x24>
 80162aa:	f04f 33ff 	mov.w	r3, #4294967295
 80162ae:	e7f7      	b.n	80162a0 <__mcmp+0x24>

080162b0 <__mdiff>:
 80162b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80162b4:	460d      	mov	r5, r1
 80162b6:	4607      	mov	r7, r0
 80162b8:	4611      	mov	r1, r2
 80162ba:	4628      	mov	r0, r5
 80162bc:	4614      	mov	r4, r2
 80162be:	f7ff ffdd 	bl	801627c <__mcmp>
 80162c2:	1e06      	subs	r6, r0, #0
 80162c4:	d108      	bne.n	80162d8 <__mdiff+0x28>
 80162c6:	4631      	mov	r1, r6
 80162c8:	4638      	mov	r0, r7
 80162ca:	f7ff fd83 	bl	8015dd4 <_Balloc>
 80162ce:	2301      	movs	r3, #1
 80162d0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80162d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80162d8:	bfa4      	itt	ge
 80162da:	4623      	movge	r3, r4
 80162dc:	462c      	movge	r4, r5
 80162de:	4638      	mov	r0, r7
 80162e0:	6861      	ldr	r1, [r4, #4]
 80162e2:	bfa6      	itte	ge
 80162e4:	461d      	movge	r5, r3
 80162e6:	2600      	movge	r6, #0
 80162e8:	2601      	movlt	r6, #1
 80162ea:	f7ff fd73 	bl	8015dd4 <_Balloc>
 80162ee:	692b      	ldr	r3, [r5, #16]
 80162f0:	60c6      	str	r6, [r0, #12]
 80162f2:	6926      	ldr	r6, [r4, #16]
 80162f4:	f105 0914 	add.w	r9, r5, #20
 80162f8:	f104 0214 	add.w	r2, r4, #20
 80162fc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016300:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016304:	f100 0514 	add.w	r5, r0, #20
 8016308:	f04f 0e00 	mov.w	lr, #0
 801630c:	f852 ab04 	ldr.w	sl, [r2], #4
 8016310:	f859 4b04 	ldr.w	r4, [r9], #4
 8016314:	fa1e f18a 	uxtah	r1, lr, sl
 8016318:	b2a3      	uxth	r3, r4
 801631a:	1ac9      	subs	r1, r1, r3
 801631c:	0c23      	lsrs	r3, r4, #16
 801631e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8016322:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016326:	b289      	uxth	r1, r1
 8016328:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801632c:	45c8      	cmp	r8, r9
 801632e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8016332:	4694      	mov	ip, r2
 8016334:	f845 3b04 	str.w	r3, [r5], #4
 8016338:	d8e8      	bhi.n	801630c <__mdiff+0x5c>
 801633a:	45bc      	cmp	ip, r7
 801633c:	d304      	bcc.n	8016348 <__mdiff+0x98>
 801633e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016342:	b183      	cbz	r3, 8016366 <__mdiff+0xb6>
 8016344:	6106      	str	r6, [r0, #16]
 8016346:	e7c5      	b.n	80162d4 <__mdiff+0x24>
 8016348:	f85c 1b04 	ldr.w	r1, [ip], #4
 801634c:	fa1e f381 	uxtah	r3, lr, r1
 8016350:	141a      	asrs	r2, r3, #16
 8016352:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016356:	b29b      	uxth	r3, r3
 8016358:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801635c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016360:	f845 3b04 	str.w	r3, [r5], #4
 8016364:	e7e9      	b.n	801633a <__mdiff+0x8a>
 8016366:	3e01      	subs	r6, #1
 8016368:	e7e9      	b.n	801633e <__mdiff+0x8e>
	...

0801636c <__ulp>:
 801636c:	4b12      	ldr	r3, [pc, #72]	; (80163b8 <__ulp+0x4c>)
 801636e:	ee10 2a90 	vmov	r2, s1
 8016372:	401a      	ands	r2, r3
 8016374:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8016378:	2b00      	cmp	r3, #0
 801637a:	dd04      	ble.n	8016386 <__ulp+0x1a>
 801637c:	2000      	movs	r0, #0
 801637e:	4619      	mov	r1, r3
 8016380:	ec41 0b10 	vmov	d0, r0, r1
 8016384:	4770      	bx	lr
 8016386:	425b      	negs	r3, r3
 8016388:	151b      	asrs	r3, r3, #20
 801638a:	2b13      	cmp	r3, #19
 801638c:	f04f 0000 	mov.w	r0, #0
 8016390:	f04f 0100 	mov.w	r1, #0
 8016394:	dc04      	bgt.n	80163a0 <__ulp+0x34>
 8016396:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801639a:	fa42 f103 	asr.w	r1, r2, r3
 801639e:	e7ef      	b.n	8016380 <__ulp+0x14>
 80163a0:	3b14      	subs	r3, #20
 80163a2:	2b1e      	cmp	r3, #30
 80163a4:	f04f 0201 	mov.w	r2, #1
 80163a8:	bfda      	itte	le
 80163aa:	f1c3 031f 	rsble	r3, r3, #31
 80163ae:	fa02 f303 	lslle.w	r3, r2, r3
 80163b2:	4613      	movgt	r3, r2
 80163b4:	4618      	mov	r0, r3
 80163b6:	e7e3      	b.n	8016380 <__ulp+0x14>
 80163b8:	7ff00000 	.word	0x7ff00000

080163bc <__b2d>:
 80163bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163be:	6905      	ldr	r5, [r0, #16]
 80163c0:	f100 0714 	add.w	r7, r0, #20
 80163c4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80163c8:	1f2e      	subs	r6, r5, #4
 80163ca:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80163ce:	4620      	mov	r0, r4
 80163d0:	f7ff fdc4 	bl	8015f5c <__hi0bits>
 80163d4:	f1c0 0320 	rsb	r3, r0, #32
 80163d8:	280a      	cmp	r0, #10
 80163da:	600b      	str	r3, [r1, #0]
 80163dc:	f8df c074 	ldr.w	ip, [pc, #116]	; 8016454 <__b2d+0x98>
 80163e0:	dc14      	bgt.n	801640c <__b2d+0x50>
 80163e2:	f1c0 0e0b 	rsb	lr, r0, #11
 80163e6:	fa24 f10e 	lsr.w	r1, r4, lr
 80163ea:	42b7      	cmp	r7, r6
 80163ec:	ea41 030c 	orr.w	r3, r1, ip
 80163f0:	bf34      	ite	cc
 80163f2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80163f6:	2100      	movcs	r1, #0
 80163f8:	3015      	adds	r0, #21
 80163fa:	fa04 f000 	lsl.w	r0, r4, r0
 80163fe:	fa21 f10e 	lsr.w	r1, r1, lr
 8016402:	ea40 0201 	orr.w	r2, r0, r1
 8016406:	ec43 2b10 	vmov	d0, r2, r3
 801640a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801640c:	42b7      	cmp	r7, r6
 801640e:	bf3a      	itte	cc
 8016410:	f1a5 0608 	subcc.w	r6, r5, #8
 8016414:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016418:	2100      	movcs	r1, #0
 801641a:	380b      	subs	r0, #11
 801641c:	d015      	beq.n	801644a <__b2d+0x8e>
 801641e:	4084      	lsls	r4, r0
 8016420:	f1c0 0520 	rsb	r5, r0, #32
 8016424:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8016428:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801642c:	42be      	cmp	r6, r7
 801642e:	fa21 fc05 	lsr.w	ip, r1, r5
 8016432:	ea44 030c 	orr.w	r3, r4, ip
 8016436:	bf8c      	ite	hi
 8016438:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801643c:	2400      	movls	r4, #0
 801643e:	fa01 f000 	lsl.w	r0, r1, r0
 8016442:	40ec      	lsrs	r4, r5
 8016444:	ea40 0204 	orr.w	r2, r0, r4
 8016448:	e7dd      	b.n	8016406 <__b2d+0x4a>
 801644a:	ea44 030c 	orr.w	r3, r4, ip
 801644e:	460a      	mov	r2, r1
 8016450:	e7d9      	b.n	8016406 <__b2d+0x4a>
 8016452:	bf00      	nop
 8016454:	3ff00000 	.word	0x3ff00000

08016458 <__d2b>:
 8016458:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801645c:	460e      	mov	r6, r1
 801645e:	2101      	movs	r1, #1
 8016460:	ec59 8b10 	vmov	r8, r9, d0
 8016464:	4615      	mov	r5, r2
 8016466:	f7ff fcb5 	bl	8015dd4 <_Balloc>
 801646a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801646e:	4607      	mov	r7, r0
 8016470:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016474:	bb34      	cbnz	r4, 80164c4 <__d2b+0x6c>
 8016476:	9301      	str	r3, [sp, #4]
 8016478:	f1b8 0300 	subs.w	r3, r8, #0
 801647c:	d027      	beq.n	80164ce <__d2b+0x76>
 801647e:	a802      	add	r0, sp, #8
 8016480:	f840 3d08 	str.w	r3, [r0, #-8]!
 8016484:	f7ff fd89 	bl	8015f9a <__lo0bits>
 8016488:	9900      	ldr	r1, [sp, #0]
 801648a:	b1f0      	cbz	r0, 80164ca <__d2b+0x72>
 801648c:	9a01      	ldr	r2, [sp, #4]
 801648e:	f1c0 0320 	rsb	r3, r0, #32
 8016492:	fa02 f303 	lsl.w	r3, r2, r3
 8016496:	430b      	orrs	r3, r1
 8016498:	40c2      	lsrs	r2, r0
 801649a:	617b      	str	r3, [r7, #20]
 801649c:	9201      	str	r2, [sp, #4]
 801649e:	9b01      	ldr	r3, [sp, #4]
 80164a0:	61bb      	str	r3, [r7, #24]
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	bf14      	ite	ne
 80164a6:	2102      	movne	r1, #2
 80164a8:	2101      	moveq	r1, #1
 80164aa:	6139      	str	r1, [r7, #16]
 80164ac:	b1c4      	cbz	r4, 80164e0 <__d2b+0x88>
 80164ae:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80164b2:	4404      	add	r4, r0
 80164b4:	6034      	str	r4, [r6, #0]
 80164b6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80164ba:	6028      	str	r0, [r5, #0]
 80164bc:	4638      	mov	r0, r7
 80164be:	b003      	add	sp, #12
 80164c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80164c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80164c8:	e7d5      	b.n	8016476 <__d2b+0x1e>
 80164ca:	6179      	str	r1, [r7, #20]
 80164cc:	e7e7      	b.n	801649e <__d2b+0x46>
 80164ce:	a801      	add	r0, sp, #4
 80164d0:	f7ff fd63 	bl	8015f9a <__lo0bits>
 80164d4:	9b01      	ldr	r3, [sp, #4]
 80164d6:	617b      	str	r3, [r7, #20]
 80164d8:	2101      	movs	r1, #1
 80164da:	6139      	str	r1, [r7, #16]
 80164dc:	3020      	adds	r0, #32
 80164de:	e7e5      	b.n	80164ac <__d2b+0x54>
 80164e0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80164e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80164e8:	6030      	str	r0, [r6, #0]
 80164ea:	6918      	ldr	r0, [r3, #16]
 80164ec:	f7ff fd36 	bl	8015f5c <__hi0bits>
 80164f0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80164f4:	e7e1      	b.n	80164ba <__d2b+0x62>

080164f6 <__ratio>:
 80164f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164fa:	4688      	mov	r8, r1
 80164fc:	4669      	mov	r1, sp
 80164fe:	4681      	mov	r9, r0
 8016500:	f7ff ff5c 	bl	80163bc <__b2d>
 8016504:	a901      	add	r1, sp, #4
 8016506:	4640      	mov	r0, r8
 8016508:	ec57 6b10 	vmov	r6, r7, d0
 801650c:	f7ff ff56 	bl	80163bc <__b2d>
 8016510:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016514:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016518:	eba3 0c02 	sub.w	ip, r3, r2
 801651c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016520:	1a9b      	subs	r3, r3, r2
 8016522:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016526:	ec5b ab10 	vmov	sl, fp, d0
 801652a:	2b00      	cmp	r3, #0
 801652c:	bfce      	itee	gt
 801652e:	463a      	movgt	r2, r7
 8016530:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016534:	465a      	movle	r2, fp
 8016536:	4659      	mov	r1, fp
 8016538:	463d      	mov	r5, r7
 801653a:	bfd4      	ite	le
 801653c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8016540:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8016544:	4630      	mov	r0, r6
 8016546:	ee10 2a10 	vmov	r2, s0
 801654a:	460b      	mov	r3, r1
 801654c:	4629      	mov	r1, r5
 801654e:	f7ea f995 	bl	800087c <__aeabi_ddiv>
 8016552:	ec41 0b10 	vmov	d0, r0, r1
 8016556:	b003      	add	sp, #12
 8016558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801655c <__copybits>:
 801655c:	3901      	subs	r1, #1
 801655e:	b510      	push	{r4, lr}
 8016560:	1149      	asrs	r1, r1, #5
 8016562:	6914      	ldr	r4, [r2, #16]
 8016564:	3101      	adds	r1, #1
 8016566:	f102 0314 	add.w	r3, r2, #20
 801656a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801656e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016572:	42a3      	cmp	r3, r4
 8016574:	4602      	mov	r2, r0
 8016576:	d303      	bcc.n	8016580 <__copybits+0x24>
 8016578:	2300      	movs	r3, #0
 801657a:	428a      	cmp	r2, r1
 801657c:	d305      	bcc.n	801658a <__copybits+0x2e>
 801657e:	bd10      	pop	{r4, pc}
 8016580:	f853 2b04 	ldr.w	r2, [r3], #4
 8016584:	f840 2b04 	str.w	r2, [r0], #4
 8016588:	e7f3      	b.n	8016572 <__copybits+0x16>
 801658a:	f842 3b04 	str.w	r3, [r2], #4
 801658e:	e7f4      	b.n	801657a <__copybits+0x1e>

08016590 <__any_on>:
 8016590:	f100 0214 	add.w	r2, r0, #20
 8016594:	6900      	ldr	r0, [r0, #16]
 8016596:	114b      	asrs	r3, r1, #5
 8016598:	4298      	cmp	r0, r3
 801659a:	b510      	push	{r4, lr}
 801659c:	db11      	blt.n	80165c2 <__any_on+0x32>
 801659e:	dd0a      	ble.n	80165b6 <__any_on+0x26>
 80165a0:	f011 011f 	ands.w	r1, r1, #31
 80165a4:	d007      	beq.n	80165b6 <__any_on+0x26>
 80165a6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80165aa:	fa24 f001 	lsr.w	r0, r4, r1
 80165ae:	fa00 f101 	lsl.w	r1, r0, r1
 80165b2:	428c      	cmp	r4, r1
 80165b4:	d10b      	bne.n	80165ce <__any_on+0x3e>
 80165b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80165ba:	4293      	cmp	r3, r2
 80165bc:	d803      	bhi.n	80165c6 <__any_on+0x36>
 80165be:	2000      	movs	r0, #0
 80165c0:	bd10      	pop	{r4, pc}
 80165c2:	4603      	mov	r3, r0
 80165c4:	e7f7      	b.n	80165b6 <__any_on+0x26>
 80165c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80165ca:	2900      	cmp	r1, #0
 80165cc:	d0f5      	beq.n	80165ba <__any_on+0x2a>
 80165ce:	2001      	movs	r0, #1
 80165d0:	e7f6      	b.n	80165c0 <__any_on+0x30>

080165d2 <_calloc_r>:
 80165d2:	b538      	push	{r3, r4, r5, lr}
 80165d4:	fb02 f401 	mul.w	r4, r2, r1
 80165d8:	4621      	mov	r1, r4
 80165da:	f000 f857 	bl	801668c <_malloc_r>
 80165de:	4605      	mov	r5, r0
 80165e0:	b118      	cbz	r0, 80165ea <_calloc_r+0x18>
 80165e2:	4622      	mov	r2, r4
 80165e4:	2100      	movs	r1, #0
 80165e6:	f7fc f91a 	bl	801281e <memset>
 80165ea:	4628      	mov	r0, r5
 80165ec:	bd38      	pop	{r3, r4, r5, pc}
	...

080165f0 <_free_r>:
 80165f0:	b538      	push	{r3, r4, r5, lr}
 80165f2:	4605      	mov	r5, r0
 80165f4:	2900      	cmp	r1, #0
 80165f6:	d045      	beq.n	8016684 <_free_r+0x94>
 80165f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80165fc:	1f0c      	subs	r4, r1, #4
 80165fe:	2b00      	cmp	r3, #0
 8016600:	bfb8      	it	lt
 8016602:	18e4      	addlt	r4, r4, r3
 8016604:	f000 ffa5 	bl	8017552 <__malloc_lock>
 8016608:	4a1f      	ldr	r2, [pc, #124]	; (8016688 <_free_r+0x98>)
 801660a:	6813      	ldr	r3, [r2, #0]
 801660c:	4610      	mov	r0, r2
 801660e:	b933      	cbnz	r3, 801661e <_free_r+0x2e>
 8016610:	6063      	str	r3, [r4, #4]
 8016612:	6014      	str	r4, [r2, #0]
 8016614:	4628      	mov	r0, r5
 8016616:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801661a:	f000 bf9b 	b.w	8017554 <__malloc_unlock>
 801661e:	42a3      	cmp	r3, r4
 8016620:	d90c      	bls.n	801663c <_free_r+0x4c>
 8016622:	6821      	ldr	r1, [r4, #0]
 8016624:	1862      	adds	r2, r4, r1
 8016626:	4293      	cmp	r3, r2
 8016628:	bf04      	itt	eq
 801662a:	681a      	ldreq	r2, [r3, #0]
 801662c:	685b      	ldreq	r3, [r3, #4]
 801662e:	6063      	str	r3, [r4, #4]
 8016630:	bf04      	itt	eq
 8016632:	1852      	addeq	r2, r2, r1
 8016634:	6022      	streq	r2, [r4, #0]
 8016636:	6004      	str	r4, [r0, #0]
 8016638:	e7ec      	b.n	8016614 <_free_r+0x24>
 801663a:	4613      	mov	r3, r2
 801663c:	685a      	ldr	r2, [r3, #4]
 801663e:	b10a      	cbz	r2, 8016644 <_free_r+0x54>
 8016640:	42a2      	cmp	r2, r4
 8016642:	d9fa      	bls.n	801663a <_free_r+0x4a>
 8016644:	6819      	ldr	r1, [r3, #0]
 8016646:	1858      	adds	r0, r3, r1
 8016648:	42a0      	cmp	r0, r4
 801664a:	d10b      	bne.n	8016664 <_free_r+0x74>
 801664c:	6820      	ldr	r0, [r4, #0]
 801664e:	4401      	add	r1, r0
 8016650:	1858      	adds	r0, r3, r1
 8016652:	4282      	cmp	r2, r0
 8016654:	6019      	str	r1, [r3, #0]
 8016656:	d1dd      	bne.n	8016614 <_free_r+0x24>
 8016658:	6810      	ldr	r0, [r2, #0]
 801665a:	6852      	ldr	r2, [r2, #4]
 801665c:	605a      	str	r2, [r3, #4]
 801665e:	4401      	add	r1, r0
 8016660:	6019      	str	r1, [r3, #0]
 8016662:	e7d7      	b.n	8016614 <_free_r+0x24>
 8016664:	d902      	bls.n	801666c <_free_r+0x7c>
 8016666:	230c      	movs	r3, #12
 8016668:	602b      	str	r3, [r5, #0]
 801666a:	e7d3      	b.n	8016614 <_free_r+0x24>
 801666c:	6820      	ldr	r0, [r4, #0]
 801666e:	1821      	adds	r1, r4, r0
 8016670:	428a      	cmp	r2, r1
 8016672:	bf04      	itt	eq
 8016674:	6811      	ldreq	r1, [r2, #0]
 8016676:	6852      	ldreq	r2, [r2, #4]
 8016678:	6062      	str	r2, [r4, #4]
 801667a:	bf04      	itt	eq
 801667c:	1809      	addeq	r1, r1, r0
 801667e:	6021      	streq	r1, [r4, #0]
 8016680:	605c      	str	r4, [r3, #4]
 8016682:	e7c7      	b.n	8016614 <_free_r+0x24>
 8016684:	bd38      	pop	{r3, r4, r5, pc}
 8016686:	bf00      	nop
 8016688:	2002b148 	.word	0x2002b148

0801668c <_malloc_r>:
 801668c:	b570      	push	{r4, r5, r6, lr}
 801668e:	1ccd      	adds	r5, r1, #3
 8016690:	f025 0503 	bic.w	r5, r5, #3
 8016694:	3508      	adds	r5, #8
 8016696:	2d0c      	cmp	r5, #12
 8016698:	bf38      	it	cc
 801669a:	250c      	movcc	r5, #12
 801669c:	2d00      	cmp	r5, #0
 801669e:	4606      	mov	r6, r0
 80166a0:	db01      	blt.n	80166a6 <_malloc_r+0x1a>
 80166a2:	42a9      	cmp	r1, r5
 80166a4:	d903      	bls.n	80166ae <_malloc_r+0x22>
 80166a6:	230c      	movs	r3, #12
 80166a8:	6033      	str	r3, [r6, #0]
 80166aa:	2000      	movs	r0, #0
 80166ac:	bd70      	pop	{r4, r5, r6, pc}
 80166ae:	f000 ff50 	bl	8017552 <__malloc_lock>
 80166b2:	4a21      	ldr	r2, [pc, #132]	; (8016738 <_malloc_r+0xac>)
 80166b4:	6814      	ldr	r4, [r2, #0]
 80166b6:	4621      	mov	r1, r4
 80166b8:	b991      	cbnz	r1, 80166e0 <_malloc_r+0x54>
 80166ba:	4c20      	ldr	r4, [pc, #128]	; (801673c <_malloc_r+0xb0>)
 80166bc:	6823      	ldr	r3, [r4, #0]
 80166be:	b91b      	cbnz	r3, 80166c8 <_malloc_r+0x3c>
 80166c0:	4630      	mov	r0, r6
 80166c2:	f000 fde3 	bl	801728c <_sbrk_r>
 80166c6:	6020      	str	r0, [r4, #0]
 80166c8:	4629      	mov	r1, r5
 80166ca:	4630      	mov	r0, r6
 80166cc:	f000 fdde 	bl	801728c <_sbrk_r>
 80166d0:	1c43      	adds	r3, r0, #1
 80166d2:	d124      	bne.n	801671e <_malloc_r+0x92>
 80166d4:	230c      	movs	r3, #12
 80166d6:	6033      	str	r3, [r6, #0]
 80166d8:	4630      	mov	r0, r6
 80166da:	f000 ff3b 	bl	8017554 <__malloc_unlock>
 80166de:	e7e4      	b.n	80166aa <_malloc_r+0x1e>
 80166e0:	680b      	ldr	r3, [r1, #0]
 80166e2:	1b5b      	subs	r3, r3, r5
 80166e4:	d418      	bmi.n	8016718 <_malloc_r+0x8c>
 80166e6:	2b0b      	cmp	r3, #11
 80166e8:	d90f      	bls.n	801670a <_malloc_r+0x7e>
 80166ea:	600b      	str	r3, [r1, #0]
 80166ec:	50cd      	str	r5, [r1, r3]
 80166ee:	18cc      	adds	r4, r1, r3
 80166f0:	4630      	mov	r0, r6
 80166f2:	f000 ff2f 	bl	8017554 <__malloc_unlock>
 80166f6:	f104 000b 	add.w	r0, r4, #11
 80166fa:	1d23      	adds	r3, r4, #4
 80166fc:	f020 0007 	bic.w	r0, r0, #7
 8016700:	1ac3      	subs	r3, r0, r3
 8016702:	d0d3      	beq.n	80166ac <_malloc_r+0x20>
 8016704:	425a      	negs	r2, r3
 8016706:	50e2      	str	r2, [r4, r3]
 8016708:	e7d0      	b.n	80166ac <_malloc_r+0x20>
 801670a:	428c      	cmp	r4, r1
 801670c:	684b      	ldr	r3, [r1, #4]
 801670e:	bf16      	itet	ne
 8016710:	6063      	strne	r3, [r4, #4]
 8016712:	6013      	streq	r3, [r2, #0]
 8016714:	460c      	movne	r4, r1
 8016716:	e7eb      	b.n	80166f0 <_malloc_r+0x64>
 8016718:	460c      	mov	r4, r1
 801671a:	6849      	ldr	r1, [r1, #4]
 801671c:	e7cc      	b.n	80166b8 <_malloc_r+0x2c>
 801671e:	1cc4      	adds	r4, r0, #3
 8016720:	f024 0403 	bic.w	r4, r4, #3
 8016724:	42a0      	cmp	r0, r4
 8016726:	d005      	beq.n	8016734 <_malloc_r+0xa8>
 8016728:	1a21      	subs	r1, r4, r0
 801672a:	4630      	mov	r0, r6
 801672c:	f000 fdae 	bl	801728c <_sbrk_r>
 8016730:	3001      	adds	r0, #1
 8016732:	d0cf      	beq.n	80166d4 <_malloc_r+0x48>
 8016734:	6025      	str	r5, [r4, #0]
 8016736:	e7db      	b.n	80166f0 <_malloc_r+0x64>
 8016738:	2002b148 	.word	0x2002b148
 801673c:	2002b14c 	.word	0x2002b14c

08016740 <__ssputs_r>:
 8016740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016744:	688e      	ldr	r6, [r1, #8]
 8016746:	429e      	cmp	r6, r3
 8016748:	4682      	mov	sl, r0
 801674a:	460c      	mov	r4, r1
 801674c:	4690      	mov	r8, r2
 801674e:	4699      	mov	r9, r3
 8016750:	d837      	bhi.n	80167c2 <__ssputs_r+0x82>
 8016752:	898a      	ldrh	r2, [r1, #12]
 8016754:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016758:	d031      	beq.n	80167be <__ssputs_r+0x7e>
 801675a:	6825      	ldr	r5, [r4, #0]
 801675c:	6909      	ldr	r1, [r1, #16]
 801675e:	1a6f      	subs	r7, r5, r1
 8016760:	6965      	ldr	r5, [r4, #20]
 8016762:	2302      	movs	r3, #2
 8016764:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016768:	fb95 f5f3 	sdiv	r5, r5, r3
 801676c:	f109 0301 	add.w	r3, r9, #1
 8016770:	443b      	add	r3, r7
 8016772:	429d      	cmp	r5, r3
 8016774:	bf38      	it	cc
 8016776:	461d      	movcc	r5, r3
 8016778:	0553      	lsls	r3, r2, #21
 801677a:	d530      	bpl.n	80167de <__ssputs_r+0x9e>
 801677c:	4629      	mov	r1, r5
 801677e:	f7ff ff85 	bl	801668c <_malloc_r>
 8016782:	4606      	mov	r6, r0
 8016784:	b950      	cbnz	r0, 801679c <__ssputs_r+0x5c>
 8016786:	230c      	movs	r3, #12
 8016788:	f8ca 3000 	str.w	r3, [sl]
 801678c:	89a3      	ldrh	r3, [r4, #12]
 801678e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016792:	81a3      	strh	r3, [r4, #12]
 8016794:	f04f 30ff 	mov.w	r0, #4294967295
 8016798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801679c:	463a      	mov	r2, r7
 801679e:	6921      	ldr	r1, [r4, #16]
 80167a0:	f7fc f832 	bl	8012808 <memcpy>
 80167a4:	89a3      	ldrh	r3, [r4, #12]
 80167a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80167aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80167ae:	81a3      	strh	r3, [r4, #12]
 80167b0:	6126      	str	r6, [r4, #16]
 80167b2:	6165      	str	r5, [r4, #20]
 80167b4:	443e      	add	r6, r7
 80167b6:	1bed      	subs	r5, r5, r7
 80167b8:	6026      	str	r6, [r4, #0]
 80167ba:	60a5      	str	r5, [r4, #8]
 80167bc:	464e      	mov	r6, r9
 80167be:	454e      	cmp	r6, r9
 80167c0:	d900      	bls.n	80167c4 <__ssputs_r+0x84>
 80167c2:	464e      	mov	r6, r9
 80167c4:	4632      	mov	r2, r6
 80167c6:	4641      	mov	r1, r8
 80167c8:	6820      	ldr	r0, [r4, #0]
 80167ca:	f000 fea9 	bl	8017520 <memmove>
 80167ce:	68a3      	ldr	r3, [r4, #8]
 80167d0:	1b9b      	subs	r3, r3, r6
 80167d2:	60a3      	str	r3, [r4, #8]
 80167d4:	6823      	ldr	r3, [r4, #0]
 80167d6:	441e      	add	r6, r3
 80167d8:	6026      	str	r6, [r4, #0]
 80167da:	2000      	movs	r0, #0
 80167dc:	e7dc      	b.n	8016798 <__ssputs_r+0x58>
 80167de:	462a      	mov	r2, r5
 80167e0:	f000 feb9 	bl	8017556 <_realloc_r>
 80167e4:	4606      	mov	r6, r0
 80167e6:	2800      	cmp	r0, #0
 80167e8:	d1e2      	bne.n	80167b0 <__ssputs_r+0x70>
 80167ea:	6921      	ldr	r1, [r4, #16]
 80167ec:	4650      	mov	r0, sl
 80167ee:	f7ff feff 	bl	80165f0 <_free_r>
 80167f2:	e7c8      	b.n	8016786 <__ssputs_r+0x46>

080167f4 <_svfiprintf_r>:
 80167f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167f8:	461d      	mov	r5, r3
 80167fa:	898b      	ldrh	r3, [r1, #12]
 80167fc:	061f      	lsls	r7, r3, #24
 80167fe:	b09d      	sub	sp, #116	; 0x74
 8016800:	4680      	mov	r8, r0
 8016802:	460c      	mov	r4, r1
 8016804:	4616      	mov	r6, r2
 8016806:	d50f      	bpl.n	8016828 <_svfiprintf_r+0x34>
 8016808:	690b      	ldr	r3, [r1, #16]
 801680a:	b96b      	cbnz	r3, 8016828 <_svfiprintf_r+0x34>
 801680c:	2140      	movs	r1, #64	; 0x40
 801680e:	f7ff ff3d 	bl	801668c <_malloc_r>
 8016812:	6020      	str	r0, [r4, #0]
 8016814:	6120      	str	r0, [r4, #16]
 8016816:	b928      	cbnz	r0, 8016824 <_svfiprintf_r+0x30>
 8016818:	230c      	movs	r3, #12
 801681a:	f8c8 3000 	str.w	r3, [r8]
 801681e:	f04f 30ff 	mov.w	r0, #4294967295
 8016822:	e0c8      	b.n	80169b6 <_svfiprintf_r+0x1c2>
 8016824:	2340      	movs	r3, #64	; 0x40
 8016826:	6163      	str	r3, [r4, #20]
 8016828:	2300      	movs	r3, #0
 801682a:	9309      	str	r3, [sp, #36]	; 0x24
 801682c:	2320      	movs	r3, #32
 801682e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016832:	2330      	movs	r3, #48	; 0x30
 8016834:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016838:	9503      	str	r5, [sp, #12]
 801683a:	f04f 0b01 	mov.w	fp, #1
 801683e:	4637      	mov	r7, r6
 8016840:	463d      	mov	r5, r7
 8016842:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016846:	b10b      	cbz	r3, 801684c <_svfiprintf_r+0x58>
 8016848:	2b25      	cmp	r3, #37	; 0x25
 801684a:	d13e      	bne.n	80168ca <_svfiprintf_r+0xd6>
 801684c:	ebb7 0a06 	subs.w	sl, r7, r6
 8016850:	d00b      	beq.n	801686a <_svfiprintf_r+0x76>
 8016852:	4653      	mov	r3, sl
 8016854:	4632      	mov	r2, r6
 8016856:	4621      	mov	r1, r4
 8016858:	4640      	mov	r0, r8
 801685a:	f7ff ff71 	bl	8016740 <__ssputs_r>
 801685e:	3001      	adds	r0, #1
 8016860:	f000 80a4 	beq.w	80169ac <_svfiprintf_r+0x1b8>
 8016864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016866:	4453      	add	r3, sl
 8016868:	9309      	str	r3, [sp, #36]	; 0x24
 801686a:	783b      	ldrb	r3, [r7, #0]
 801686c:	2b00      	cmp	r3, #0
 801686e:	f000 809d 	beq.w	80169ac <_svfiprintf_r+0x1b8>
 8016872:	2300      	movs	r3, #0
 8016874:	f04f 32ff 	mov.w	r2, #4294967295
 8016878:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801687c:	9304      	str	r3, [sp, #16]
 801687e:	9307      	str	r3, [sp, #28]
 8016880:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016884:	931a      	str	r3, [sp, #104]	; 0x68
 8016886:	462f      	mov	r7, r5
 8016888:	2205      	movs	r2, #5
 801688a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801688e:	4850      	ldr	r0, [pc, #320]	; (80169d0 <_svfiprintf_r+0x1dc>)
 8016890:	f7e9 fcbe 	bl	8000210 <memchr>
 8016894:	9b04      	ldr	r3, [sp, #16]
 8016896:	b9d0      	cbnz	r0, 80168ce <_svfiprintf_r+0xda>
 8016898:	06d9      	lsls	r1, r3, #27
 801689a:	bf44      	itt	mi
 801689c:	2220      	movmi	r2, #32
 801689e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80168a2:	071a      	lsls	r2, r3, #28
 80168a4:	bf44      	itt	mi
 80168a6:	222b      	movmi	r2, #43	; 0x2b
 80168a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80168ac:	782a      	ldrb	r2, [r5, #0]
 80168ae:	2a2a      	cmp	r2, #42	; 0x2a
 80168b0:	d015      	beq.n	80168de <_svfiprintf_r+0xea>
 80168b2:	9a07      	ldr	r2, [sp, #28]
 80168b4:	462f      	mov	r7, r5
 80168b6:	2000      	movs	r0, #0
 80168b8:	250a      	movs	r5, #10
 80168ba:	4639      	mov	r1, r7
 80168bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80168c0:	3b30      	subs	r3, #48	; 0x30
 80168c2:	2b09      	cmp	r3, #9
 80168c4:	d94d      	bls.n	8016962 <_svfiprintf_r+0x16e>
 80168c6:	b1b8      	cbz	r0, 80168f8 <_svfiprintf_r+0x104>
 80168c8:	e00f      	b.n	80168ea <_svfiprintf_r+0xf6>
 80168ca:	462f      	mov	r7, r5
 80168cc:	e7b8      	b.n	8016840 <_svfiprintf_r+0x4c>
 80168ce:	4a40      	ldr	r2, [pc, #256]	; (80169d0 <_svfiprintf_r+0x1dc>)
 80168d0:	1a80      	subs	r0, r0, r2
 80168d2:	fa0b f000 	lsl.w	r0, fp, r0
 80168d6:	4318      	orrs	r0, r3
 80168d8:	9004      	str	r0, [sp, #16]
 80168da:	463d      	mov	r5, r7
 80168dc:	e7d3      	b.n	8016886 <_svfiprintf_r+0x92>
 80168de:	9a03      	ldr	r2, [sp, #12]
 80168e0:	1d11      	adds	r1, r2, #4
 80168e2:	6812      	ldr	r2, [r2, #0]
 80168e4:	9103      	str	r1, [sp, #12]
 80168e6:	2a00      	cmp	r2, #0
 80168e8:	db01      	blt.n	80168ee <_svfiprintf_r+0xfa>
 80168ea:	9207      	str	r2, [sp, #28]
 80168ec:	e004      	b.n	80168f8 <_svfiprintf_r+0x104>
 80168ee:	4252      	negs	r2, r2
 80168f0:	f043 0302 	orr.w	r3, r3, #2
 80168f4:	9207      	str	r2, [sp, #28]
 80168f6:	9304      	str	r3, [sp, #16]
 80168f8:	783b      	ldrb	r3, [r7, #0]
 80168fa:	2b2e      	cmp	r3, #46	; 0x2e
 80168fc:	d10c      	bne.n	8016918 <_svfiprintf_r+0x124>
 80168fe:	787b      	ldrb	r3, [r7, #1]
 8016900:	2b2a      	cmp	r3, #42	; 0x2a
 8016902:	d133      	bne.n	801696c <_svfiprintf_r+0x178>
 8016904:	9b03      	ldr	r3, [sp, #12]
 8016906:	1d1a      	adds	r2, r3, #4
 8016908:	681b      	ldr	r3, [r3, #0]
 801690a:	9203      	str	r2, [sp, #12]
 801690c:	2b00      	cmp	r3, #0
 801690e:	bfb8      	it	lt
 8016910:	f04f 33ff 	movlt.w	r3, #4294967295
 8016914:	3702      	adds	r7, #2
 8016916:	9305      	str	r3, [sp, #20]
 8016918:	4d2e      	ldr	r5, [pc, #184]	; (80169d4 <_svfiprintf_r+0x1e0>)
 801691a:	7839      	ldrb	r1, [r7, #0]
 801691c:	2203      	movs	r2, #3
 801691e:	4628      	mov	r0, r5
 8016920:	f7e9 fc76 	bl	8000210 <memchr>
 8016924:	b138      	cbz	r0, 8016936 <_svfiprintf_r+0x142>
 8016926:	2340      	movs	r3, #64	; 0x40
 8016928:	1b40      	subs	r0, r0, r5
 801692a:	fa03 f000 	lsl.w	r0, r3, r0
 801692e:	9b04      	ldr	r3, [sp, #16]
 8016930:	4303      	orrs	r3, r0
 8016932:	3701      	adds	r7, #1
 8016934:	9304      	str	r3, [sp, #16]
 8016936:	7839      	ldrb	r1, [r7, #0]
 8016938:	4827      	ldr	r0, [pc, #156]	; (80169d8 <_svfiprintf_r+0x1e4>)
 801693a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801693e:	2206      	movs	r2, #6
 8016940:	1c7e      	adds	r6, r7, #1
 8016942:	f7e9 fc65 	bl	8000210 <memchr>
 8016946:	2800      	cmp	r0, #0
 8016948:	d038      	beq.n	80169bc <_svfiprintf_r+0x1c8>
 801694a:	4b24      	ldr	r3, [pc, #144]	; (80169dc <_svfiprintf_r+0x1e8>)
 801694c:	bb13      	cbnz	r3, 8016994 <_svfiprintf_r+0x1a0>
 801694e:	9b03      	ldr	r3, [sp, #12]
 8016950:	3307      	adds	r3, #7
 8016952:	f023 0307 	bic.w	r3, r3, #7
 8016956:	3308      	adds	r3, #8
 8016958:	9303      	str	r3, [sp, #12]
 801695a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801695c:	444b      	add	r3, r9
 801695e:	9309      	str	r3, [sp, #36]	; 0x24
 8016960:	e76d      	b.n	801683e <_svfiprintf_r+0x4a>
 8016962:	fb05 3202 	mla	r2, r5, r2, r3
 8016966:	2001      	movs	r0, #1
 8016968:	460f      	mov	r7, r1
 801696a:	e7a6      	b.n	80168ba <_svfiprintf_r+0xc6>
 801696c:	2300      	movs	r3, #0
 801696e:	3701      	adds	r7, #1
 8016970:	9305      	str	r3, [sp, #20]
 8016972:	4619      	mov	r1, r3
 8016974:	250a      	movs	r5, #10
 8016976:	4638      	mov	r0, r7
 8016978:	f810 2b01 	ldrb.w	r2, [r0], #1
 801697c:	3a30      	subs	r2, #48	; 0x30
 801697e:	2a09      	cmp	r2, #9
 8016980:	d903      	bls.n	801698a <_svfiprintf_r+0x196>
 8016982:	2b00      	cmp	r3, #0
 8016984:	d0c8      	beq.n	8016918 <_svfiprintf_r+0x124>
 8016986:	9105      	str	r1, [sp, #20]
 8016988:	e7c6      	b.n	8016918 <_svfiprintf_r+0x124>
 801698a:	fb05 2101 	mla	r1, r5, r1, r2
 801698e:	2301      	movs	r3, #1
 8016990:	4607      	mov	r7, r0
 8016992:	e7f0      	b.n	8016976 <_svfiprintf_r+0x182>
 8016994:	ab03      	add	r3, sp, #12
 8016996:	9300      	str	r3, [sp, #0]
 8016998:	4622      	mov	r2, r4
 801699a:	4b11      	ldr	r3, [pc, #68]	; (80169e0 <_svfiprintf_r+0x1ec>)
 801699c:	a904      	add	r1, sp, #16
 801699e:	4640      	mov	r0, r8
 80169a0:	f7fb ffda 	bl	8012958 <_printf_float>
 80169a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80169a8:	4681      	mov	r9, r0
 80169aa:	d1d6      	bne.n	801695a <_svfiprintf_r+0x166>
 80169ac:	89a3      	ldrh	r3, [r4, #12]
 80169ae:	065b      	lsls	r3, r3, #25
 80169b0:	f53f af35 	bmi.w	801681e <_svfiprintf_r+0x2a>
 80169b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80169b6:	b01d      	add	sp, #116	; 0x74
 80169b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169bc:	ab03      	add	r3, sp, #12
 80169be:	9300      	str	r3, [sp, #0]
 80169c0:	4622      	mov	r2, r4
 80169c2:	4b07      	ldr	r3, [pc, #28]	; (80169e0 <_svfiprintf_r+0x1ec>)
 80169c4:	a904      	add	r1, sp, #16
 80169c6:	4640      	mov	r0, r8
 80169c8:	f7fc fa7c 	bl	8012ec4 <_printf_i>
 80169cc:	e7ea      	b.n	80169a4 <_svfiprintf_r+0x1b0>
 80169ce:	bf00      	nop
 80169d0:	08017eec 	.word	0x08017eec
 80169d4:	08017ef2 	.word	0x08017ef2
 80169d8:	08017ef6 	.word	0x08017ef6
 80169dc:	08012959 	.word	0x08012959
 80169e0:	08016741 	.word	0x08016741

080169e4 <_sungetc_r>:
 80169e4:	b538      	push	{r3, r4, r5, lr}
 80169e6:	1c4b      	adds	r3, r1, #1
 80169e8:	4614      	mov	r4, r2
 80169ea:	d103      	bne.n	80169f4 <_sungetc_r+0x10>
 80169ec:	f04f 35ff 	mov.w	r5, #4294967295
 80169f0:	4628      	mov	r0, r5
 80169f2:	bd38      	pop	{r3, r4, r5, pc}
 80169f4:	8993      	ldrh	r3, [r2, #12]
 80169f6:	f023 0320 	bic.w	r3, r3, #32
 80169fa:	8193      	strh	r3, [r2, #12]
 80169fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80169fe:	6852      	ldr	r2, [r2, #4]
 8016a00:	b2cd      	uxtb	r5, r1
 8016a02:	b18b      	cbz	r3, 8016a28 <_sungetc_r+0x44>
 8016a04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016a06:	4293      	cmp	r3, r2
 8016a08:	dd08      	ble.n	8016a1c <_sungetc_r+0x38>
 8016a0a:	6823      	ldr	r3, [r4, #0]
 8016a0c:	1e5a      	subs	r2, r3, #1
 8016a0e:	6022      	str	r2, [r4, #0]
 8016a10:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016a14:	6863      	ldr	r3, [r4, #4]
 8016a16:	3301      	adds	r3, #1
 8016a18:	6063      	str	r3, [r4, #4]
 8016a1a:	e7e9      	b.n	80169f0 <_sungetc_r+0xc>
 8016a1c:	4621      	mov	r1, r4
 8016a1e:	f000 fd15 	bl	801744c <__submore>
 8016a22:	2800      	cmp	r0, #0
 8016a24:	d0f1      	beq.n	8016a0a <_sungetc_r+0x26>
 8016a26:	e7e1      	b.n	80169ec <_sungetc_r+0x8>
 8016a28:	6921      	ldr	r1, [r4, #16]
 8016a2a:	6823      	ldr	r3, [r4, #0]
 8016a2c:	b151      	cbz	r1, 8016a44 <_sungetc_r+0x60>
 8016a2e:	4299      	cmp	r1, r3
 8016a30:	d208      	bcs.n	8016a44 <_sungetc_r+0x60>
 8016a32:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016a36:	42a9      	cmp	r1, r5
 8016a38:	d104      	bne.n	8016a44 <_sungetc_r+0x60>
 8016a3a:	3b01      	subs	r3, #1
 8016a3c:	3201      	adds	r2, #1
 8016a3e:	6023      	str	r3, [r4, #0]
 8016a40:	6062      	str	r2, [r4, #4]
 8016a42:	e7d5      	b.n	80169f0 <_sungetc_r+0xc>
 8016a44:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016a48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016a4c:	6363      	str	r3, [r4, #52]	; 0x34
 8016a4e:	2303      	movs	r3, #3
 8016a50:	63a3      	str	r3, [r4, #56]	; 0x38
 8016a52:	4623      	mov	r3, r4
 8016a54:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016a58:	6023      	str	r3, [r4, #0]
 8016a5a:	2301      	movs	r3, #1
 8016a5c:	e7dc      	b.n	8016a18 <_sungetc_r+0x34>

08016a5e <__ssrefill_r>:
 8016a5e:	b510      	push	{r4, lr}
 8016a60:	460c      	mov	r4, r1
 8016a62:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016a64:	b169      	cbz	r1, 8016a82 <__ssrefill_r+0x24>
 8016a66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016a6a:	4299      	cmp	r1, r3
 8016a6c:	d001      	beq.n	8016a72 <__ssrefill_r+0x14>
 8016a6e:	f7ff fdbf 	bl	80165f0 <_free_r>
 8016a72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016a74:	6063      	str	r3, [r4, #4]
 8016a76:	2000      	movs	r0, #0
 8016a78:	6360      	str	r0, [r4, #52]	; 0x34
 8016a7a:	b113      	cbz	r3, 8016a82 <__ssrefill_r+0x24>
 8016a7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016a7e:	6023      	str	r3, [r4, #0]
 8016a80:	bd10      	pop	{r4, pc}
 8016a82:	6923      	ldr	r3, [r4, #16]
 8016a84:	6023      	str	r3, [r4, #0]
 8016a86:	2300      	movs	r3, #0
 8016a88:	6063      	str	r3, [r4, #4]
 8016a8a:	89a3      	ldrh	r3, [r4, #12]
 8016a8c:	f043 0320 	orr.w	r3, r3, #32
 8016a90:	81a3      	strh	r3, [r4, #12]
 8016a92:	f04f 30ff 	mov.w	r0, #4294967295
 8016a96:	e7f3      	b.n	8016a80 <__ssrefill_r+0x22>

08016a98 <__ssvfiscanf_r>:
 8016a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a9c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016aa0:	460c      	mov	r4, r1
 8016aa2:	2100      	movs	r1, #0
 8016aa4:	9144      	str	r1, [sp, #272]	; 0x110
 8016aa6:	9145      	str	r1, [sp, #276]	; 0x114
 8016aa8:	499f      	ldr	r1, [pc, #636]	; (8016d28 <__ssvfiscanf_r+0x290>)
 8016aaa:	91a0      	str	r1, [sp, #640]	; 0x280
 8016aac:	f10d 0804 	add.w	r8, sp, #4
 8016ab0:	499e      	ldr	r1, [pc, #632]	; (8016d2c <__ssvfiscanf_r+0x294>)
 8016ab2:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8016d30 <__ssvfiscanf_r+0x298>
 8016ab6:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016aba:	4606      	mov	r6, r0
 8016abc:	4692      	mov	sl, r2
 8016abe:	91a1      	str	r1, [sp, #644]	; 0x284
 8016ac0:	9300      	str	r3, [sp, #0]
 8016ac2:	270a      	movs	r7, #10
 8016ac4:	f89a 3000 	ldrb.w	r3, [sl]
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	f000 812a 	beq.w	8016d22 <__ssvfiscanf_r+0x28a>
 8016ace:	4655      	mov	r5, sl
 8016ad0:	f7ff f8d2 	bl	8015c78 <__locale_ctype_ptr>
 8016ad4:	f815 bb01 	ldrb.w	fp, [r5], #1
 8016ad8:	4458      	add	r0, fp
 8016ada:	7843      	ldrb	r3, [r0, #1]
 8016adc:	f013 0308 	ands.w	r3, r3, #8
 8016ae0:	d01c      	beq.n	8016b1c <__ssvfiscanf_r+0x84>
 8016ae2:	6863      	ldr	r3, [r4, #4]
 8016ae4:	2b00      	cmp	r3, #0
 8016ae6:	dd12      	ble.n	8016b0e <__ssvfiscanf_r+0x76>
 8016ae8:	f7ff f8c6 	bl	8015c78 <__locale_ctype_ptr>
 8016aec:	6823      	ldr	r3, [r4, #0]
 8016aee:	781a      	ldrb	r2, [r3, #0]
 8016af0:	4410      	add	r0, r2
 8016af2:	7842      	ldrb	r2, [r0, #1]
 8016af4:	0712      	lsls	r2, r2, #28
 8016af6:	d401      	bmi.n	8016afc <__ssvfiscanf_r+0x64>
 8016af8:	46aa      	mov	sl, r5
 8016afa:	e7e3      	b.n	8016ac4 <__ssvfiscanf_r+0x2c>
 8016afc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016afe:	3201      	adds	r2, #1
 8016b00:	9245      	str	r2, [sp, #276]	; 0x114
 8016b02:	6862      	ldr	r2, [r4, #4]
 8016b04:	3301      	adds	r3, #1
 8016b06:	3a01      	subs	r2, #1
 8016b08:	6062      	str	r2, [r4, #4]
 8016b0a:	6023      	str	r3, [r4, #0]
 8016b0c:	e7e9      	b.n	8016ae2 <__ssvfiscanf_r+0x4a>
 8016b0e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016b10:	4621      	mov	r1, r4
 8016b12:	4630      	mov	r0, r6
 8016b14:	4798      	blx	r3
 8016b16:	2800      	cmp	r0, #0
 8016b18:	d0e6      	beq.n	8016ae8 <__ssvfiscanf_r+0x50>
 8016b1a:	e7ed      	b.n	8016af8 <__ssvfiscanf_r+0x60>
 8016b1c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8016b20:	f040 8082 	bne.w	8016c28 <__ssvfiscanf_r+0x190>
 8016b24:	9343      	str	r3, [sp, #268]	; 0x10c
 8016b26:	9341      	str	r3, [sp, #260]	; 0x104
 8016b28:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8016b2c:	2b2a      	cmp	r3, #42	; 0x2a
 8016b2e:	d103      	bne.n	8016b38 <__ssvfiscanf_r+0xa0>
 8016b30:	2310      	movs	r3, #16
 8016b32:	9341      	str	r3, [sp, #260]	; 0x104
 8016b34:	f10a 0502 	add.w	r5, sl, #2
 8016b38:	46aa      	mov	sl, r5
 8016b3a:	f815 1b01 	ldrb.w	r1, [r5], #1
 8016b3e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8016b42:	2a09      	cmp	r2, #9
 8016b44:	d922      	bls.n	8016b8c <__ssvfiscanf_r+0xf4>
 8016b46:	2203      	movs	r2, #3
 8016b48:	4879      	ldr	r0, [pc, #484]	; (8016d30 <__ssvfiscanf_r+0x298>)
 8016b4a:	f7e9 fb61 	bl	8000210 <memchr>
 8016b4e:	b138      	cbz	r0, 8016b60 <__ssvfiscanf_r+0xc8>
 8016b50:	eba0 0309 	sub.w	r3, r0, r9
 8016b54:	2001      	movs	r0, #1
 8016b56:	4098      	lsls	r0, r3
 8016b58:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016b5a:	4318      	orrs	r0, r3
 8016b5c:	9041      	str	r0, [sp, #260]	; 0x104
 8016b5e:	46aa      	mov	sl, r5
 8016b60:	f89a 3000 	ldrb.w	r3, [sl]
 8016b64:	2b67      	cmp	r3, #103	; 0x67
 8016b66:	f10a 0501 	add.w	r5, sl, #1
 8016b6a:	d82b      	bhi.n	8016bc4 <__ssvfiscanf_r+0x12c>
 8016b6c:	2b65      	cmp	r3, #101	; 0x65
 8016b6e:	f080 809f 	bcs.w	8016cb0 <__ssvfiscanf_r+0x218>
 8016b72:	2b47      	cmp	r3, #71	; 0x47
 8016b74:	d810      	bhi.n	8016b98 <__ssvfiscanf_r+0x100>
 8016b76:	2b45      	cmp	r3, #69	; 0x45
 8016b78:	f080 809a 	bcs.w	8016cb0 <__ssvfiscanf_r+0x218>
 8016b7c:	2b00      	cmp	r3, #0
 8016b7e:	d06c      	beq.n	8016c5a <__ssvfiscanf_r+0x1c2>
 8016b80:	2b25      	cmp	r3, #37	; 0x25
 8016b82:	d051      	beq.n	8016c28 <__ssvfiscanf_r+0x190>
 8016b84:	2303      	movs	r3, #3
 8016b86:	9347      	str	r3, [sp, #284]	; 0x11c
 8016b88:	9742      	str	r7, [sp, #264]	; 0x108
 8016b8a:	e027      	b.n	8016bdc <__ssvfiscanf_r+0x144>
 8016b8c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8016b8e:	fb07 1303 	mla	r3, r7, r3, r1
 8016b92:	3b30      	subs	r3, #48	; 0x30
 8016b94:	9343      	str	r3, [sp, #268]	; 0x10c
 8016b96:	e7cf      	b.n	8016b38 <__ssvfiscanf_r+0xa0>
 8016b98:	2b5b      	cmp	r3, #91	; 0x5b
 8016b9a:	d06a      	beq.n	8016c72 <__ssvfiscanf_r+0x1da>
 8016b9c:	d80c      	bhi.n	8016bb8 <__ssvfiscanf_r+0x120>
 8016b9e:	2b58      	cmp	r3, #88	; 0x58
 8016ba0:	d1f0      	bne.n	8016b84 <__ssvfiscanf_r+0xec>
 8016ba2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016ba8:	9241      	str	r2, [sp, #260]	; 0x104
 8016baa:	2210      	movs	r2, #16
 8016bac:	9242      	str	r2, [sp, #264]	; 0x108
 8016bae:	2b6e      	cmp	r3, #110	; 0x6e
 8016bb0:	bf8c      	ite	hi
 8016bb2:	2304      	movhi	r3, #4
 8016bb4:	2303      	movls	r3, #3
 8016bb6:	e010      	b.n	8016bda <__ssvfiscanf_r+0x142>
 8016bb8:	2b63      	cmp	r3, #99	; 0x63
 8016bba:	d065      	beq.n	8016c88 <__ssvfiscanf_r+0x1f0>
 8016bbc:	2b64      	cmp	r3, #100	; 0x64
 8016bbe:	d1e1      	bne.n	8016b84 <__ssvfiscanf_r+0xec>
 8016bc0:	9742      	str	r7, [sp, #264]	; 0x108
 8016bc2:	e7f4      	b.n	8016bae <__ssvfiscanf_r+0x116>
 8016bc4:	2b70      	cmp	r3, #112	; 0x70
 8016bc6:	d04b      	beq.n	8016c60 <__ssvfiscanf_r+0x1c8>
 8016bc8:	d826      	bhi.n	8016c18 <__ssvfiscanf_r+0x180>
 8016bca:	2b6e      	cmp	r3, #110	; 0x6e
 8016bcc:	d062      	beq.n	8016c94 <__ssvfiscanf_r+0x1fc>
 8016bce:	d84c      	bhi.n	8016c6a <__ssvfiscanf_r+0x1d2>
 8016bd0:	2b69      	cmp	r3, #105	; 0x69
 8016bd2:	d1d7      	bne.n	8016b84 <__ssvfiscanf_r+0xec>
 8016bd4:	2300      	movs	r3, #0
 8016bd6:	9342      	str	r3, [sp, #264]	; 0x108
 8016bd8:	2303      	movs	r3, #3
 8016bda:	9347      	str	r3, [sp, #284]	; 0x11c
 8016bdc:	6863      	ldr	r3, [r4, #4]
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	dd68      	ble.n	8016cb4 <__ssvfiscanf_r+0x21c>
 8016be2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016be4:	0659      	lsls	r1, r3, #25
 8016be6:	d407      	bmi.n	8016bf8 <__ssvfiscanf_r+0x160>
 8016be8:	f7ff f846 	bl	8015c78 <__locale_ctype_ptr>
 8016bec:	6823      	ldr	r3, [r4, #0]
 8016bee:	781a      	ldrb	r2, [r3, #0]
 8016bf0:	4410      	add	r0, r2
 8016bf2:	7842      	ldrb	r2, [r0, #1]
 8016bf4:	0712      	lsls	r2, r2, #28
 8016bf6:	d464      	bmi.n	8016cc2 <__ssvfiscanf_r+0x22a>
 8016bf8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8016bfa:	2b02      	cmp	r3, #2
 8016bfc:	dc73      	bgt.n	8016ce6 <__ssvfiscanf_r+0x24e>
 8016bfe:	466b      	mov	r3, sp
 8016c00:	4622      	mov	r2, r4
 8016c02:	a941      	add	r1, sp, #260	; 0x104
 8016c04:	4630      	mov	r0, r6
 8016c06:	f000 f9d7 	bl	8016fb8 <_scanf_chars>
 8016c0a:	2801      	cmp	r0, #1
 8016c0c:	f000 8089 	beq.w	8016d22 <__ssvfiscanf_r+0x28a>
 8016c10:	2802      	cmp	r0, #2
 8016c12:	f47f af71 	bne.w	8016af8 <__ssvfiscanf_r+0x60>
 8016c16:	e01d      	b.n	8016c54 <__ssvfiscanf_r+0x1bc>
 8016c18:	2b75      	cmp	r3, #117	; 0x75
 8016c1a:	d0d1      	beq.n	8016bc0 <__ssvfiscanf_r+0x128>
 8016c1c:	2b78      	cmp	r3, #120	; 0x78
 8016c1e:	d0c0      	beq.n	8016ba2 <__ssvfiscanf_r+0x10a>
 8016c20:	2b73      	cmp	r3, #115	; 0x73
 8016c22:	d1af      	bne.n	8016b84 <__ssvfiscanf_r+0xec>
 8016c24:	2302      	movs	r3, #2
 8016c26:	e7d8      	b.n	8016bda <__ssvfiscanf_r+0x142>
 8016c28:	6863      	ldr	r3, [r4, #4]
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	dd0c      	ble.n	8016c48 <__ssvfiscanf_r+0x1b0>
 8016c2e:	6823      	ldr	r3, [r4, #0]
 8016c30:	781a      	ldrb	r2, [r3, #0]
 8016c32:	455a      	cmp	r2, fp
 8016c34:	d175      	bne.n	8016d22 <__ssvfiscanf_r+0x28a>
 8016c36:	3301      	adds	r3, #1
 8016c38:	6862      	ldr	r2, [r4, #4]
 8016c3a:	6023      	str	r3, [r4, #0]
 8016c3c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8016c3e:	3a01      	subs	r2, #1
 8016c40:	3301      	adds	r3, #1
 8016c42:	6062      	str	r2, [r4, #4]
 8016c44:	9345      	str	r3, [sp, #276]	; 0x114
 8016c46:	e757      	b.n	8016af8 <__ssvfiscanf_r+0x60>
 8016c48:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016c4a:	4621      	mov	r1, r4
 8016c4c:	4630      	mov	r0, r6
 8016c4e:	4798      	blx	r3
 8016c50:	2800      	cmp	r0, #0
 8016c52:	d0ec      	beq.n	8016c2e <__ssvfiscanf_r+0x196>
 8016c54:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016c56:	2800      	cmp	r0, #0
 8016c58:	d159      	bne.n	8016d0e <__ssvfiscanf_r+0x276>
 8016c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8016c5e:	e05c      	b.n	8016d1a <__ssvfiscanf_r+0x282>
 8016c60:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016c62:	f042 0220 	orr.w	r2, r2, #32
 8016c66:	9241      	str	r2, [sp, #260]	; 0x104
 8016c68:	e79b      	b.n	8016ba2 <__ssvfiscanf_r+0x10a>
 8016c6a:	2308      	movs	r3, #8
 8016c6c:	9342      	str	r3, [sp, #264]	; 0x108
 8016c6e:	2304      	movs	r3, #4
 8016c70:	e7b3      	b.n	8016bda <__ssvfiscanf_r+0x142>
 8016c72:	4629      	mov	r1, r5
 8016c74:	4640      	mov	r0, r8
 8016c76:	f000 fb19 	bl	80172ac <__sccl>
 8016c7a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016c7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016c80:	9341      	str	r3, [sp, #260]	; 0x104
 8016c82:	4605      	mov	r5, r0
 8016c84:	2301      	movs	r3, #1
 8016c86:	e7a8      	b.n	8016bda <__ssvfiscanf_r+0x142>
 8016c88:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016c8e:	9341      	str	r3, [sp, #260]	; 0x104
 8016c90:	2300      	movs	r3, #0
 8016c92:	e7a2      	b.n	8016bda <__ssvfiscanf_r+0x142>
 8016c94:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016c96:	06c3      	lsls	r3, r0, #27
 8016c98:	f53f af2e 	bmi.w	8016af8 <__ssvfiscanf_r+0x60>
 8016c9c:	9b00      	ldr	r3, [sp, #0]
 8016c9e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016ca0:	1d19      	adds	r1, r3, #4
 8016ca2:	9100      	str	r1, [sp, #0]
 8016ca4:	681b      	ldr	r3, [r3, #0]
 8016ca6:	07c0      	lsls	r0, r0, #31
 8016ca8:	bf4c      	ite	mi
 8016caa:	801a      	strhmi	r2, [r3, #0]
 8016cac:	601a      	strpl	r2, [r3, #0]
 8016cae:	e723      	b.n	8016af8 <__ssvfiscanf_r+0x60>
 8016cb0:	2305      	movs	r3, #5
 8016cb2:	e792      	b.n	8016bda <__ssvfiscanf_r+0x142>
 8016cb4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016cb6:	4621      	mov	r1, r4
 8016cb8:	4630      	mov	r0, r6
 8016cba:	4798      	blx	r3
 8016cbc:	2800      	cmp	r0, #0
 8016cbe:	d090      	beq.n	8016be2 <__ssvfiscanf_r+0x14a>
 8016cc0:	e7c8      	b.n	8016c54 <__ssvfiscanf_r+0x1bc>
 8016cc2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016cc4:	3201      	adds	r2, #1
 8016cc6:	9245      	str	r2, [sp, #276]	; 0x114
 8016cc8:	6862      	ldr	r2, [r4, #4]
 8016cca:	3a01      	subs	r2, #1
 8016ccc:	2a00      	cmp	r2, #0
 8016cce:	6062      	str	r2, [r4, #4]
 8016cd0:	dd02      	ble.n	8016cd8 <__ssvfiscanf_r+0x240>
 8016cd2:	3301      	adds	r3, #1
 8016cd4:	6023      	str	r3, [r4, #0]
 8016cd6:	e787      	b.n	8016be8 <__ssvfiscanf_r+0x150>
 8016cd8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016cda:	4621      	mov	r1, r4
 8016cdc:	4630      	mov	r0, r6
 8016cde:	4798      	blx	r3
 8016ce0:	2800      	cmp	r0, #0
 8016ce2:	d081      	beq.n	8016be8 <__ssvfiscanf_r+0x150>
 8016ce4:	e7b6      	b.n	8016c54 <__ssvfiscanf_r+0x1bc>
 8016ce6:	2b04      	cmp	r3, #4
 8016ce8:	dc06      	bgt.n	8016cf8 <__ssvfiscanf_r+0x260>
 8016cea:	466b      	mov	r3, sp
 8016cec:	4622      	mov	r2, r4
 8016cee:	a941      	add	r1, sp, #260	; 0x104
 8016cf0:	4630      	mov	r0, r6
 8016cf2:	f000 f9c5 	bl	8017080 <_scanf_i>
 8016cf6:	e788      	b.n	8016c0a <__ssvfiscanf_r+0x172>
 8016cf8:	4b0e      	ldr	r3, [pc, #56]	; (8016d34 <__ssvfiscanf_r+0x29c>)
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	f43f aefc 	beq.w	8016af8 <__ssvfiscanf_r+0x60>
 8016d00:	466b      	mov	r3, sp
 8016d02:	4622      	mov	r2, r4
 8016d04:	a941      	add	r1, sp, #260	; 0x104
 8016d06:	4630      	mov	r0, r6
 8016d08:	f7fc f9ee 	bl	80130e8 <_scanf_float>
 8016d0c:	e77d      	b.n	8016c0a <__ssvfiscanf_r+0x172>
 8016d0e:	89a3      	ldrh	r3, [r4, #12]
 8016d10:	f013 0f40 	tst.w	r3, #64	; 0x40
 8016d14:	bf18      	it	ne
 8016d16:	f04f 30ff 	movne.w	r0, #4294967295
 8016d1a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8016d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d22:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016d24:	e7f9      	b.n	8016d1a <__ssvfiscanf_r+0x282>
 8016d26:	bf00      	nop
 8016d28:	080169e5 	.word	0x080169e5
 8016d2c:	08016a5f 	.word	0x08016a5f
 8016d30:	08017ef2 	.word	0x08017ef2
 8016d34:	080130e9 	.word	0x080130e9

08016d38 <__sfputc_r>:
 8016d38:	6893      	ldr	r3, [r2, #8]
 8016d3a:	3b01      	subs	r3, #1
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	b410      	push	{r4}
 8016d40:	6093      	str	r3, [r2, #8]
 8016d42:	da08      	bge.n	8016d56 <__sfputc_r+0x1e>
 8016d44:	6994      	ldr	r4, [r2, #24]
 8016d46:	42a3      	cmp	r3, r4
 8016d48:	db01      	blt.n	8016d4e <__sfputc_r+0x16>
 8016d4a:	290a      	cmp	r1, #10
 8016d4c:	d103      	bne.n	8016d56 <__sfputc_r+0x1e>
 8016d4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016d52:	f7fd bbc7 	b.w	80144e4 <__swbuf_r>
 8016d56:	6813      	ldr	r3, [r2, #0]
 8016d58:	1c58      	adds	r0, r3, #1
 8016d5a:	6010      	str	r0, [r2, #0]
 8016d5c:	7019      	strb	r1, [r3, #0]
 8016d5e:	4608      	mov	r0, r1
 8016d60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016d64:	4770      	bx	lr

08016d66 <__sfputs_r>:
 8016d66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d68:	4606      	mov	r6, r0
 8016d6a:	460f      	mov	r7, r1
 8016d6c:	4614      	mov	r4, r2
 8016d6e:	18d5      	adds	r5, r2, r3
 8016d70:	42ac      	cmp	r4, r5
 8016d72:	d101      	bne.n	8016d78 <__sfputs_r+0x12>
 8016d74:	2000      	movs	r0, #0
 8016d76:	e007      	b.n	8016d88 <__sfputs_r+0x22>
 8016d78:	463a      	mov	r2, r7
 8016d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d7e:	4630      	mov	r0, r6
 8016d80:	f7ff ffda 	bl	8016d38 <__sfputc_r>
 8016d84:	1c43      	adds	r3, r0, #1
 8016d86:	d1f3      	bne.n	8016d70 <__sfputs_r+0xa>
 8016d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016d8c <_vfiprintf_r>:
 8016d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d90:	460c      	mov	r4, r1
 8016d92:	b09d      	sub	sp, #116	; 0x74
 8016d94:	4617      	mov	r7, r2
 8016d96:	461d      	mov	r5, r3
 8016d98:	4606      	mov	r6, r0
 8016d9a:	b118      	cbz	r0, 8016da4 <_vfiprintf_r+0x18>
 8016d9c:	6983      	ldr	r3, [r0, #24]
 8016d9e:	b90b      	cbnz	r3, 8016da4 <_vfiprintf_r+0x18>
 8016da0:	f7fe fbb6 	bl	8015510 <__sinit>
 8016da4:	4b7c      	ldr	r3, [pc, #496]	; (8016f98 <_vfiprintf_r+0x20c>)
 8016da6:	429c      	cmp	r4, r3
 8016da8:	d158      	bne.n	8016e5c <_vfiprintf_r+0xd0>
 8016daa:	6874      	ldr	r4, [r6, #4]
 8016dac:	89a3      	ldrh	r3, [r4, #12]
 8016dae:	0718      	lsls	r0, r3, #28
 8016db0:	d55e      	bpl.n	8016e70 <_vfiprintf_r+0xe4>
 8016db2:	6923      	ldr	r3, [r4, #16]
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d05b      	beq.n	8016e70 <_vfiprintf_r+0xe4>
 8016db8:	2300      	movs	r3, #0
 8016dba:	9309      	str	r3, [sp, #36]	; 0x24
 8016dbc:	2320      	movs	r3, #32
 8016dbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016dc2:	2330      	movs	r3, #48	; 0x30
 8016dc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016dc8:	9503      	str	r5, [sp, #12]
 8016dca:	f04f 0b01 	mov.w	fp, #1
 8016dce:	46b8      	mov	r8, r7
 8016dd0:	4645      	mov	r5, r8
 8016dd2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016dd6:	b10b      	cbz	r3, 8016ddc <_vfiprintf_r+0x50>
 8016dd8:	2b25      	cmp	r3, #37	; 0x25
 8016dda:	d154      	bne.n	8016e86 <_vfiprintf_r+0xfa>
 8016ddc:	ebb8 0a07 	subs.w	sl, r8, r7
 8016de0:	d00b      	beq.n	8016dfa <_vfiprintf_r+0x6e>
 8016de2:	4653      	mov	r3, sl
 8016de4:	463a      	mov	r2, r7
 8016de6:	4621      	mov	r1, r4
 8016de8:	4630      	mov	r0, r6
 8016dea:	f7ff ffbc 	bl	8016d66 <__sfputs_r>
 8016dee:	3001      	adds	r0, #1
 8016df0:	f000 80c2 	beq.w	8016f78 <_vfiprintf_r+0x1ec>
 8016df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016df6:	4453      	add	r3, sl
 8016df8:	9309      	str	r3, [sp, #36]	; 0x24
 8016dfa:	f898 3000 	ldrb.w	r3, [r8]
 8016dfe:	2b00      	cmp	r3, #0
 8016e00:	f000 80ba 	beq.w	8016f78 <_vfiprintf_r+0x1ec>
 8016e04:	2300      	movs	r3, #0
 8016e06:	f04f 32ff 	mov.w	r2, #4294967295
 8016e0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016e0e:	9304      	str	r3, [sp, #16]
 8016e10:	9307      	str	r3, [sp, #28]
 8016e12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016e16:	931a      	str	r3, [sp, #104]	; 0x68
 8016e18:	46a8      	mov	r8, r5
 8016e1a:	2205      	movs	r2, #5
 8016e1c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8016e20:	485e      	ldr	r0, [pc, #376]	; (8016f9c <_vfiprintf_r+0x210>)
 8016e22:	f7e9 f9f5 	bl	8000210 <memchr>
 8016e26:	9b04      	ldr	r3, [sp, #16]
 8016e28:	bb78      	cbnz	r0, 8016e8a <_vfiprintf_r+0xfe>
 8016e2a:	06d9      	lsls	r1, r3, #27
 8016e2c:	bf44      	itt	mi
 8016e2e:	2220      	movmi	r2, #32
 8016e30:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016e34:	071a      	lsls	r2, r3, #28
 8016e36:	bf44      	itt	mi
 8016e38:	222b      	movmi	r2, #43	; 0x2b
 8016e3a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016e3e:	782a      	ldrb	r2, [r5, #0]
 8016e40:	2a2a      	cmp	r2, #42	; 0x2a
 8016e42:	d02a      	beq.n	8016e9a <_vfiprintf_r+0x10e>
 8016e44:	9a07      	ldr	r2, [sp, #28]
 8016e46:	46a8      	mov	r8, r5
 8016e48:	2000      	movs	r0, #0
 8016e4a:	250a      	movs	r5, #10
 8016e4c:	4641      	mov	r1, r8
 8016e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016e52:	3b30      	subs	r3, #48	; 0x30
 8016e54:	2b09      	cmp	r3, #9
 8016e56:	d969      	bls.n	8016f2c <_vfiprintf_r+0x1a0>
 8016e58:	b360      	cbz	r0, 8016eb4 <_vfiprintf_r+0x128>
 8016e5a:	e024      	b.n	8016ea6 <_vfiprintf_r+0x11a>
 8016e5c:	4b50      	ldr	r3, [pc, #320]	; (8016fa0 <_vfiprintf_r+0x214>)
 8016e5e:	429c      	cmp	r4, r3
 8016e60:	d101      	bne.n	8016e66 <_vfiprintf_r+0xda>
 8016e62:	68b4      	ldr	r4, [r6, #8]
 8016e64:	e7a2      	b.n	8016dac <_vfiprintf_r+0x20>
 8016e66:	4b4f      	ldr	r3, [pc, #316]	; (8016fa4 <_vfiprintf_r+0x218>)
 8016e68:	429c      	cmp	r4, r3
 8016e6a:	bf08      	it	eq
 8016e6c:	68f4      	ldreq	r4, [r6, #12]
 8016e6e:	e79d      	b.n	8016dac <_vfiprintf_r+0x20>
 8016e70:	4621      	mov	r1, r4
 8016e72:	4630      	mov	r0, r6
 8016e74:	f7fd fb9a 	bl	80145ac <__swsetup_r>
 8016e78:	2800      	cmp	r0, #0
 8016e7a:	d09d      	beq.n	8016db8 <_vfiprintf_r+0x2c>
 8016e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8016e80:	b01d      	add	sp, #116	; 0x74
 8016e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e86:	46a8      	mov	r8, r5
 8016e88:	e7a2      	b.n	8016dd0 <_vfiprintf_r+0x44>
 8016e8a:	4a44      	ldr	r2, [pc, #272]	; (8016f9c <_vfiprintf_r+0x210>)
 8016e8c:	1a80      	subs	r0, r0, r2
 8016e8e:	fa0b f000 	lsl.w	r0, fp, r0
 8016e92:	4318      	orrs	r0, r3
 8016e94:	9004      	str	r0, [sp, #16]
 8016e96:	4645      	mov	r5, r8
 8016e98:	e7be      	b.n	8016e18 <_vfiprintf_r+0x8c>
 8016e9a:	9a03      	ldr	r2, [sp, #12]
 8016e9c:	1d11      	adds	r1, r2, #4
 8016e9e:	6812      	ldr	r2, [r2, #0]
 8016ea0:	9103      	str	r1, [sp, #12]
 8016ea2:	2a00      	cmp	r2, #0
 8016ea4:	db01      	blt.n	8016eaa <_vfiprintf_r+0x11e>
 8016ea6:	9207      	str	r2, [sp, #28]
 8016ea8:	e004      	b.n	8016eb4 <_vfiprintf_r+0x128>
 8016eaa:	4252      	negs	r2, r2
 8016eac:	f043 0302 	orr.w	r3, r3, #2
 8016eb0:	9207      	str	r2, [sp, #28]
 8016eb2:	9304      	str	r3, [sp, #16]
 8016eb4:	f898 3000 	ldrb.w	r3, [r8]
 8016eb8:	2b2e      	cmp	r3, #46	; 0x2e
 8016eba:	d10e      	bne.n	8016eda <_vfiprintf_r+0x14e>
 8016ebc:	f898 3001 	ldrb.w	r3, [r8, #1]
 8016ec0:	2b2a      	cmp	r3, #42	; 0x2a
 8016ec2:	d138      	bne.n	8016f36 <_vfiprintf_r+0x1aa>
 8016ec4:	9b03      	ldr	r3, [sp, #12]
 8016ec6:	1d1a      	adds	r2, r3, #4
 8016ec8:	681b      	ldr	r3, [r3, #0]
 8016eca:	9203      	str	r2, [sp, #12]
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	bfb8      	it	lt
 8016ed0:	f04f 33ff 	movlt.w	r3, #4294967295
 8016ed4:	f108 0802 	add.w	r8, r8, #2
 8016ed8:	9305      	str	r3, [sp, #20]
 8016eda:	4d33      	ldr	r5, [pc, #204]	; (8016fa8 <_vfiprintf_r+0x21c>)
 8016edc:	f898 1000 	ldrb.w	r1, [r8]
 8016ee0:	2203      	movs	r2, #3
 8016ee2:	4628      	mov	r0, r5
 8016ee4:	f7e9 f994 	bl	8000210 <memchr>
 8016ee8:	b140      	cbz	r0, 8016efc <_vfiprintf_r+0x170>
 8016eea:	2340      	movs	r3, #64	; 0x40
 8016eec:	1b40      	subs	r0, r0, r5
 8016eee:	fa03 f000 	lsl.w	r0, r3, r0
 8016ef2:	9b04      	ldr	r3, [sp, #16]
 8016ef4:	4303      	orrs	r3, r0
 8016ef6:	f108 0801 	add.w	r8, r8, #1
 8016efa:	9304      	str	r3, [sp, #16]
 8016efc:	f898 1000 	ldrb.w	r1, [r8]
 8016f00:	482a      	ldr	r0, [pc, #168]	; (8016fac <_vfiprintf_r+0x220>)
 8016f02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016f06:	2206      	movs	r2, #6
 8016f08:	f108 0701 	add.w	r7, r8, #1
 8016f0c:	f7e9 f980 	bl	8000210 <memchr>
 8016f10:	2800      	cmp	r0, #0
 8016f12:	d037      	beq.n	8016f84 <_vfiprintf_r+0x1f8>
 8016f14:	4b26      	ldr	r3, [pc, #152]	; (8016fb0 <_vfiprintf_r+0x224>)
 8016f16:	bb1b      	cbnz	r3, 8016f60 <_vfiprintf_r+0x1d4>
 8016f18:	9b03      	ldr	r3, [sp, #12]
 8016f1a:	3307      	adds	r3, #7
 8016f1c:	f023 0307 	bic.w	r3, r3, #7
 8016f20:	3308      	adds	r3, #8
 8016f22:	9303      	str	r3, [sp, #12]
 8016f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016f26:	444b      	add	r3, r9
 8016f28:	9309      	str	r3, [sp, #36]	; 0x24
 8016f2a:	e750      	b.n	8016dce <_vfiprintf_r+0x42>
 8016f2c:	fb05 3202 	mla	r2, r5, r2, r3
 8016f30:	2001      	movs	r0, #1
 8016f32:	4688      	mov	r8, r1
 8016f34:	e78a      	b.n	8016e4c <_vfiprintf_r+0xc0>
 8016f36:	2300      	movs	r3, #0
 8016f38:	f108 0801 	add.w	r8, r8, #1
 8016f3c:	9305      	str	r3, [sp, #20]
 8016f3e:	4619      	mov	r1, r3
 8016f40:	250a      	movs	r5, #10
 8016f42:	4640      	mov	r0, r8
 8016f44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016f48:	3a30      	subs	r2, #48	; 0x30
 8016f4a:	2a09      	cmp	r2, #9
 8016f4c:	d903      	bls.n	8016f56 <_vfiprintf_r+0x1ca>
 8016f4e:	2b00      	cmp	r3, #0
 8016f50:	d0c3      	beq.n	8016eda <_vfiprintf_r+0x14e>
 8016f52:	9105      	str	r1, [sp, #20]
 8016f54:	e7c1      	b.n	8016eda <_vfiprintf_r+0x14e>
 8016f56:	fb05 2101 	mla	r1, r5, r1, r2
 8016f5a:	2301      	movs	r3, #1
 8016f5c:	4680      	mov	r8, r0
 8016f5e:	e7f0      	b.n	8016f42 <_vfiprintf_r+0x1b6>
 8016f60:	ab03      	add	r3, sp, #12
 8016f62:	9300      	str	r3, [sp, #0]
 8016f64:	4622      	mov	r2, r4
 8016f66:	4b13      	ldr	r3, [pc, #76]	; (8016fb4 <_vfiprintf_r+0x228>)
 8016f68:	a904      	add	r1, sp, #16
 8016f6a:	4630      	mov	r0, r6
 8016f6c:	f7fb fcf4 	bl	8012958 <_printf_float>
 8016f70:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016f74:	4681      	mov	r9, r0
 8016f76:	d1d5      	bne.n	8016f24 <_vfiprintf_r+0x198>
 8016f78:	89a3      	ldrh	r3, [r4, #12]
 8016f7a:	065b      	lsls	r3, r3, #25
 8016f7c:	f53f af7e 	bmi.w	8016e7c <_vfiprintf_r+0xf0>
 8016f80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016f82:	e77d      	b.n	8016e80 <_vfiprintf_r+0xf4>
 8016f84:	ab03      	add	r3, sp, #12
 8016f86:	9300      	str	r3, [sp, #0]
 8016f88:	4622      	mov	r2, r4
 8016f8a:	4b0a      	ldr	r3, [pc, #40]	; (8016fb4 <_vfiprintf_r+0x228>)
 8016f8c:	a904      	add	r1, sp, #16
 8016f8e:	4630      	mov	r0, r6
 8016f90:	f7fb ff98 	bl	8012ec4 <_printf_i>
 8016f94:	e7ec      	b.n	8016f70 <_vfiprintf_r+0x1e4>
 8016f96:	bf00      	nop
 8016f98:	08017da0 	.word	0x08017da0
 8016f9c:	08017eec 	.word	0x08017eec
 8016fa0:	08017dc0 	.word	0x08017dc0
 8016fa4:	08017d80 	.word	0x08017d80
 8016fa8:	08017ef2 	.word	0x08017ef2
 8016fac:	08017ef6 	.word	0x08017ef6
 8016fb0:	08012959 	.word	0x08012959
 8016fb4:	08016d67 	.word	0x08016d67

08016fb8 <_scanf_chars>:
 8016fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fbc:	4615      	mov	r5, r2
 8016fbe:	688a      	ldr	r2, [r1, #8]
 8016fc0:	4680      	mov	r8, r0
 8016fc2:	460c      	mov	r4, r1
 8016fc4:	b932      	cbnz	r2, 8016fd4 <_scanf_chars+0x1c>
 8016fc6:	698a      	ldr	r2, [r1, #24]
 8016fc8:	2a00      	cmp	r2, #0
 8016fca:	bf14      	ite	ne
 8016fcc:	f04f 32ff 	movne.w	r2, #4294967295
 8016fd0:	2201      	moveq	r2, #1
 8016fd2:	608a      	str	r2, [r1, #8]
 8016fd4:	6822      	ldr	r2, [r4, #0]
 8016fd6:	06d1      	lsls	r1, r2, #27
 8016fd8:	bf5f      	itttt	pl
 8016fda:	681a      	ldrpl	r2, [r3, #0]
 8016fdc:	1d11      	addpl	r1, r2, #4
 8016fde:	6019      	strpl	r1, [r3, #0]
 8016fe0:	6817      	ldrpl	r7, [r2, #0]
 8016fe2:	2600      	movs	r6, #0
 8016fe4:	69a3      	ldr	r3, [r4, #24]
 8016fe6:	b1db      	cbz	r3, 8017020 <_scanf_chars+0x68>
 8016fe8:	2b01      	cmp	r3, #1
 8016fea:	d107      	bne.n	8016ffc <_scanf_chars+0x44>
 8016fec:	682b      	ldr	r3, [r5, #0]
 8016fee:	6962      	ldr	r2, [r4, #20]
 8016ff0:	781b      	ldrb	r3, [r3, #0]
 8016ff2:	5cd3      	ldrb	r3, [r2, r3]
 8016ff4:	b9a3      	cbnz	r3, 8017020 <_scanf_chars+0x68>
 8016ff6:	2e00      	cmp	r6, #0
 8016ff8:	d132      	bne.n	8017060 <_scanf_chars+0xa8>
 8016ffa:	e006      	b.n	801700a <_scanf_chars+0x52>
 8016ffc:	2b02      	cmp	r3, #2
 8016ffe:	d007      	beq.n	8017010 <_scanf_chars+0x58>
 8017000:	2e00      	cmp	r6, #0
 8017002:	d12d      	bne.n	8017060 <_scanf_chars+0xa8>
 8017004:	69a3      	ldr	r3, [r4, #24]
 8017006:	2b01      	cmp	r3, #1
 8017008:	d12a      	bne.n	8017060 <_scanf_chars+0xa8>
 801700a:	2001      	movs	r0, #1
 801700c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017010:	f7fe fe32 	bl	8015c78 <__locale_ctype_ptr>
 8017014:	682b      	ldr	r3, [r5, #0]
 8017016:	781b      	ldrb	r3, [r3, #0]
 8017018:	4418      	add	r0, r3
 801701a:	7843      	ldrb	r3, [r0, #1]
 801701c:	071b      	lsls	r3, r3, #28
 801701e:	d4ef      	bmi.n	8017000 <_scanf_chars+0x48>
 8017020:	6823      	ldr	r3, [r4, #0]
 8017022:	06da      	lsls	r2, r3, #27
 8017024:	bf5e      	ittt	pl
 8017026:	682b      	ldrpl	r3, [r5, #0]
 8017028:	781b      	ldrbpl	r3, [r3, #0]
 801702a:	703b      	strbpl	r3, [r7, #0]
 801702c:	682a      	ldr	r2, [r5, #0]
 801702e:	686b      	ldr	r3, [r5, #4]
 8017030:	f102 0201 	add.w	r2, r2, #1
 8017034:	602a      	str	r2, [r5, #0]
 8017036:	68a2      	ldr	r2, [r4, #8]
 8017038:	f103 33ff 	add.w	r3, r3, #4294967295
 801703c:	f102 32ff 	add.w	r2, r2, #4294967295
 8017040:	606b      	str	r3, [r5, #4]
 8017042:	f106 0601 	add.w	r6, r6, #1
 8017046:	bf58      	it	pl
 8017048:	3701      	addpl	r7, #1
 801704a:	60a2      	str	r2, [r4, #8]
 801704c:	b142      	cbz	r2, 8017060 <_scanf_chars+0xa8>
 801704e:	2b00      	cmp	r3, #0
 8017050:	dcc8      	bgt.n	8016fe4 <_scanf_chars+0x2c>
 8017052:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017056:	4629      	mov	r1, r5
 8017058:	4640      	mov	r0, r8
 801705a:	4798      	blx	r3
 801705c:	2800      	cmp	r0, #0
 801705e:	d0c1      	beq.n	8016fe4 <_scanf_chars+0x2c>
 8017060:	6823      	ldr	r3, [r4, #0]
 8017062:	f013 0310 	ands.w	r3, r3, #16
 8017066:	d105      	bne.n	8017074 <_scanf_chars+0xbc>
 8017068:	68e2      	ldr	r2, [r4, #12]
 801706a:	3201      	adds	r2, #1
 801706c:	60e2      	str	r2, [r4, #12]
 801706e:	69a2      	ldr	r2, [r4, #24]
 8017070:	b102      	cbz	r2, 8017074 <_scanf_chars+0xbc>
 8017072:	703b      	strb	r3, [r7, #0]
 8017074:	6923      	ldr	r3, [r4, #16]
 8017076:	441e      	add	r6, r3
 8017078:	6126      	str	r6, [r4, #16]
 801707a:	2000      	movs	r0, #0
 801707c:	e7c6      	b.n	801700c <_scanf_chars+0x54>
	...

08017080 <_scanf_i>:
 8017080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017084:	469a      	mov	sl, r3
 8017086:	4b74      	ldr	r3, [pc, #464]	; (8017258 <_scanf_i+0x1d8>)
 8017088:	460c      	mov	r4, r1
 801708a:	4683      	mov	fp, r0
 801708c:	4616      	mov	r6, r2
 801708e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017092:	b087      	sub	sp, #28
 8017094:	ab03      	add	r3, sp, #12
 8017096:	68a7      	ldr	r7, [r4, #8]
 8017098:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801709c:	4b6f      	ldr	r3, [pc, #444]	; (801725c <_scanf_i+0x1dc>)
 801709e:	69a1      	ldr	r1, [r4, #24]
 80170a0:	4a6f      	ldr	r2, [pc, #444]	; (8017260 <_scanf_i+0x1e0>)
 80170a2:	2903      	cmp	r1, #3
 80170a4:	bf08      	it	eq
 80170a6:	461a      	moveq	r2, r3
 80170a8:	1e7b      	subs	r3, r7, #1
 80170aa:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80170ae:	bf84      	itt	hi
 80170b0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80170b4:	60a3      	strhi	r3, [r4, #8]
 80170b6:	6823      	ldr	r3, [r4, #0]
 80170b8:	9200      	str	r2, [sp, #0]
 80170ba:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80170be:	bf88      	it	hi
 80170c0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80170c4:	f104 091c 	add.w	r9, r4, #28
 80170c8:	6023      	str	r3, [r4, #0]
 80170ca:	bf8c      	ite	hi
 80170cc:	197f      	addhi	r7, r7, r5
 80170ce:	2700      	movls	r7, #0
 80170d0:	464b      	mov	r3, r9
 80170d2:	f04f 0800 	mov.w	r8, #0
 80170d6:	9301      	str	r3, [sp, #4]
 80170d8:	6831      	ldr	r1, [r6, #0]
 80170da:	ab03      	add	r3, sp, #12
 80170dc:	2202      	movs	r2, #2
 80170de:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80170e2:	7809      	ldrb	r1, [r1, #0]
 80170e4:	f7e9 f894 	bl	8000210 <memchr>
 80170e8:	9b01      	ldr	r3, [sp, #4]
 80170ea:	b330      	cbz	r0, 801713a <_scanf_i+0xba>
 80170ec:	f1b8 0f01 	cmp.w	r8, #1
 80170f0:	d15a      	bne.n	80171a8 <_scanf_i+0x128>
 80170f2:	6862      	ldr	r2, [r4, #4]
 80170f4:	b92a      	cbnz	r2, 8017102 <_scanf_i+0x82>
 80170f6:	6822      	ldr	r2, [r4, #0]
 80170f8:	2108      	movs	r1, #8
 80170fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80170fe:	6061      	str	r1, [r4, #4]
 8017100:	6022      	str	r2, [r4, #0]
 8017102:	6822      	ldr	r2, [r4, #0]
 8017104:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017108:	6022      	str	r2, [r4, #0]
 801710a:	68a2      	ldr	r2, [r4, #8]
 801710c:	1e51      	subs	r1, r2, #1
 801710e:	60a1      	str	r1, [r4, #8]
 8017110:	b19a      	cbz	r2, 801713a <_scanf_i+0xba>
 8017112:	6832      	ldr	r2, [r6, #0]
 8017114:	1c51      	adds	r1, r2, #1
 8017116:	6031      	str	r1, [r6, #0]
 8017118:	7812      	ldrb	r2, [r2, #0]
 801711a:	701a      	strb	r2, [r3, #0]
 801711c:	1c5d      	adds	r5, r3, #1
 801711e:	6873      	ldr	r3, [r6, #4]
 8017120:	3b01      	subs	r3, #1
 8017122:	2b00      	cmp	r3, #0
 8017124:	6073      	str	r3, [r6, #4]
 8017126:	dc07      	bgt.n	8017138 <_scanf_i+0xb8>
 8017128:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801712c:	4631      	mov	r1, r6
 801712e:	4658      	mov	r0, fp
 8017130:	4798      	blx	r3
 8017132:	2800      	cmp	r0, #0
 8017134:	f040 8086 	bne.w	8017244 <_scanf_i+0x1c4>
 8017138:	462b      	mov	r3, r5
 801713a:	f108 0801 	add.w	r8, r8, #1
 801713e:	f1b8 0f03 	cmp.w	r8, #3
 8017142:	d1c8      	bne.n	80170d6 <_scanf_i+0x56>
 8017144:	6862      	ldr	r2, [r4, #4]
 8017146:	b90a      	cbnz	r2, 801714c <_scanf_i+0xcc>
 8017148:	220a      	movs	r2, #10
 801714a:	6062      	str	r2, [r4, #4]
 801714c:	6862      	ldr	r2, [r4, #4]
 801714e:	4945      	ldr	r1, [pc, #276]	; (8017264 <_scanf_i+0x1e4>)
 8017150:	6960      	ldr	r0, [r4, #20]
 8017152:	9301      	str	r3, [sp, #4]
 8017154:	1a89      	subs	r1, r1, r2
 8017156:	f000 f8a9 	bl	80172ac <__sccl>
 801715a:	9b01      	ldr	r3, [sp, #4]
 801715c:	f04f 0800 	mov.w	r8, #0
 8017160:	461d      	mov	r5, r3
 8017162:	68a3      	ldr	r3, [r4, #8]
 8017164:	6822      	ldr	r2, [r4, #0]
 8017166:	2b00      	cmp	r3, #0
 8017168:	d03a      	beq.n	80171e0 <_scanf_i+0x160>
 801716a:	6831      	ldr	r1, [r6, #0]
 801716c:	6960      	ldr	r0, [r4, #20]
 801716e:	f891 c000 	ldrb.w	ip, [r1]
 8017172:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017176:	2800      	cmp	r0, #0
 8017178:	d032      	beq.n	80171e0 <_scanf_i+0x160>
 801717a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801717e:	d121      	bne.n	80171c4 <_scanf_i+0x144>
 8017180:	0510      	lsls	r0, r2, #20
 8017182:	d51f      	bpl.n	80171c4 <_scanf_i+0x144>
 8017184:	f108 0801 	add.w	r8, r8, #1
 8017188:	b117      	cbz	r7, 8017190 <_scanf_i+0x110>
 801718a:	3301      	adds	r3, #1
 801718c:	3f01      	subs	r7, #1
 801718e:	60a3      	str	r3, [r4, #8]
 8017190:	6873      	ldr	r3, [r6, #4]
 8017192:	3b01      	subs	r3, #1
 8017194:	2b00      	cmp	r3, #0
 8017196:	6073      	str	r3, [r6, #4]
 8017198:	dd1b      	ble.n	80171d2 <_scanf_i+0x152>
 801719a:	6833      	ldr	r3, [r6, #0]
 801719c:	3301      	adds	r3, #1
 801719e:	6033      	str	r3, [r6, #0]
 80171a0:	68a3      	ldr	r3, [r4, #8]
 80171a2:	3b01      	subs	r3, #1
 80171a4:	60a3      	str	r3, [r4, #8]
 80171a6:	e7dc      	b.n	8017162 <_scanf_i+0xe2>
 80171a8:	f1b8 0f02 	cmp.w	r8, #2
 80171ac:	d1ad      	bne.n	801710a <_scanf_i+0x8a>
 80171ae:	6822      	ldr	r2, [r4, #0]
 80171b0:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80171b4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80171b8:	d1bf      	bne.n	801713a <_scanf_i+0xba>
 80171ba:	2110      	movs	r1, #16
 80171bc:	6061      	str	r1, [r4, #4]
 80171be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80171c2:	e7a1      	b.n	8017108 <_scanf_i+0x88>
 80171c4:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80171c8:	6022      	str	r2, [r4, #0]
 80171ca:	780b      	ldrb	r3, [r1, #0]
 80171cc:	702b      	strb	r3, [r5, #0]
 80171ce:	3501      	adds	r5, #1
 80171d0:	e7de      	b.n	8017190 <_scanf_i+0x110>
 80171d2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80171d6:	4631      	mov	r1, r6
 80171d8:	4658      	mov	r0, fp
 80171da:	4798      	blx	r3
 80171dc:	2800      	cmp	r0, #0
 80171de:	d0df      	beq.n	80171a0 <_scanf_i+0x120>
 80171e0:	6823      	ldr	r3, [r4, #0]
 80171e2:	05d9      	lsls	r1, r3, #23
 80171e4:	d50c      	bpl.n	8017200 <_scanf_i+0x180>
 80171e6:	454d      	cmp	r5, r9
 80171e8:	d908      	bls.n	80171fc <_scanf_i+0x17c>
 80171ea:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80171ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80171f2:	4632      	mov	r2, r6
 80171f4:	4658      	mov	r0, fp
 80171f6:	4798      	blx	r3
 80171f8:	1e6f      	subs	r7, r5, #1
 80171fa:	463d      	mov	r5, r7
 80171fc:	454d      	cmp	r5, r9
 80171fe:	d029      	beq.n	8017254 <_scanf_i+0x1d4>
 8017200:	6822      	ldr	r2, [r4, #0]
 8017202:	f012 0210 	ands.w	r2, r2, #16
 8017206:	d113      	bne.n	8017230 <_scanf_i+0x1b0>
 8017208:	702a      	strb	r2, [r5, #0]
 801720a:	6863      	ldr	r3, [r4, #4]
 801720c:	9e00      	ldr	r6, [sp, #0]
 801720e:	4649      	mov	r1, r9
 8017210:	4658      	mov	r0, fp
 8017212:	47b0      	blx	r6
 8017214:	f8da 3000 	ldr.w	r3, [sl]
 8017218:	6821      	ldr	r1, [r4, #0]
 801721a:	1d1a      	adds	r2, r3, #4
 801721c:	f8ca 2000 	str.w	r2, [sl]
 8017220:	f011 0f20 	tst.w	r1, #32
 8017224:	681b      	ldr	r3, [r3, #0]
 8017226:	d010      	beq.n	801724a <_scanf_i+0x1ca>
 8017228:	6018      	str	r0, [r3, #0]
 801722a:	68e3      	ldr	r3, [r4, #12]
 801722c:	3301      	adds	r3, #1
 801722e:	60e3      	str	r3, [r4, #12]
 8017230:	eba5 0509 	sub.w	r5, r5, r9
 8017234:	44a8      	add	r8, r5
 8017236:	6925      	ldr	r5, [r4, #16]
 8017238:	4445      	add	r5, r8
 801723a:	6125      	str	r5, [r4, #16]
 801723c:	2000      	movs	r0, #0
 801723e:	b007      	add	sp, #28
 8017240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017244:	f04f 0800 	mov.w	r8, #0
 8017248:	e7ca      	b.n	80171e0 <_scanf_i+0x160>
 801724a:	07ca      	lsls	r2, r1, #31
 801724c:	bf4c      	ite	mi
 801724e:	8018      	strhmi	r0, [r3, #0]
 8017250:	6018      	strpl	r0, [r3, #0]
 8017252:	e7ea      	b.n	801722a <_scanf_i+0x1aa>
 8017254:	2001      	movs	r0, #1
 8017256:	e7f2      	b.n	801723e <_scanf_i+0x1be>
 8017258:	08017a44 	.word	0x08017a44
 801725c:	08014481 	.word	0x08014481
 8017260:	08017429 	.word	0x08017429
 8017264:	08017f0d 	.word	0x08017f0d

08017268 <_read_r>:
 8017268:	b538      	push	{r3, r4, r5, lr}
 801726a:	4c07      	ldr	r4, [pc, #28]	; (8017288 <_read_r+0x20>)
 801726c:	4605      	mov	r5, r0
 801726e:	4608      	mov	r0, r1
 8017270:	4611      	mov	r1, r2
 8017272:	2200      	movs	r2, #0
 8017274:	6022      	str	r2, [r4, #0]
 8017276:	461a      	mov	r2, r3
 8017278:	f7ee f9a2 	bl	80055c0 <_read>
 801727c:	1c43      	adds	r3, r0, #1
 801727e:	d102      	bne.n	8017286 <_read_r+0x1e>
 8017280:	6823      	ldr	r3, [r4, #0]
 8017282:	b103      	cbz	r3, 8017286 <_read_r+0x1e>
 8017284:	602b      	str	r3, [r5, #0]
 8017286:	bd38      	pop	{r3, r4, r5, pc}
 8017288:	2002fae4 	.word	0x2002fae4

0801728c <_sbrk_r>:
 801728c:	b538      	push	{r3, r4, r5, lr}
 801728e:	4c06      	ldr	r4, [pc, #24]	; (80172a8 <_sbrk_r+0x1c>)
 8017290:	2300      	movs	r3, #0
 8017292:	4605      	mov	r5, r0
 8017294:	4608      	mov	r0, r1
 8017296:	6023      	str	r3, [r4, #0]
 8017298:	f7ee f9e4 	bl	8005664 <_sbrk>
 801729c:	1c43      	adds	r3, r0, #1
 801729e:	d102      	bne.n	80172a6 <_sbrk_r+0x1a>
 80172a0:	6823      	ldr	r3, [r4, #0]
 80172a2:	b103      	cbz	r3, 80172a6 <_sbrk_r+0x1a>
 80172a4:	602b      	str	r3, [r5, #0]
 80172a6:	bd38      	pop	{r3, r4, r5, pc}
 80172a8:	2002fae4 	.word	0x2002fae4

080172ac <__sccl>:
 80172ac:	b570      	push	{r4, r5, r6, lr}
 80172ae:	780b      	ldrb	r3, [r1, #0]
 80172b0:	2b5e      	cmp	r3, #94	; 0x5e
 80172b2:	bf13      	iteet	ne
 80172b4:	1c4a      	addne	r2, r1, #1
 80172b6:	1c8a      	addeq	r2, r1, #2
 80172b8:	784b      	ldrbeq	r3, [r1, #1]
 80172ba:	2100      	movne	r1, #0
 80172bc:	bf08      	it	eq
 80172be:	2101      	moveq	r1, #1
 80172c0:	1e44      	subs	r4, r0, #1
 80172c2:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80172c6:	f804 1f01 	strb.w	r1, [r4, #1]!
 80172ca:	42ac      	cmp	r4, r5
 80172cc:	d1fb      	bne.n	80172c6 <__sccl+0x1a>
 80172ce:	b913      	cbnz	r3, 80172d6 <__sccl+0x2a>
 80172d0:	3a01      	subs	r2, #1
 80172d2:	4610      	mov	r0, r2
 80172d4:	bd70      	pop	{r4, r5, r6, pc}
 80172d6:	f081 0401 	eor.w	r4, r1, #1
 80172da:	54c4      	strb	r4, [r0, r3]
 80172dc:	1c51      	adds	r1, r2, #1
 80172de:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80172e2:	2d2d      	cmp	r5, #45	; 0x2d
 80172e4:	f101 36ff 	add.w	r6, r1, #4294967295
 80172e8:	460a      	mov	r2, r1
 80172ea:	d006      	beq.n	80172fa <__sccl+0x4e>
 80172ec:	2d5d      	cmp	r5, #93	; 0x5d
 80172ee:	d0f0      	beq.n	80172d2 <__sccl+0x26>
 80172f0:	b90d      	cbnz	r5, 80172f6 <__sccl+0x4a>
 80172f2:	4632      	mov	r2, r6
 80172f4:	e7ed      	b.n	80172d2 <__sccl+0x26>
 80172f6:	462b      	mov	r3, r5
 80172f8:	e7ef      	b.n	80172da <__sccl+0x2e>
 80172fa:	780e      	ldrb	r6, [r1, #0]
 80172fc:	2e5d      	cmp	r6, #93	; 0x5d
 80172fe:	d0fa      	beq.n	80172f6 <__sccl+0x4a>
 8017300:	42b3      	cmp	r3, r6
 8017302:	dcf8      	bgt.n	80172f6 <__sccl+0x4a>
 8017304:	3301      	adds	r3, #1
 8017306:	429e      	cmp	r6, r3
 8017308:	54c4      	strb	r4, [r0, r3]
 801730a:	dcfb      	bgt.n	8017304 <__sccl+0x58>
 801730c:	3102      	adds	r1, #2
 801730e:	e7e6      	b.n	80172de <__sccl+0x32>

08017310 <strncmp>:
 8017310:	b510      	push	{r4, lr}
 8017312:	b16a      	cbz	r2, 8017330 <strncmp+0x20>
 8017314:	3901      	subs	r1, #1
 8017316:	1884      	adds	r4, r0, r2
 8017318:	f810 3b01 	ldrb.w	r3, [r0], #1
 801731c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8017320:	4293      	cmp	r3, r2
 8017322:	d103      	bne.n	801732c <strncmp+0x1c>
 8017324:	42a0      	cmp	r0, r4
 8017326:	d001      	beq.n	801732c <strncmp+0x1c>
 8017328:	2b00      	cmp	r3, #0
 801732a:	d1f5      	bne.n	8017318 <strncmp+0x8>
 801732c:	1a98      	subs	r0, r3, r2
 801732e:	bd10      	pop	{r4, pc}
 8017330:	4610      	mov	r0, r2
 8017332:	e7fc      	b.n	801732e <strncmp+0x1e>

08017334 <_strtoul_l.isra.0>:
 8017334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017338:	4680      	mov	r8, r0
 801733a:	4689      	mov	r9, r1
 801733c:	4692      	mov	sl, r2
 801733e:	461e      	mov	r6, r3
 8017340:	460f      	mov	r7, r1
 8017342:	463d      	mov	r5, r7
 8017344:	9808      	ldr	r0, [sp, #32]
 8017346:	f815 4b01 	ldrb.w	r4, [r5], #1
 801734a:	f7fe fc91 	bl	8015c70 <__locale_ctype_ptr_l>
 801734e:	4420      	add	r0, r4
 8017350:	7843      	ldrb	r3, [r0, #1]
 8017352:	f013 0308 	ands.w	r3, r3, #8
 8017356:	d130      	bne.n	80173ba <_strtoul_l.isra.0+0x86>
 8017358:	2c2d      	cmp	r4, #45	; 0x2d
 801735a:	d130      	bne.n	80173be <_strtoul_l.isra.0+0x8a>
 801735c:	787c      	ldrb	r4, [r7, #1]
 801735e:	1cbd      	adds	r5, r7, #2
 8017360:	2101      	movs	r1, #1
 8017362:	2e00      	cmp	r6, #0
 8017364:	d05c      	beq.n	8017420 <_strtoul_l.isra.0+0xec>
 8017366:	2e10      	cmp	r6, #16
 8017368:	d109      	bne.n	801737e <_strtoul_l.isra.0+0x4a>
 801736a:	2c30      	cmp	r4, #48	; 0x30
 801736c:	d107      	bne.n	801737e <_strtoul_l.isra.0+0x4a>
 801736e:	782b      	ldrb	r3, [r5, #0]
 8017370:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017374:	2b58      	cmp	r3, #88	; 0x58
 8017376:	d14e      	bne.n	8017416 <_strtoul_l.isra.0+0xe2>
 8017378:	786c      	ldrb	r4, [r5, #1]
 801737a:	2610      	movs	r6, #16
 801737c:	3502      	adds	r5, #2
 801737e:	f04f 32ff 	mov.w	r2, #4294967295
 8017382:	2300      	movs	r3, #0
 8017384:	fbb2 f2f6 	udiv	r2, r2, r6
 8017388:	fb06 fc02 	mul.w	ip, r6, r2
 801738c:	ea6f 0c0c 	mvn.w	ip, ip
 8017390:	4618      	mov	r0, r3
 8017392:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8017396:	2f09      	cmp	r7, #9
 8017398:	d817      	bhi.n	80173ca <_strtoul_l.isra.0+0x96>
 801739a:	463c      	mov	r4, r7
 801739c:	42a6      	cmp	r6, r4
 801739e:	dd23      	ble.n	80173e8 <_strtoul_l.isra.0+0xb4>
 80173a0:	2b00      	cmp	r3, #0
 80173a2:	db1e      	blt.n	80173e2 <_strtoul_l.isra.0+0xae>
 80173a4:	4282      	cmp	r2, r0
 80173a6:	d31c      	bcc.n	80173e2 <_strtoul_l.isra.0+0xae>
 80173a8:	d101      	bne.n	80173ae <_strtoul_l.isra.0+0x7a>
 80173aa:	45a4      	cmp	ip, r4
 80173ac:	db19      	blt.n	80173e2 <_strtoul_l.isra.0+0xae>
 80173ae:	fb00 4006 	mla	r0, r0, r6, r4
 80173b2:	2301      	movs	r3, #1
 80173b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80173b8:	e7eb      	b.n	8017392 <_strtoul_l.isra.0+0x5e>
 80173ba:	462f      	mov	r7, r5
 80173bc:	e7c1      	b.n	8017342 <_strtoul_l.isra.0+0xe>
 80173be:	2c2b      	cmp	r4, #43	; 0x2b
 80173c0:	bf04      	itt	eq
 80173c2:	1cbd      	addeq	r5, r7, #2
 80173c4:	787c      	ldrbeq	r4, [r7, #1]
 80173c6:	4619      	mov	r1, r3
 80173c8:	e7cb      	b.n	8017362 <_strtoul_l.isra.0+0x2e>
 80173ca:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80173ce:	2f19      	cmp	r7, #25
 80173d0:	d801      	bhi.n	80173d6 <_strtoul_l.isra.0+0xa2>
 80173d2:	3c37      	subs	r4, #55	; 0x37
 80173d4:	e7e2      	b.n	801739c <_strtoul_l.isra.0+0x68>
 80173d6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80173da:	2f19      	cmp	r7, #25
 80173dc:	d804      	bhi.n	80173e8 <_strtoul_l.isra.0+0xb4>
 80173de:	3c57      	subs	r4, #87	; 0x57
 80173e0:	e7dc      	b.n	801739c <_strtoul_l.isra.0+0x68>
 80173e2:	f04f 33ff 	mov.w	r3, #4294967295
 80173e6:	e7e5      	b.n	80173b4 <_strtoul_l.isra.0+0x80>
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	da09      	bge.n	8017400 <_strtoul_l.isra.0+0xcc>
 80173ec:	2322      	movs	r3, #34	; 0x22
 80173ee:	f8c8 3000 	str.w	r3, [r8]
 80173f2:	f04f 30ff 	mov.w	r0, #4294967295
 80173f6:	f1ba 0f00 	cmp.w	sl, #0
 80173fa:	d107      	bne.n	801740c <_strtoul_l.isra.0+0xd8>
 80173fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017400:	b101      	cbz	r1, 8017404 <_strtoul_l.isra.0+0xd0>
 8017402:	4240      	negs	r0, r0
 8017404:	f1ba 0f00 	cmp.w	sl, #0
 8017408:	d0f8      	beq.n	80173fc <_strtoul_l.isra.0+0xc8>
 801740a:	b10b      	cbz	r3, 8017410 <_strtoul_l.isra.0+0xdc>
 801740c:	f105 39ff 	add.w	r9, r5, #4294967295
 8017410:	f8ca 9000 	str.w	r9, [sl]
 8017414:	e7f2      	b.n	80173fc <_strtoul_l.isra.0+0xc8>
 8017416:	2430      	movs	r4, #48	; 0x30
 8017418:	2e00      	cmp	r6, #0
 801741a:	d1b0      	bne.n	801737e <_strtoul_l.isra.0+0x4a>
 801741c:	2608      	movs	r6, #8
 801741e:	e7ae      	b.n	801737e <_strtoul_l.isra.0+0x4a>
 8017420:	2c30      	cmp	r4, #48	; 0x30
 8017422:	d0a4      	beq.n	801736e <_strtoul_l.isra.0+0x3a>
 8017424:	260a      	movs	r6, #10
 8017426:	e7aa      	b.n	801737e <_strtoul_l.isra.0+0x4a>

08017428 <_strtoul_r>:
 8017428:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801742a:	4c06      	ldr	r4, [pc, #24]	; (8017444 <_strtoul_r+0x1c>)
 801742c:	4d06      	ldr	r5, [pc, #24]	; (8017448 <_strtoul_r+0x20>)
 801742e:	6824      	ldr	r4, [r4, #0]
 8017430:	6a24      	ldr	r4, [r4, #32]
 8017432:	2c00      	cmp	r4, #0
 8017434:	bf08      	it	eq
 8017436:	462c      	moveq	r4, r5
 8017438:	9400      	str	r4, [sp, #0]
 801743a:	f7ff ff7b 	bl	8017334 <_strtoul_l.isra.0>
 801743e:	b003      	add	sp, #12
 8017440:	bd30      	pop	{r4, r5, pc}
 8017442:	bf00      	nop
 8017444:	2000000c 	.word	0x2000000c
 8017448:	20000070 	.word	0x20000070

0801744c <__submore>:
 801744c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017450:	460c      	mov	r4, r1
 8017452:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017454:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017458:	4299      	cmp	r1, r3
 801745a:	d11d      	bne.n	8017498 <__submore+0x4c>
 801745c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017460:	f7ff f914 	bl	801668c <_malloc_r>
 8017464:	b918      	cbnz	r0, 801746e <__submore+0x22>
 8017466:	f04f 30ff 	mov.w	r0, #4294967295
 801746a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801746e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017472:	63a3      	str	r3, [r4, #56]	; 0x38
 8017474:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017478:	6360      	str	r0, [r4, #52]	; 0x34
 801747a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801747e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017482:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017486:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801748a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801748e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017492:	6020      	str	r0, [r4, #0]
 8017494:	2000      	movs	r0, #0
 8017496:	e7e8      	b.n	801746a <__submore+0x1e>
 8017498:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801749a:	0077      	lsls	r7, r6, #1
 801749c:	463a      	mov	r2, r7
 801749e:	f000 f85a 	bl	8017556 <_realloc_r>
 80174a2:	4605      	mov	r5, r0
 80174a4:	2800      	cmp	r0, #0
 80174a6:	d0de      	beq.n	8017466 <__submore+0x1a>
 80174a8:	eb00 0806 	add.w	r8, r0, r6
 80174ac:	4601      	mov	r1, r0
 80174ae:	4632      	mov	r2, r6
 80174b0:	4640      	mov	r0, r8
 80174b2:	f7fb f9a9 	bl	8012808 <memcpy>
 80174b6:	f8c4 8000 	str.w	r8, [r4]
 80174ba:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80174be:	e7e9      	b.n	8017494 <__submore+0x48>

080174c0 <__ascii_wctomb>:
 80174c0:	b149      	cbz	r1, 80174d6 <__ascii_wctomb+0x16>
 80174c2:	2aff      	cmp	r2, #255	; 0xff
 80174c4:	bf85      	ittet	hi
 80174c6:	238a      	movhi	r3, #138	; 0x8a
 80174c8:	6003      	strhi	r3, [r0, #0]
 80174ca:	700a      	strbls	r2, [r1, #0]
 80174cc:	f04f 30ff 	movhi.w	r0, #4294967295
 80174d0:	bf98      	it	ls
 80174d2:	2001      	movls	r0, #1
 80174d4:	4770      	bx	lr
 80174d6:	4608      	mov	r0, r1
 80174d8:	4770      	bx	lr
	...

080174dc <_fstat_r>:
 80174dc:	b538      	push	{r3, r4, r5, lr}
 80174de:	4c07      	ldr	r4, [pc, #28]	; (80174fc <_fstat_r+0x20>)
 80174e0:	2300      	movs	r3, #0
 80174e2:	4605      	mov	r5, r0
 80174e4:	4608      	mov	r0, r1
 80174e6:	4611      	mov	r1, r2
 80174e8:	6023      	str	r3, [r4, #0]
 80174ea:	f7ee f892 	bl	8005612 <_fstat>
 80174ee:	1c43      	adds	r3, r0, #1
 80174f0:	d102      	bne.n	80174f8 <_fstat_r+0x1c>
 80174f2:	6823      	ldr	r3, [r4, #0]
 80174f4:	b103      	cbz	r3, 80174f8 <_fstat_r+0x1c>
 80174f6:	602b      	str	r3, [r5, #0]
 80174f8:	bd38      	pop	{r3, r4, r5, pc}
 80174fa:	bf00      	nop
 80174fc:	2002fae4 	.word	0x2002fae4

08017500 <_isatty_r>:
 8017500:	b538      	push	{r3, r4, r5, lr}
 8017502:	4c06      	ldr	r4, [pc, #24]	; (801751c <_isatty_r+0x1c>)
 8017504:	2300      	movs	r3, #0
 8017506:	4605      	mov	r5, r0
 8017508:	4608      	mov	r0, r1
 801750a:	6023      	str	r3, [r4, #0]
 801750c:	f7ee f891 	bl	8005632 <_isatty>
 8017510:	1c43      	adds	r3, r0, #1
 8017512:	d102      	bne.n	801751a <_isatty_r+0x1a>
 8017514:	6823      	ldr	r3, [r4, #0]
 8017516:	b103      	cbz	r3, 801751a <_isatty_r+0x1a>
 8017518:	602b      	str	r3, [r5, #0]
 801751a:	bd38      	pop	{r3, r4, r5, pc}
 801751c:	2002fae4 	.word	0x2002fae4

08017520 <memmove>:
 8017520:	4288      	cmp	r0, r1
 8017522:	b510      	push	{r4, lr}
 8017524:	eb01 0302 	add.w	r3, r1, r2
 8017528:	d807      	bhi.n	801753a <memmove+0x1a>
 801752a:	1e42      	subs	r2, r0, #1
 801752c:	4299      	cmp	r1, r3
 801752e:	d00a      	beq.n	8017546 <memmove+0x26>
 8017530:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017534:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017538:	e7f8      	b.n	801752c <memmove+0xc>
 801753a:	4283      	cmp	r3, r0
 801753c:	d9f5      	bls.n	801752a <memmove+0xa>
 801753e:	1881      	adds	r1, r0, r2
 8017540:	1ad2      	subs	r2, r2, r3
 8017542:	42d3      	cmn	r3, r2
 8017544:	d100      	bne.n	8017548 <memmove+0x28>
 8017546:	bd10      	pop	{r4, pc}
 8017548:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801754c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017550:	e7f7      	b.n	8017542 <memmove+0x22>

08017552 <__malloc_lock>:
 8017552:	4770      	bx	lr

08017554 <__malloc_unlock>:
 8017554:	4770      	bx	lr

08017556 <_realloc_r>:
 8017556:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017558:	4607      	mov	r7, r0
 801755a:	4614      	mov	r4, r2
 801755c:	460e      	mov	r6, r1
 801755e:	b921      	cbnz	r1, 801756a <_realloc_r+0x14>
 8017560:	4611      	mov	r1, r2
 8017562:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017566:	f7ff b891 	b.w	801668c <_malloc_r>
 801756a:	b922      	cbnz	r2, 8017576 <_realloc_r+0x20>
 801756c:	f7ff f840 	bl	80165f0 <_free_r>
 8017570:	4625      	mov	r5, r4
 8017572:	4628      	mov	r0, r5
 8017574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017576:	f000 f814 	bl	80175a2 <_malloc_usable_size_r>
 801757a:	42a0      	cmp	r0, r4
 801757c:	d20f      	bcs.n	801759e <_realloc_r+0x48>
 801757e:	4621      	mov	r1, r4
 8017580:	4638      	mov	r0, r7
 8017582:	f7ff f883 	bl	801668c <_malloc_r>
 8017586:	4605      	mov	r5, r0
 8017588:	2800      	cmp	r0, #0
 801758a:	d0f2      	beq.n	8017572 <_realloc_r+0x1c>
 801758c:	4631      	mov	r1, r6
 801758e:	4622      	mov	r2, r4
 8017590:	f7fb f93a 	bl	8012808 <memcpy>
 8017594:	4631      	mov	r1, r6
 8017596:	4638      	mov	r0, r7
 8017598:	f7ff f82a 	bl	80165f0 <_free_r>
 801759c:	e7e9      	b.n	8017572 <_realloc_r+0x1c>
 801759e:	4635      	mov	r5, r6
 80175a0:	e7e7      	b.n	8017572 <_realloc_r+0x1c>

080175a2 <_malloc_usable_size_r>:
 80175a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80175a6:	1f18      	subs	r0, r3, #4
 80175a8:	2b00      	cmp	r3, #0
 80175aa:	bfbc      	itt	lt
 80175ac:	580b      	ldrlt	r3, [r1, r0]
 80175ae:	18c0      	addlt	r0, r0, r3
 80175b0:	4770      	bx	lr
	...

080175b4 <_init>:
 80175b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175b6:	bf00      	nop
 80175b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80175ba:	bc08      	pop	{r3}
 80175bc:	469e      	mov	lr, r3
 80175be:	4770      	bx	lr

080175c0 <_fini>:
 80175c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175c2:	bf00      	nop
 80175c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80175c6:	bc08      	pop	{r3}
 80175c8:	469e      	mov	lr, r3
 80175ca:	4770      	bx	lr
