#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 10 19:57:28 2022
# Process ID: 81504
# Current directory: D:/desktop/COD_Labs/Lab4/Lab4_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53752 D:\desktop\COD_Labs\Lab4\Lab4_cpu\Lab4_cpu.xpr
# Log file: D:/desktop/COD_Labs/Lab4/Lab4_cpu/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab4/Lab4_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.273 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/pdu.v w ]
add_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/pdu.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
launch_runs instrcution_synth_1 -jobs 4
[Sun Apr 10 20:08:24 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:133]
ERROR: [VRFC 10-3642] port 'Registers' must not be declared to be an array [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:38]
ERROR: [VRFC 10-3161] cannot assign to memory 'Registers' directly [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:105]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:105]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:105]
ERROR: [VRFC 10-3161] cannot assign to memory 'Registers' directly [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:112]
ERROR: [VRFC 10-3155] cannot access memory 'Registers' directly [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:112]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:112]
ERROR: [VRFC 10-2865] module 'cpu' ignored due to previous errors [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-3642] port 'Registers' must not be declared to be an array [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:105]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:110]
ERROR: [VRFC 10-2865] module 'cpu' ignored due to previous errors [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-3642] port 'Registers' must not be declared to be an array [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:105]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:110]
ERROR: [VRFC 10-2865] module 'cpu' ignored due to previous errors [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-3642] port 'Registers' must not be declared to be an array [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:105]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Registers is not permitted, left-hand side should be reg/integer/time/genvar [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:110]
ERROR: [VRFC 10-2865] module 'cpu' ignored due to previous errors [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
ERROR: [VRFC 10-3155] cannot access memory 'registers' directly [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v:44]
ERROR: [VRFC 10-2865] module 'cpu_m' ignored due to previous errors [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out' on this module [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:122]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'a' is not permitted [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_m_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_m_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr 10 20:26:48 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 10 20:26:48 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 21 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.273 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 21 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 21 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 21 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 3000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 3000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:123]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 3000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 3000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.273 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1

launch_runs instrcution_synth_1 -jobs 4
[Sun Apr 10 20:38:04 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
ERROR: [VRFC 10-3627] part-select of memory 'Registers' is not allowed [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:115]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:115]
ERROR: [VRFC 10-2865] module 'cpu' ignored due to previous errors [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:41]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-4982] syntax error near ';' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:139]
ERROR: [VRFC 10-2865] module 'cpu' ignored due to previous errors [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:125]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 23 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.273 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1

launch_runs instrcution_synth_1 -jobs 4
[Sun Apr 10 20:56:08 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
WARNING in cpu_m.cpu0.memory0.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.273 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1

launch_runs instrcution_synth_1 -jobs 4
[Sun Apr 10 21:02:13 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.137 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1

launch_runs instrcution_synth_1 -jobs 4
[Sun Apr 10 21:06:36 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:42]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
WARNING in cpu_m.cpu0.IR0.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.IR0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.770 ; gain = 4.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALU_lessthan' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
WARNING in cpu_m.cpu0.IR0.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.IR0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.215 ; gain = 2.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALU_lessthan' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'ALU_a' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'ALU_b' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
WARNING in cpu_m.cpu0.IR0.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.IR0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'ALU_a' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'ALU_b' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
WARNING in cpu_m.cpu0.IR0.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.IR0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.367 ; gain = 0.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'ALU_a' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
WARNING in cpu_m.cpu0.IR0.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.IR0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.633 ; gain = 0.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'RegReadAddr2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
WARNING in cpu_m.cpu0.IR0.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.IR0.inst is         255
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'RegReadAddr2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 22 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'RegReadAddr2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 52 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.523 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1

launch_runs instrcution_synth_1 -jobs 4
[Mon Apr 11 17:53:43 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'RegReadData1' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in cpu_m.cpu0.memory0.inst at time                23000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
WARNING in cpu_m.cpu0.memory0.inst at time                45000 ns: 
Reading from out-of-range address. Max address in cpu_m.cpu0.memory0.inst is         255
$finish called at time : 52 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1072.191 ; gain = 3.875
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1

launch_runs instrcution_synth_1 -jobs 4
[Mon Apr 11 18:01:25 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'Registers' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'RegReadData1' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 52 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.801 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/Lab3_test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/Lab3_test.coe' provided. It will be converted relative to IP Instance files '../../../../../Lab3_test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1

launch_runs instrcution_synth_1 -jobs 4
[Mon Apr 11 18:15:22 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/Lab3_test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol mmio, assumed default net type wire [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'mmio0' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'RegReadData1' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dpo' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 502 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1161.648 ; gain = 1.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_m' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/instrcution.mif'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/Lab3_test.coe'
INFO: [SIM-utils-43] Exported 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_m_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'mmio0' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'RegReadData1' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
"xelab -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c30e528d46346fd821e26ec8bb1cd94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_m_behav xil_defaultlib.cpu_m xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_m
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_m_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_m_behav -key {Behavioral:sim_1:Functional:cpu_m} -tclbatch {cpu_m.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_m.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 502 ns : File "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_m_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.789 ; gain = 0.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 18:32:56 2022...
