// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/20/2024 15:02:48"

// 
// Device: Altera EP2AGX45CU17I3 Package UFBGA358
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module handshake_synchronizer (
	start,
	ready,
	data_in,
	data_out,
	src_clk,
	dest_clk,
	src_reset,
	dest_reset);
input 	logic start ;
output 	logic ready ;
input 	logic [31:0] data_in ;
output 	logic [31:0] data_out ;
input 	reg src_clk ;
input 	reg dest_clk ;
input 	reg src_reset ;
input 	reg dest_reset ;

// Design Ports Information
// ready	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[8]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[9]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[10]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[11]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[12]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[13]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[14]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[15]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[16]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[17]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[18]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[19]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[20]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[21]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[22]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[23]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[24]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[25]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[26]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[27]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[28]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[29]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[30]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[31]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// src_clk	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// src_reset	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dest_clk	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dest_reset	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[8]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[9]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[10]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[12]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[13]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[14]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[15]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[16]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[17]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[18]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[19]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[20]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[21]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[22]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[23]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[24]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[25]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[26]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[27]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[28]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[29]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[30]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[31]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ready~output_o ;
wire \data_out[0]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[7]~output_o ;
wire \data_out[8]~output_o ;
wire \data_out[9]~output_o ;
wire \data_out[10]~output_o ;
wire \data_out[11]~output_o ;
wire \data_out[12]~output_o ;
wire \data_out[13]~output_o ;
wire \data_out[14]~output_o ;
wire \data_out[15]~output_o ;
wire \data_out[16]~output_o ;
wire \data_out[17]~output_o ;
wire \data_out[18]~output_o ;
wire \data_out[19]~output_o ;
wire \data_out[20]~output_o ;
wire \data_out[21]~output_o ;
wire \data_out[22]~output_o ;
wire \data_out[23]~output_o ;
wire \data_out[24]~output_o ;
wire \data_out[25]~output_o ;
wire \data_out[26]~output_o ;
wire \data_out[27]~output_o ;
wire \data_out[28]~output_o ;
wire \data_out[29]~output_o ;
wire \data_out[30]~output_o ;
wire \data_out[31]~output_o ;
wire \src_clk~input_o ;
wire \src_clk~inputclkctrl_outclk ;
wire \src_reset~input_o ;
wire \start~input_o ;
wire \dest_clk~input_o ;
wire \dest_clk~inputclkctrl_outclk ;
wire \sender_fsm_inst|Selector1~0_combout ;
wire \src_reset~inputclkctrl_outclk ;
wire \sender_fsm_inst|state.REQ_ACK_PHASE1~q ;
wire \sender_fsm_inst|data_out_en~q ;
wire \dest_reset~input_o ;
wire \dest_reset~inputclkctrl_outclk ;
wire \req_2ff_sync_inst|r[0][0]~q ;
wire \req_2ff_sync_inst|r[1][0]~q ;
wire \receiver_fsm_inst|state~q ;
wire \receiver_fsm_inst|ack_o~q ;
wire \ack_2ff_sync_inst|r[0][0]~q ;
wire \ack_2ff_sync_inst|r[1][0]~feeder_combout ;
wire \ack_2ff_sync_inst|r[1][0]~q ;
wire \sender_fsm_inst|Selector2~0_combout ;
wire \sender_fsm_inst|state.REQ_ACK_PHASE2~q ;
wire \sender_fsm_inst|Selector0~0_combout ;
wire \sender_fsm_inst|state.IDLE~q ;
wire \sender_fsm_inst|ready~0_combout ;
wire \sender_fsm_inst|ready~q ;
wire \sender_fsm_inst|data_out_en~clkctrl_outclk ;
wire \data_in[0]~input_o ;
wire \data_out[0]~reg0_q ;
wire \data_in[1]~input_o ;
wire \data_out[1]~reg0_q ;
wire \data_in[2]~input_o ;
wire \data_out[2]~reg0_q ;
wire \data_in[3]~input_o ;
wire \data_in_reg[3]~feeder_combout ;
wire \data_out[3]~reg0feeder_combout ;
wire \data_out[3]~reg0_q ;
wire \data_in[4]~input_o ;
wire \data_in_reg[4]~feeder_combout ;
wire \data_out[4]~reg0feeder_combout ;
wire \data_out[4]~reg0_q ;
wire \data_in[5]~input_o ;
wire \data_out[5]~reg0_q ;
wire \data_in[6]~input_o ;
wire \data_out[6]~reg0feeder_combout ;
wire \data_out[6]~reg0_q ;
wire \data_in[7]~input_o ;
wire \data_in_reg[7]~feeder_combout ;
wire \data_out[7]~reg0feeder_combout ;
wire \data_out[7]~reg0_q ;
wire \data_in[8]~input_o ;
wire \data_out[8]~reg0_q ;
wire \data_in[9]~input_o ;
wire \data_out[9]~reg0_q ;
wire \data_in[10]~input_o ;
wire \data_out[10]~reg0_q ;
wire \data_in[11]~input_o ;
wire \data_out[11]~reg0_q ;
wire \data_in[12]~input_o ;
wire \data_in_reg[12]~feeder_combout ;
wire \data_out[12]~reg0feeder_combout ;
wire \data_out[12]~reg0_q ;
wire \data_in[13]~input_o ;
wire \data_out[13]~reg0_q ;
wire \data_in[14]~input_o ;
wire \data_out[14]~reg0_q ;
wire \data_in[15]~input_o ;
wire \data_in_reg[15]~feeder_combout ;
wire \data_out[15]~reg0_q ;
wire \data_in[16]~input_o ;
wire \data_in_reg[16]~feeder_combout ;
wire \data_out[16]~reg0feeder_combout ;
wire \data_out[16]~reg0_q ;
wire \data_in[17]~input_o ;
wire \data_in_reg[17]~feeder_combout ;
wire \data_out[17]~reg0_q ;
wire \data_in[18]~input_o ;
wire \data_out[18]~reg0feeder_combout ;
wire \data_out[18]~reg0_q ;
wire \data_in[19]~input_o ;
wire \data_out[19]~reg0_q ;
wire \data_in[20]~input_o ;
wire \data_out[20]~reg0_q ;
wire \data_in[21]~input_o ;
wire \data_out[21]~reg0_q ;
wire \data_in[22]~input_o ;
wire \data_out[22]~reg0_q ;
wire \data_in[23]~input_o ;
wire \data_in_reg[23]~feeder_combout ;
wire \data_out[23]~reg0_q ;
wire \data_in[24]~input_o ;
wire \data_in_reg[24]~feeder_combout ;
wire \data_out[24]~reg0feeder_combout ;
wire \data_out[24]~reg0_q ;
wire \data_in[25]~input_o ;
wire \data_in_reg[25]~feeder_combout ;
wire \data_out[25]~reg0_q ;
wire \data_in[26]~input_o ;
wire \data_in_reg[26]~feeder_combout ;
wire \data_out[26]~reg0feeder_combout ;
wire \data_out[26]~reg0_q ;
wire \data_in[27]~input_o ;
wire \data_out[27]~reg0_q ;
wire \data_in[28]~input_o ;
wire \data_out[28]~reg0_q ;
wire \data_in[29]~input_o ;
wire \data_in_reg[29]~feeder_combout ;
wire \data_out[29]~reg0feeder_combout ;
wire \data_out[29]~reg0_q ;
wire \data_in[30]~input_o ;
wire \data_in_reg[30]~feeder_combout ;
wire \data_out[30]~reg0_q ;
wire \data_in[31]~input_o ;
wire \data_in_reg[31]~feeder_combout ;
wire \data_out[31]~reg0_q ;
wire [31:0] data_in_reg;
wire [31:0] data;


// Location: IOOBUF_X59_Y46_N98
arriaii_io_obuf \ready~output (
	.i(\sender_fsm_inst|ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ready~output_o ),
	.obar());
// synopsys translate_off
defparam \ready~output .bus_hold = "false";
defparam \ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
arriaii_io_obuf \data_out[0]~output (
	.i(\data_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N98
arriaii_io_obuf \data_out[1]~output (
	.i(\data_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N98
arriaii_io_obuf \data_out[2]~output (
	.i(\data_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N67
arriaii_io_obuf \data_out[3]~output (
	.i(\data_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N67
arriaii_io_obuf \data_out[4]~output (
	.i(\data_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y9_N67
arriaii_io_obuf \data_out[5]~output (
	.i(\data_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y6_N67
arriaii_io_obuf \data_out[6]~output (
	.i(\data_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N67
arriaii_io_obuf \data_out[7]~output (
	.i(\data_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
arriaii_io_obuf \data_out[8]~output (
	.i(\data_out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[8]~output .bus_hold = "false";
defparam \data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
arriaii_io_obuf \data_out[9]~output (
	.i(\data_out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[9]~output .bus_hold = "false";
defparam \data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N67
arriaii_io_obuf \data_out[10]~output (
	.i(\data_out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[10]~output .bus_hold = "false";
defparam \data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y56_N5
arriaii_io_obuf \data_out[11]~output (
	.i(\data_out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[11]~output .bus_hold = "false";
defparam \data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N98
arriaii_io_obuf \data_out[12]~output (
	.i(\data_out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[12]~output .bus_hold = "false";
defparam \data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y4_N2
arriaii_io_obuf \data_out[13]~output (
	.i(\data_out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[13]~output .bus_hold = "false";
defparam \data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
arriaii_io_obuf \data_out[14]~output (
	.i(\data_out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[14]~output .bus_hold = "false";
defparam \data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N64
arriaii_io_obuf \data_out[15]~output (
	.i(\data_out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[15]~output .bus_hold = "false";
defparam \data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y7_N98
arriaii_io_obuf \data_out[16]~output (
	.i(\data_out[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[16]~output .bus_hold = "false";
defparam \data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N2
arriaii_io_obuf \data_out[17]~output (
	.i(\data_out[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[17]~output .bus_hold = "false";
defparam \data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y6_N36
arriaii_io_obuf \data_out[18]~output (
	.i(\data_out[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[18]~output .bus_hold = "false";
defparam \data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N36
arriaii_io_obuf \data_out[19]~output (
	.i(\data_out[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[19]~output .bus_hold = "false";
defparam \data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N98
arriaii_io_obuf \data_out[20]~output (
	.i(\data_out[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[20]~output .bus_hold = "false";
defparam \data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N33
arriaii_io_obuf \data_out[21]~output (
	.i(\data_out[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[21]~output .bus_hold = "false";
defparam \data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N36
arriaii_io_obuf \data_out[22]~output (
	.i(\data_out[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[22]~output .bus_hold = "false";
defparam \data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
arriaii_io_obuf \data_out[23]~output (
	.i(\data_out[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[23]~output .bus_hold = "false";
defparam \data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N67
arriaii_io_obuf \data_out[24]~output (
	.i(\data_out[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[24]~output .bus_hold = "false";
defparam \data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y56_N36
arriaii_io_obuf \data_out[25]~output (
	.i(\data_out[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[25]~output .bus_hold = "false";
defparam \data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y9_N5
arriaii_io_obuf \data_out[26]~output (
	.i(\data_out[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[26]~output .bus_hold = "false";
defparam \data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y4_N98
arriaii_io_obuf \data_out[27]~output (
	.i(\data_out[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[27]~output .bus_hold = "false";
defparam \data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y9_N98
arriaii_io_obuf \data_out[28]~output (
	.i(\data_out[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[28]~output .bus_hold = "false";
defparam \data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N33
arriaii_io_obuf \data_out[29]~output (
	.i(\data_out[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[29]~output .bus_hold = "false";
defparam \data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y7_N36
arriaii_io_obuf \data_out[30]~output (
	.i(\data_out[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[30]~output .bus_hold = "false";
defparam \data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
arriaii_io_obuf \data_out[31]~output (
	.i(\data_out[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[31]~output .bus_hold = "false";
defparam \data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N32
arriaii_io_ibuf \src_clk~input (
	.i(src_clk),
	.ibar(gnd),
	.o(\src_clk~input_o ));
// synopsys translate_off
defparam \src_clk~input .bus_hold = "false";
defparam \src_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
arriaii_clkena \src_clk~inputclkctrl (
	.inclk(\src_clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\src_clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \src_clk~inputclkctrl .clock_type = "global clock";
defparam \src_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
arriaii_io_ibuf \src_reset~input (
	.i(src_reset),
	.ibar(gnd),
	.o(\src_reset~input_o ));
// synopsys translate_off
defparam \src_reset~input .bus_hold = "false";
defparam \src_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N32
arriaii_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N94
arriaii_io_ibuf \dest_clk~input (
	.i(dest_clk),
	.ibar(gnd),
	.o(\dest_clk~input_o ));
// synopsys translate_off
defparam \dest_clk~input .bus_hold = "false";
defparam \dest_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
arriaii_clkena \dest_clk~inputclkctrl (
	.inclk(\dest_clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\dest_clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \dest_clk~inputclkctrl .clock_type = "global clock";
defparam \dest_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N34
arriaii_lcell_comb \sender_fsm_inst|Selector1~0 (
// Equation(s):
// \sender_fsm_inst|Selector1~0_combout  = ( \sender_fsm_inst|state.REQ_ACK_PHASE1~q  & ( \sender_fsm_inst|state.IDLE~q  & ( (!\ack_2ff_sync_inst|r[1][0]~q ) # (\src_reset~input_o ) ) ) ) # ( \sender_fsm_inst|state.REQ_ACK_PHASE1~q  & ( 
// !\sender_fsm_inst|state.IDLE~q  & ( ((!\ack_2ff_sync_inst|r[1][0]~q ) # (\start~input_o )) # (\src_reset~input_o ) ) ) ) # ( !\sender_fsm_inst|state.REQ_ACK_PHASE1~q  & ( !\sender_fsm_inst|state.IDLE~q  & ( \start~input_o  ) ) )

	.dataa(!\src_reset~input_o ),
	.datab(!\start~input_o ),
	.datac(!\ack_2ff_sync_inst|r[1][0]~q ),
	.datad(gnd),
	.datae(!\sender_fsm_inst|state.REQ_ACK_PHASE1~q ),
	.dataf(!\sender_fsm_inst|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sender_fsm_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sender_fsm_inst|Selector1~0 .extended_lut = "off";
defparam \sender_fsm_inst|Selector1~0 .lut_mask = 64'h3333F7F70000F5F5;
defparam \sender_fsm_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G4
arriaii_clkena \src_reset~inputclkctrl (
	.inclk(\src_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\src_reset~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \src_reset~inputclkctrl .clock_type = "global clock";
defparam \src_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X47_Y8_N35
dffeas \sender_fsm_inst|state.REQ_ACK_PHASE1 (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\sender_fsm_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sender_fsm_inst|state.REQ_ACK_PHASE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sender_fsm_inst|state.REQ_ACK_PHASE1 .is_wysiwyg = "true";
defparam \sender_fsm_inst|state.REQ_ACK_PHASE1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N33
dffeas \sender_fsm_inst|data_out_en (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sender_fsm_inst|state.REQ_ACK_PHASE1~q ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sender_fsm_inst|data_out_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sender_fsm_inst|data_out_en .is_wysiwyg = "true";
defparam \sender_fsm_inst|data_out_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y24_N32
arriaii_io_ibuf \dest_reset~input (
	.i(dest_reset),
	.ibar(gnd),
	.o(\dest_reset~input_o ));
// synopsys translate_off
defparam \dest_reset~input .bus_hold = "false";
defparam \dest_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
arriaii_clkena \dest_reset~inputclkctrl (
	.inclk(\dest_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\dest_reset~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \dest_reset~inputclkctrl .clock_type = "global clock";
defparam \dest_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X47_Y8_N9
dffeas \req_2ff_sync_inst|r[0][0] (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sender_fsm_inst|data_out_en~q ),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\req_2ff_sync_inst|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \req_2ff_sync_inst|r[0][0] .is_wysiwyg = "true";
defparam \req_2ff_sync_inst|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N23
dffeas \req_2ff_sync_inst|r[1][0] (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\req_2ff_sync_inst|r[0][0]~q ),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\req_2ff_sync_inst|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \req_2ff_sync_inst|r[1][0] .is_wysiwyg = "true";
defparam \req_2ff_sync_inst|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N25
dffeas \receiver_fsm_inst|state (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\req_2ff_sync_inst|r[1][0]~q ),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receiver_fsm_inst|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receiver_fsm_inst|state .is_wysiwyg = "true";
defparam \receiver_fsm_inst|state .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N1
dffeas \receiver_fsm_inst|ack_o (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\receiver_fsm_inst|state~q ),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receiver_fsm_inst|ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \receiver_fsm_inst|ack_o .is_wysiwyg = "true";
defparam \receiver_fsm_inst|ack_o .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y8_N9
dffeas \ack_2ff_sync_inst|r[0][0] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\receiver_fsm_inst|ack_o~q ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ack_2ff_sync_inst|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ack_2ff_sync_inst|r[0][0] .is_wysiwyg = "true";
defparam \ack_2ff_sync_inst|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N26
arriaii_lcell_comb \ack_2ff_sync_inst|r[1][0]~feeder (
// Equation(s):
// \ack_2ff_sync_inst|r[1][0]~feeder_combout  = ( \ack_2ff_sync_inst|r[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ack_2ff_sync_inst|r[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ack_2ff_sync_inst|r[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ack_2ff_sync_inst|r[1][0]~feeder .extended_lut = "off";
defparam \ack_2ff_sync_inst|r[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ack_2ff_sync_inst|r[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N27
dffeas \ack_2ff_sync_inst|r[1][0] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\ack_2ff_sync_inst|r[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ack_2ff_sync_inst|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ack_2ff_sync_inst|r[1][0] .is_wysiwyg = "true";
defparam \ack_2ff_sync_inst|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N0
arriaii_lcell_comb \sender_fsm_inst|Selector2~0 (
// Equation(s):
// \sender_fsm_inst|Selector2~0_combout  = ( \ack_2ff_sync_inst|r[1][0]~q  & ( (!\src_reset~input_o  & \sender_fsm_inst|state.IDLE~q ) ) )

	.dataa(!\src_reset~input_o ),
	.datab(gnd),
	.datac(!\sender_fsm_inst|state.IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ack_2ff_sync_inst|r[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sender_fsm_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sender_fsm_inst|Selector2~0 .extended_lut = "off";
defparam \sender_fsm_inst|Selector2~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \sender_fsm_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N1
dffeas \sender_fsm_inst|state.REQ_ACK_PHASE2 (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\sender_fsm_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sender_fsm_inst|state.REQ_ACK_PHASE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sender_fsm_inst|state.REQ_ACK_PHASE2 .is_wysiwyg = "true";
defparam \sender_fsm_inst|state.REQ_ACK_PHASE2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N4
arriaii_lcell_comb \sender_fsm_inst|Selector0~0 (
// Equation(s):
// \sender_fsm_inst|Selector0~0_combout  = ( \sender_fsm_inst|state.IDLE~q  & ( \ack_2ff_sync_inst|r[1][0]~q  & ( (!\src_reset~input_o ) # (!\sender_fsm_inst|state.REQ_ACK_PHASE2~q ) ) ) ) # ( !\sender_fsm_inst|state.IDLE~q  & ( \ack_2ff_sync_inst|r[1][0]~q  
// & ( (\start~input_o  & ((!\src_reset~input_o ) # (!\sender_fsm_inst|state.REQ_ACK_PHASE2~q ))) ) ) ) # ( \sender_fsm_inst|state.IDLE~q  & ( !\ack_2ff_sync_inst|r[1][0]~q  & ( !\sender_fsm_inst|state.REQ_ACK_PHASE2~q  ) ) ) # ( 
// !\sender_fsm_inst|state.IDLE~q  & ( !\ack_2ff_sync_inst|r[1][0]~q  & ( (\start~input_o  & !\sender_fsm_inst|state.REQ_ACK_PHASE2~q ) ) ) )

	.dataa(!\src_reset~input_o ),
	.datab(!\start~input_o ),
	.datac(!\sender_fsm_inst|state.REQ_ACK_PHASE2~q ),
	.datad(gnd),
	.datae(!\sender_fsm_inst|state.IDLE~q ),
	.dataf(!\ack_2ff_sync_inst|r[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sender_fsm_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sender_fsm_inst|Selector0~0 .extended_lut = "off";
defparam \sender_fsm_inst|Selector0~0 .lut_mask = 64'h3030F0F03232FAFA;
defparam \sender_fsm_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N5
dffeas \sender_fsm_inst|state.IDLE (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\sender_fsm_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sender_fsm_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sender_fsm_inst|state.IDLE .is_wysiwyg = "true";
defparam \sender_fsm_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N38
arriaii_lcell_comb \sender_fsm_inst|ready~0 (
// Equation(s):
// \sender_fsm_inst|ready~0_combout  = ( !\sender_fsm_inst|state.IDLE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sender_fsm_inst|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sender_fsm_inst|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sender_fsm_inst|ready~0 .extended_lut = "off";
defparam \sender_fsm_inst|ready~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sender_fsm_inst|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N39
dffeas \sender_fsm_inst|ready (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\sender_fsm_inst|ready~0_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sender_fsm_inst|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sender_fsm_inst|ready .is_wysiwyg = "true";
defparam \sender_fsm_inst|ready .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
arriaii_clkena \sender_fsm_inst|data_out_en~clkctrl (
	.inclk(\sender_fsm_inst|data_out_en~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \sender_fsm_inst|data_out_en~clkctrl .clock_type = "global clock";
defparam \sender_fsm_inst|data_out_en~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y56_N1
arriaii_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y8_N29
dffeas \data_in_reg[0] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[0] .is_wysiwyg = "true";
defparam \data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N36
arriaii_lcell_comb \data[0] (
// Equation(s):
// data[0] = ( data_in_reg[0] & ( (GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk )) # (data[0]) ) ) # ( !data_in_reg[0] & ( (data[0] & !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk )) ) )

	.dataa(!data[0]),
	.datab(gnd),
	.datac(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data_in_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[0] .extended_lut = "off";
defparam \data[0] .lut_mask = 64'h505050505F5F5F5F;
defparam \data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N17
dffeas \data_out[0]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[0]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[0]~reg0 .is_wysiwyg = "true";
defparam \data_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N63
arriaii_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y8_N11
dffeas \data_in_reg[1] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[1] .is_wysiwyg = "true";
defparam \data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N8
arriaii_lcell_comb \data[1] (
// Equation(s):
// data[1] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[1] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[1] & ( data[1] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[1] & ( data[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[1]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[1] .extended_lut = "off";
defparam \data[1] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N21
dffeas \data_out[1]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[1]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[1]~reg0 .is_wysiwyg = "true";
defparam \data_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N63
arriaii_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y8_N7
dffeas \data_in_reg[2] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[2] .is_wysiwyg = "true";
defparam \data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N22
arriaii_lcell_comb \data[2] (
// Equation(s):
// data[2] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[2] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[2] & ( data[2] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[2] & ( data[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[2]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[2] .extended_lut = "off";
defparam \data[2] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N37
dffeas \data_out[2]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[2]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[2]~reg0 .is_wysiwyg = "true";
defparam \data_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y7_N1
arriaii_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N24
arriaii_lcell_comb \data_in_reg[3]~feeder (
// Equation(s):
// \data_in_reg[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[3]~feeder .extended_lut = "off";
defparam \data_in_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N25
dffeas \data_in_reg[3] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[3] .is_wysiwyg = "true";
defparam \data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N30
arriaii_lcell_comb \data[3] (
// Equation(s):
// data[3] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[3] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[3] & ( data[3] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[3] & ( data[3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[3]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[3] .extended_lut = "off";
defparam \data[3] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N26
arriaii_lcell_comb \data_out[3]~reg0feeder (
// Equation(s):
// \data_out[3]~reg0feeder_combout  = ( data[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[3]~reg0feeder .extended_lut = "off";
defparam \data_out[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N27
dffeas \data_out[3]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[3]~reg0 .is_wysiwyg = "true";
defparam \data_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
arriaii_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N14
arriaii_lcell_comb \data_in_reg[4]~feeder (
// Equation(s):
// \data_in_reg[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[4]~feeder .extended_lut = "off";
defparam \data_in_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N15
dffeas \data_in_reg[4] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[4] .is_wysiwyg = "true";
defparam \data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N2
arriaii_lcell_comb \data[4] (
// Equation(s):
// data[4] = ( data_in_reg[4] & ( (GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk )) # (data[4]) ) ) # ( !data_in_reg[4] & ( (data[4] & !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk )) ) )

	.dataa(gnd),
	.datab(!data[4]),
	.datac(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data_in_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[4] .extended_lut = "off";
defparam \data[4] .lut_mask = 64'h303030303F3F3F3F;
defparam \data[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N12
arriaii_lcell_comb \data_out[4]~reg0feeder (
// Equation(s):
// \data_out[4]~reg0feeder_combout  = ( data[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[4]~reg0feeder .extended_lut = "off";
defparam \data_out[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N13
dffeas \data_out[4]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[4]~reg0 .is_wysiwyg = "true";
defparam \data_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
arriaii_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y8_N21
dffeas \data_in_reg[5] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[5] .is_wysiwyg = "true";
defparam \data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N36
arriaii_lcell_comb \data[5] (
// Equation(s):
// data[5] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[5] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[5] & ( data[5] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[5] & ( data[5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[5]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[5] .extended_lut = "off";
defparam \data[5] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N39
dffeas \data_out[5]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[5]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[5]~reg0 .is_wysiwyg = "true";
defparam \data_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y4_N63
arriaii_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y8_N39
dffeas \data_in_reg[6] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[6] .is_wysiwyg = "true";
defparam \data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y8_N2
arriaii_lcell_comb \data[6] (
// Equation(s):
// data[6] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[6] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[6] & ( data[6] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[6] & ( data[6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[6]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[6] .extended_lut = "off";
defparam \data[6] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X54_Y8_N32
arriaii_lcell_comb \data_out[6]~reg0feeder (
// Equation(s):
// \data_out[6]~reg0feeder_combout  = ( data[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[6]~reg0feeder .extended_lut = "off";
defparam \data_out[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y8_N33
dffeas \data_out[6]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[6]~reg0 .is_wysiwyg = "true";
defparam \data_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N94
arriaii_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N2
arriaii_lcell_comb \data_in_reg[7]~feeder (
// Equation(s):
// \data_in_reg[7]~feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[7]~feeder .extended_lut = "off";
defparam \data_in_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N3
dffeas \data_in_reg[7] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[7] .is_wysiwyg = "true";
defparam \data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N10
arriaii_lcell_comb \data[7] (
// Equation(s):
// data[7] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[7] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[7] & ( data[7] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[7] & ( data[7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[7]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[7] .extended_lut = "off";
defparam \data[7] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N0
arriaii_lcell_comb \data_out[7]~reg0feeder (
// Equation(s):
// \data_out[7]~reg0feeder_combout  = ( data[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[7]~reg0feeder .extended_lut = "off";
defparam \data_out[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N1
dffeas \data_out[7]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[7]~reg0 .is_wysiwyg = "true";
defparam \data_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N94
arriaii_io_ibuf \data_in[8]~input (
	.i(data_in[8]),
	.ibar(gnd),
	.o(\data_in[8]~input_o ));
// synopsys translate_off
defparam \data_in[8]~input .bus_hold = "false";
defparam \data_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y8_N25
dffeas \data_in_reg[8] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[8]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[8] .is_wysiwyg = "true";
defparam \data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N18
arriaii_lcell_comb \data[8] (
// Equation(s):
// data[8] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[8] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[8] & ( data[8] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[8] & ( data[8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[8]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[8] .extended_lut = "off";
defparam \data[8] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N17
dffeas \data_out[8]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[8]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[8]~reg0 .is_wysiwyg = "true";
defparam \data_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N32
arriaii_io_ibuf \data_in[9]~input (
	.i(data_in[9]),
	.ibar(gnd),
	.o(\data_in[9]~input_o ));
// synopsys translate_off
defparam \data_in[9]~input .bus_hold = "false";
defparam \data_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y8_N7
dffeas \data_in_reg[9] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[9]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[9] .is_wysiwyg = "true";
defparam \data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N36
arriaii_lcell_comb \data[9] (
// Equation(s):
// data[9] = ( data_in_reg[9] & ( (GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk )) # (data[9]) ) ) # ( !data_in_reg[9] & ( (data[9] & !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk )) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[9]),
	.datad(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.datae(gnd),
	.dataf(!data_in_reg[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[9] .extended_lut = "off";
defparam \data[9] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N13
dffeas \data_out[9]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[9]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[9]~reg0 .is_wysiwyg = "true";
defparam \data_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N94
arriaii_io_ibuf \data_in[10]~input (
	.i(data_in[10]),
	.ibar(gnd),
	.o(\data_in[10]~input_o ));
// synopsys translate_off
defparam \data_in[10]~input .bus_hold = "false";
defparam \data_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y8_N11
dffeas \data_in_reg[10] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[10]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[10] .is_wysiwyg = "true";
defparam \data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N14
arriaii_lcell_comb \data[10] (
// Equation(s):
// data[10] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[10] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[10] & ( data[10] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[10] & ( data[10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[10]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[10] .extended_lut = "off";
defparam \data[10] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N35
dffeas \data_out[10]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[10]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[10]~reg0 .is_wysiwyg = "true";
defparam \data_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N32
arriaii_io_ibuf \data_in[11]~input (
	.i(data_in[11]),
	.ibar(gnd),
	.o(\data_in[11]~input_o ));
// synopsys translate_off
defparam \data_in[11]~input .bus_hold = "false";
defparam \data_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y8_N39
dffeas \data_in_reg[11] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[11]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[11] .is_wysiwyg = "true";
defparam \data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N4
arriaii_lcell_comb \data[11] (
// Equation(s):
// data[11] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[11] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[11] & ( data[11] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[11] & ( data[11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[11]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[11] .extended_lut = "off";
defparam \data[11] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N37
dffeas \data_out[11]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[11]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[11]~reg0 .is_wysiwyg = "true";
defparam \data_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N1
arriaii_io_ibuf \data_in[12]~input (
	.i(data_in[12]),
	.ibar(gnd),
	.o(\data_in[12]~input_o ));
// synopsys translate_off
defparam \data_in[12]~input .bus_hold = "false";
defparam \data_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N28
arriaii_lcell_comb \data_in_reg[12]~feeder (
// Equation(s):
// \data_in_reg[12]~feeder_combout  = ( \data_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[12]~feeder .extended_lut = "off";
defparam \data_in_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N29
dffeas \data_in_reg[12] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[12] .is_wysiwyg = "true";
defparam \data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N26
arriaii_lcell_comb \data[12] (
// Equation(s):
// data[12] = ( data_in_reg[12] & ( (GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk )) # (data[12]) ) ) # ( !data_in_reg[12] & ( (data[12] & !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk )) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[12]),
	.datad(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.datae(gnd),
	.dataf(!data_in_reg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[12] .extended_lut = "off";
defparam \data[12] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data[12] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N2
arriaii_lcell_comb \data_out[12]~reg0feeder (
// Equation(s):
// \data_out[12]~reg0feeder_combout  = ( data[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[12]~reg0feeder .extended_lut = "off";
defparam \data_out[12]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N3
dffeas \data_out[12]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[12]~reg0 .is_wysiwyg = "true";
defparam \data_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N94
arriaii_io_ibuf \data_in[13]~input (
	.i(data_in[13]),
	.ibar(gnd),
	.o(\data_in[13]~input_o ));
// synopsys translate_off
defparam \data_in[13]~input .bus_hold = "false";
defparam \data_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y8_N11
dffeas \data_in_reg[13] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[13]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[13] .is_wysiwyg = "true";
defparam \data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N8
arriaii_lcell_comb \data[13] (
// Equation(s):
// data[13] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[13] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[13] & ( data[13] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[13] & ( data[13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[13]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[13] .extended_lut = "off";
defparam \data[13] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N27
dffeas \data_out[13]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[13]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[13]~reg0 .is_wysiwyg = "true";
defparam \data_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N63
arriaii_io_ibuf \data_in[14]~input (
	.i(data_in[14]),
	.ibar(gnd),
	.o(\data_in[14]~input_o ));
// synopsys translate_off
defparam \data_in[14]~input .bus_hold = "false";
defparam \data_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y8_N33
dffeas \data_in_reg[14] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[14]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[14] .is_wysiwyg = "true";
defparam \data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N22
arriaii_lcell_comb \data[14] (
// Equation(s):
// data[14] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[14] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[14] & ( data[14] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[14] & ( data[14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[14]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[14] .extended_lut = "off";
defparam \data[14] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N21
dffeas \data_out[14]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[14]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[14]~reg0 .is_wysiwyg = "true";
defparam \data_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y7_N63
arriaii_io_ibuf \data_in[15]~input (
	.i(data_in[15]),
	.ibar(gnd),
	.o(\data_in[15]~input_o ));
// synopsys translate_off
defparam \data_in[15]~input .bus_hold = "false";
defparam \data_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N2
arriaii_lcell_comb \data_in_reg[15]~feeder (
// Equation(s):
// \data_in_reg[15]~feeder_combout  = ( \data_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[15]~feeder .extended_lut = "off";
defparam \data_in_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N3
dffeas \data_in_reg[15] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[15] .is_wysiwyg = "true";
defparam \data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N30
arriaii_lcell_comb \data[15] (
// Equation(s):
// data[15] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[15] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[15] & ( data[15] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[15] & ( data[15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[15]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[15] .extended_lut = "off";
defparam \data[15] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N29
dffeas \data_out[15]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[15]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[15]~reg0 .is_wysiwyg = "true";
defparam \data_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y6_N1
arriaii_io_ibuf \data_in[16]~input (
	.i(data_in[16]),
	.ibar(gnd),
	.o(\data_in[16]~input_o ));
// synopsys translate_off
defparam \data_in[16]~input .bus_hold = "false";
defparam \data_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N38
arriaii_lcell_comb \data_in_reg[16]~feeder (
// Equation(s):
// \data_in_reg[16]~feeder_combout  = ( \data_in[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[16]~feeder .extended_lut = "off";
defparam \data_in_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N39
dffeas \data_in_reg[16] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[16] .is_wysiwyg = "true";
defparam \data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N24
arriaii_lcell_comb \data[16] (
// Equation(s):
// data[16] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[16] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[16] & ( data[16] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[16] & ( data[16] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[16]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[16] .extended_lut = "off";
defparam \data[16] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N18
arriaii_lcell_comb \data_out[16]~reg0feeder (
// Equation(s):
// \data_out[16]~reg0feeder_combout  = ( data[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[16]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[16]~reg0feeder .extended_lut = "off";
defparam \data_out[16]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[16]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N19
dffeas \data_out[16]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[16]~reg0 .is_wysiwyg = "true";
defparam \data_out[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y48_N63
arriaii_io_ibuf \data_in[17]~input (
	.i(data_in[17]),
	.ibar(gnd),
	.o(\data_in[17]~input_o ));
// synopsys translate_off
defparam \data_in[17]~input .bus_hold = "false";
defparam \data_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N16
arriaii_lcell_comb \data_in_reg[17]~feeder (
// Equation(s):
// \data_in_reg[17]~feeder_combout  = ( \data_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[17]~feeder .extended_lut = "off";
defparam \data_in_reg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N17
dffeas \data_in_reg[17] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[17] .is_wysiwyg = "true";
defparam \data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N12
arriaii_lcell_comb \data[17] (
// Equation(s):
// data[17] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[17] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[17] & ( data[17] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[17] & ( data[17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[17]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[17] .extended_lut = "off";
defparam \data[17] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N15
dffeas \data_out[17]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[17]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[17]~reg0 .is_wysiwyg = "true";
defparam \data_out[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y6_N94
arriaii_io_ibuf \data_in[18]~input (
	.i(data_in[18]),
	.ibar(gnd),
	.o(\data_in[18]~input_o ));
// synopsys translate_off
defparam \data_in[18]~input .bus_hold = "false";
defparam \data_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y8_N33
dffeas \data_in_reg[18] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[18]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[18] .is_wysiwyg = "true";
defparam \data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N34
arriaii_lcell_comb \data[18] (
// Equation(s):
// data[18] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[18] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[18] & ( data[18] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[18] & ( data[18] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[18]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[18] .extended_lut = "off";
defparam \data[18] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N0
arriaii_lcell_comb \data_out[18]~reg0feeder (
// Equation(s):
// \data_out[18]~reg0feeder_combout  = ( data[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[18]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[18]~reg0feeder .extended_lut = "off";
defparam \data_out[18]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[18]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N1
dffeas \data_out[18]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[18]~reg0 .is_wysiwyg = "true";
defparam \data_out[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y4_N32
arriaii_io_ibuf \data_in[19]~input (
	.i(data_in[19]),
	.ibar(gnd),
	.o(\data_in[19]~input_o ));
// synopsys translate_off
defparam \data_in[19]~input .bus_hold = "false";
defparam \data_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y8_N21
dffeas \data_in_reg[19] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[19]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[19] .is_wysiwyg = "true";
defparam \data_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N4
arriaii_lcell_comb \data[19] (
// Equation(s):
// data[19] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[19] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[19] & ( data[19] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[19] & ( data[19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[19]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[19] .extended_lut = "off";
defparam \data[19] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N7
dffeas \data_out[19]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[19]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[19]~reg0 .is_wysiwyg = "true";
defparam \data_out[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
arriaii_io_ibuf \data_in[20]~input (
	.i(data_in[20]),
	.ibar(gnd),
	.o(\data_in[20]~input_o ));
// synopsys translate_off
defparam \data_in[20]~input .bus_hold = "false";
defparam \data_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y8_N7
dffeas \data_in_reg[20] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[20]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[20] .is_wysiwyg = "true";
defparam \data_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N12
arriaii_lcell_comb \data[20] (
// Equation(s):
// data[20] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[20] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[20] & ( data[20] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[20] & ( data[20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[20]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[20] .extended_lut = "off";
defparam \data[20] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N15
dffeas \data_out[20]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[20]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[20]~reg0 .is_wysiwyg = "true";
defparam \data_out[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y56_N63
arriaii_io_ibuf \data_in[21]~input (
	.i(data_in[21]),
	.ibar(gnd),
	.o(\data_in[21]~input_o ));
// synopsys translate_off
defparam \data_in[21]~input .bus_hold = "false";
defparam \data_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y8_N17
dffeas \data_in_reg[21] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[21]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[21] .is_wysiwyg = "true";
defparam \data_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N34
arriaii_lcell_comb \data[21] (
// Equation(s):
// data[21] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[21] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[21] & ( data[21] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[21] & ( data[21] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[21]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[21] .extended_lut = "off";
defparam \data[21] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N33
dffeas \data_out[21]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[21]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[21]~reg0 .is_wysiwyg = "true";
defparam \data_out[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y49_N94
arriaii_io_ibuf \data_in[22]~input (
	.i(data_in[22]),
	.ibar(gnd),
	.o(\data_in[22]~input_o ));
// synopsys translate_off
defparam \data_in[22]~input .bus_hold = "false";
defparam \data_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y8_N31
dffeas \data_in_reg[22] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[22]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[22] .is_wysiwyg = "true";
defparam \data_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N34
arriaii_lcell_comb \data[22] (
// Equation(s):
// data[22] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[22] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[22] & ( data[22] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[22] & ( data[22] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[22]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[22] .extended_lut = "off";
defparam \data[22] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N27
dffeas \data_out[22]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[22]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[22]~reg0 .is_wysiwyg = "true";
defparam \data_out[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N63
arriaii_io_ibuf \data_in[23]~input (
	.i(data_in[23]),
	.ibar(gnd),
	.o(\data_in[23]~input_o ));
// synopsys translate_off
defparam \data_in[23]~input .bus_hold = "false";
defparam \data_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N28
arriaii_lcell_comb \data_in_reg[23]~feeder (
// Equation(s):
// \data_in_reg[23]~feeder_combout  = ( \data_in[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[23]~feeder .extended_lut = "off";
defparam \data_in_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N29
dffeas \data_in_reg[23] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[23] .is_wysiwyg = "true";
defparam \data_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N34
arriaii_lcell_comb \data[23] (
// Equation(s):
// data[23] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[23] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[23] & ( data[23] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[23] & ( data[23] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[23]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[23] .extended_lut = "off";
defparam \data[23] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N33
dffeas \data_out[23]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[23]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[23]~reg0 .is_wysiwyg = "true";
defparam \data_out[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y46_N1
arriaii_io_ibuf \data_in[24]~input (
	.i(data_in[24]),
	.ibar(gnd),
	.o(\data_in[24]~input_o ));
// synopsys translate_off
defparam \data_in[24]~input .bus_hold = "false";
defparam \data_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N28
arriaii_lcell_comb \data_in_reg[24]~feeder (
// Equation(s):
// \data_in_reg[24]~feeder_combout  = ( \data_in[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[24]~feeder .extended_lut = "off";
defparam \data_in_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N29
dffeas \data_in_reg[24] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[24] .is_wysiwyg = "true";
defparam \data_in_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N38
arriaii_lcell_comb \data[24] (
// Equation(s):
// data[24] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[24] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[24] & ( data[24] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[24] & ( data[24] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[24]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[24] .extended_lut = "off";
defparam \data[24] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[24] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N30
arriaii_lcell_comb \data_out[24]~reg0feeder (
// Equation(s):
// \data_out[24]~reg0feeder_combout  = ( data[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[24]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[24]~reg0feeder .extended_lut = "off";
defparam \data_out[24]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[24]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N31
dffeas \data_out[24]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[24]~reg0 .is_wysiwyg = "true";
defparam \data_out[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N63
arriaii_io_ibuf \data_in[25]~input (
	.i(data_in[25]),
	.ibar(gnd),
	.o(\data_in[25]~input_o ));
// synopsys translate_off
defparam \data_in[25]~input .bus_hold = "false";
defparam \data_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N20
arriaii_lcell_comb \data_in_reg[25]~feeder (
// Equation(s):
// \data_in_reg[25]~feeder_combout  = ( \data_in[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[25]~feeder .extended_lut = "off";
defparam \data_in_reg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N21
dffeas \data_in_reg[25] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[25] .is_wysiwyg = "true";
defparam \data_in_reg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X46_Y8_N26
arriaii_lcell_comb \data[25] (
// Equation(s):
// data[25] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[25] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[25] & ( data[25] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[25] & ( data[25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[25]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[25] .extended_lut = "off";
defparam \data[25] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N25
dffeas \data_out[25]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[25]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[25]~reg0 .is_wysiwyg = "true";
defparam \data_out[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N94
arriaii_io_ibuf \data_in[26]~input (
	.i(data_in[26]),
	.ibar(gnd),
	.o(\data_in[26]~input_o ));
// synopsys translate_off
defparam \data_in[26]~input .bus_hold = "false";
defparam \data_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N2
arriaii_lcell_comb \data_in_reg[26]~feeder (
// Equation(s):
// \data_in_reg[26]~feeder_combout  = ( \data_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[26]~feeder .extended_lut = "off";
defparam \data_in_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N3
dffeas \data_in_reg[26] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[26] .is_wysiwyg = "true";
defparam \data_in_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N6
arriaii_lcell_comb \data[26] (
// Equation(s):
// data[26] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[26] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[26] & ( data[26] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[26] & ( data[26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[26]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[26] .extended_lut = "off";
defparam \data[26] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N0
arriaii_lcell_comb \data_out[26]~reg0feeder (
// Equation(s):
// \data_out[26]~reg0feeder_combout  = ( data[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[26]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[26]~reg0feeder .extended_lut = "off";
defparam \data_out[26]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[26]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N1
dffeas \data_out[26]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[26]~reg0 .is_wysiwyg = "true";
defparam \data_out[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N1
arriaii_io_ibuf \data_in[27]~input (
	.i(data_in[27]),
	.ibar(gnd),
	.o(\data_in[27]~input_o ));
// synopsys translate_off
defparam \data_in[27]~input .bus_hold = "false";
defparam \data_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y8_N17
dffeas \data_in_reg[27] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[27]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[27] .is_wysiwyg = "true";
defparam \data_in_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N18
arriaii_lcell_comb \data[27] (
// Equation(s):
// data[27] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[27] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[27] & ( data[27] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[27] & ( data[27] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[27]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[27] .extended_lut = "off";
defparam \data[27] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N23
dffeas \data_out[27]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[27]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[27]~reg0 .is_wysiwyg = "true";
defparam \data_out[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y49_N32
arriaii_io_ibuf \data_in[28]~input (
	.i(data_in[28]),
	.ibar(gnd),
	.o(\data_in[28]~input_o ));
// synopsys translate_off
defparam \data_in[28]~input .bus_hold = "false";
defparam \data_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y8_N29
dffeas \data_in_reg[28] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[28]~input_o ),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[28] .is_wysiwyg = "true";
defparam \data_in_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N34
arriaii_lcell_comb \data[28] (
// Equation(s):
// data[28] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[28] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[28] & ( data[28] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[28] & ( data[28] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[28]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[28] .extended_lut = "off";
defparam \data[28] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N33
dffeas \data_out[28]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[28]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[28]~reg0 .is_wysiwyg = "true";
defparam \data_out[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
arriaii_io_ibuf \data_in[29]~input (
	.i(data_in[29]),
	.ibar(gnd),
	.o(\data_in[29]~input_o ));
// synopsys translate_off
defparam \data_in[29]~input .bus_hold = "false";
defparam \data_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N20
arriaii_lcell_comb \data_in_reg[29]~feeder (
// Equation(s):
// \data_in_reg[29]~feeder_combout  = ( \data_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[29]~feeder .extended_lut = "off";
defparam \data_in_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N21
dffeas \data_in_reg[29] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[29] .is_wysiwyg = "true";
defparam \data_in_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N32
arriaii_lcell_comb \data[29] (
// Equation(s):
// data[29] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[29] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[29] & ( data[29] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[29] & ( data[29] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!data[29]),
	.datad(gnd),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[29] .extended_lut = "off";
defparam \data[29] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \data[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N8
arriaii_lcell_comb \data_out[29]~reg0feeder (
// Equation(s):
// \data_out[29]~reg0feeder_combout  = ( data[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out[29]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out[29]~reg0feeder .extended_lut = "off";
defparam \data_out[29]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_out[29]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N9
dffeas \data_out[29]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(\data_out[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[29]~reg0 .is_wysiwyg = "true";
defparam \data_out[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y9_N32
arriaii_io_ibuf \data_in[30]~input (
	.i(data_in[30]),
	.ibar(gnd),
	.o(\data_in[30]~input_o ));
// synopsys translate_off
defparam \data_in[30]~input .bus_hold = "false";
defparam \data_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N10
arriaii_lcell_comb \data_in_reg[30]~feeder (
// Equation(s):
// \data_in_reg[30]~feeder_combout  = ( \data_in[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[30]~feeder .extended_lut = "off";
defparam \data_in_reg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N11
dffeas \data_in_reg[30] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[30] .is_wysiwyg = "true";
defparam \data_in_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N12
arriaii_lcell_comb \data[30] (
// Equation(s):
// data[30] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[30] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[30] & ( data[30] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[30] & ( data[30] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[30]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[30] .extended_lut = "off";
defparam \data[30] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N15
dffeas \data_out[30]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[30]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[30]~reg0 .is_wysiwyg = "true";
defparam \data_out[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N94
arriaii_io_ibuf \data_in[31]~input (
	.i(data_in[31]),
	.ibar(gnd),
	.o(\data_in[31]~input_o ));
// synopsys translate_off
defparam \data_in[31]~input .bus_hold = "false";
defparam \data_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N30
arriaii_lcell_comb \data_in_reg[31]~feeder (
// Equation(s):
// \data_in_reg[31]~feeder_combout  = ( \data_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in_reg[31]~feeder .extended_lut = "off";
defparam \data_in_reg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N31
dffeas \data_in_reg[31] (
	.clk(\src_clk~inputclkctrl_outclk ),
	.d(\data_in_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\src_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in_reg[31] .is_wysiwyg = "true";
defparam \data_in_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N18
arriaii_lcell_comb \data[31] (
// Equation(s):
// data[31] = ( GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[31] ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( data_in_reg[31] & ( data[31] ) ) ) # ( !GLOBAL(\sender_fsm_inst|data_out_en~clkctrl_outclk ) & ( 
// !data_in_reg[31] & ( data[31] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!data[31]),
	.datae(!\sender_fsm_inst|data_out_en~clkctrl_outclk ),
	.dataf(!data_in_reg[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(data[31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[31] .extended_lut = "off";
defparam \data[31] .lut_mask = 64'h00FF000000FFFFFF;
defparam \data[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N3
dffeas \data_out[31]~reg0 (
	.clk(\dest_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[31]),
	.clrn(!\dest_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\receiver_fsm_inst|ack_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[31]~reg0 .is_wysiwyg = "true";
defparam \data_out[31]~reg0 .power_up = "low";
// synopsys translate_on

assign ready = \ready~output_o ;

assign data_out[0] = \data_out[0]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[7] = \data_out[7]~output_o ;

assign data_out[8] = \data_out[8]~output_o ;

assign data_out[9] = \data_out[9]~output_o ;

assign data_out[10] = \data_out[10]~output_o ;

assign data_out[11] = \data_out[11]~output_o ;

assign data_out[12] = \data_out[12]~output_o ;

assign data_out[13] = \data_out[13]~output_o ;

assign data_out[14] = \data_out[14]~output_o ;

assign data_out[15] = \data_out[15]~output_o ;

assign data_out[16] = \data_out[16]~output_o ;

assign data_out[17] = \data_out[17]~output_o ;

assign data_out[18] = \data_out[18]~output_o ;

assign data_out[19] = \data_out[19]~output_o ;

assign data_out[20] = \data_out[20]~output_o ;

assign data_out[21] = \data_out[21]~output_o ;

assign data_out[22] = \data_out[22]~output_o ;

assign data_out[23] = \data_out[23]~output_o ;

assign data_out[24] = \data_out[24]~output_o ;

assign data_out[25] = \data_out[25]~output_o ;

assign data_out[26] = \data_out[26]~output_o ;

assign data_out[27] = \data_out[27]~output_o ;

assign data_out[28] = \data_out[28]~output_o ;

assign data_out[29] = \data_out[29]~output_o ;

assign data_out[30] = \data_out[30]~output_o ;

assign data_out[31] = \data_out[31]~output_o ;

endmodule
