
---------- Begin Simulation Statistics ----------
final_tick                               126866612500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176242                       # Simulator instruction rate (inst/s)
host_mem_usage                                8686832                       # Number of bytes of host memory used
host_op_rate                                   196503                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2837.00                       # Real time elapsed on the host
host_tick_rate                               44718521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000005                       # Number of instructions simulated
sim_ops                                     557478728                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.126867                       # Number of seconds simulated
sim_ticks                                126866612500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 221547456                       # number of cc regfile reads
system.cpu.cc_regfile_writes                208140837                       # number of cc regfile writes
system.cpu.committedInsts                   500000005                       # Number of Instructions Simulated
system.cpu.committedOps                     557478728                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.507466                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.507466                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              9                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                           83266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               665060                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                104370625                       # Number of branches executed
system.cpu.iew.exec_nop                       1452613                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.266344                       # Inst execution rate
system.cpu.iew.exec_refs                    170238783                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   78798893                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1574649                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              84225936                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                837                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               186                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             78977244                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           572278982                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              91439890                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            646670                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             575046888                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18814                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              16919585                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 520385                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              16940023                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3141                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       278147                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         386913                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 551366244                       # num instructions consuming a value
system.cpu.iew.wb_count                     566975498                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.515803                       # average fanout of values written-back
system.cpu.iew.wb_producers                 284396484                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.234534                       # insts written-back per cycle
system.cpu.iew.wb_sent                      567185121                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                648266084                       # number of integer regfile reads
system.cpu.int_regfile_writes               395206893                       # number of integer regfile writes
system.cpu.ipc                               1.970574                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.970574                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            210627      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             398442526     69.21%     69.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3609252      0.63%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                269872      0.05%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             604791      0.11%     70.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     70.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               215886      0.04%     70.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp              1067636      0.19%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              420869      0.07%     70.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift             428711      0.07%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             91619999     15.91%     86.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            78803383     13.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              575693562                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    15247617                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026486                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6641086     43.55%     43.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 344731      2.26%     45.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    3173      0.02%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc               127131      0.83%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4354588     28.56%     75.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3776908     24.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              577192015                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1393913690                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    554983466                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         571804662                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  570825531                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 575693562                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 838                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13347601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             26466                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            361                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6239700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     253649960                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.269638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.396211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            93852207     37.00%     37.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31549151     12.44%     49.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27639157     10.90%     60.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25707162     10.13%     70.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            22233787      8.77%     79.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            18254984      7.20%     86.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15791755      6.23%     92.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            12190043      4.81%     97.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             6431714      2.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       253649960                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.268893                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               13538537                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           26397473                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     11992032                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          12372446                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2395884                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1560241                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             84225936                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            78977244                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1243568537                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     71                       # number of misc regfile writes
system.cpu.numCycles                        253733226                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 1263467                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 421166                       # number of predicate regfile writes
system.cpu.timesIdled                             744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 10737405                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 3608068                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   420                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       462580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        999935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       843011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           26                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1533732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             26                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               106942506                       # Number of BP lookups
system.cpu.branchPred.condPredicted          88029433                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            511422                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             40814729                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                40813779                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.997672                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 4722218                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1250473                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1250216                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              257                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        13243864                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             477                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            511123                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    251787211                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.219835                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.853762                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       110575457     43.92%     43.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        40919692     16.25%     60.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        19342939      7.68%     67.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        16993191      6.75%     74.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         9033660      3.59%     78.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         8826573      3.51%     81.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         7547335      3.00%     84.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         5597616      2.22%     86.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        32950748     13.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    251787211                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            501447231                       # Number of instructions committed
system.cpu.commit.opsCommitted              558925954                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   160849977                       # Number of memory references committed
system.cpu.commit.loads                      82566321                       # Number of loads committed
system.cpu.commit.amos                             22                       # Number of atomic instructions committed
system.cpu.commit.membars                          29                       # Number of memory barriers committed
system.cpu.commit.branches                  102242838                       # Number of branches committed
system.cpu.commit.vector                     11875182                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   490737662                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               4604472                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       210607      0.04%      0.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    391537005     70.05%     70.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      3425769      0.61%     70.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       260508      0.05%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            2      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            2      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc       593613      0.11%     70.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     70.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       210585      0.04%     70.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp      1014792      0.18%     71.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            2      0.00%     71.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       420816      0.08%     71.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift       402275      0.07%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     82566321     14.77%     85.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     78283656     14.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    558925954                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      32950748                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    155284682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        155284682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    155284682                       # number of overall hits
system.cpu.dcache.overall_hits::total       155284682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1692295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1692295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1692295                       # number of overall misses
system.cpu.dcache.overall_misses::total       1692295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 114589239678                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 114589239678                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 114589239678                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 114589239678                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    156976977                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    156976977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    156976977                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    156976977                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010781                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010781                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67712.331289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67712.331289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67712.331289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67712.331289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2698413                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             65205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.383529                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses          391                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                205422                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                  541                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks       769770                       # number of writebacks
system.cpu.dcache.writebacks::total            769770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       849913                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       849913                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       849913                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       849913                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       842382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       842382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       842382                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       842382                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50409689953                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50409689953                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50409689953                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50409689953                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005366                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005366                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005366                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005366                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59841.841294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59841.841294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59841.841294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59841.841294                       # average overall mshr miss latency
system.cpu.dcache.replacements                 564351                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     78432483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        78432483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       381652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        381652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19054411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19054411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78814135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78814135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49926.139520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49926.139520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        50489                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        50489                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       331163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       331163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17048182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17048182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51479.730525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51479.730525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     76852199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       76852199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1310627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1310627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  95534312685                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  95534312685                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     78162826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     78162826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72892.068212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72892.068212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       799424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       799424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       511203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       511203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  33361007960                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  33361007960                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006540                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006540                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65259.804735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65259.804735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           16                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           16                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       515993                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       515993                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           16                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           16                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32249.562500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32249.562500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           16                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           16                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       499993                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       499993                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31249.562500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31249.562500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data           19                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              19                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            3                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             3                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        76500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        76500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           22                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           22                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.136364                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.136364                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        25500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        25500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            3                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            3                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        73500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        73500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.136364                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.136364                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        24500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        24500                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -337638.444375                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data 160255.345642                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data  5007.979551                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total  5007.979551                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses      3396213                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses      3396213                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -159372.997583                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           156342776                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            895072                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            174.670614                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -159372.997583                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data  -311.275386                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total  -311.275386                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1256380948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1256380948                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 61681155                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              91363966                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  97591735                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2492719                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 520385                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             40591555                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   319                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              577888502                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1291                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           70308033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      520977256                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   106942506                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           46786213                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     182821088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1041402                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           107                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  69988101                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                220425                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          253649960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.286528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.143689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                147614591     58.20%     58.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  8600428      3.39%     61.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10413337      4.11%     65.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  5533267      2.18%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 19021284      7.50%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  7311036      2.88%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  7405532      2.92%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5126507      2.02%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 42623978     16.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            253649960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.421476                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.053248                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     69986839                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         69986839                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     69986839                       # number of overall hits
system.cpu.icache.overall_hits::total        69986839                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1262                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1262                       # number of overall misses
system.cpu.icache.overall_misses::total          1262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     91911500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91911500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91911500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91911500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     69988101                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     69988101                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     69988101                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     69988101                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72830.031696                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72830.031696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72830.031696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72830.031696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          358                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                   535                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          604                       # number of writebacks
system.cpu.icache.writebacks::total               604                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          191                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          191                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1071                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1071                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1071                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1071                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79026000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79026000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79026000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79026000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73787.114846                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73787.114846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73787.114846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73787.114846                       # average overall mshr miss latency
system.cpu.icache.replacements                     65                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     69986839                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        69986839                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1262                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91911500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91911500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     69988101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     69988101                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72830.031696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72830.031696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          191                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79026000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79026000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73787.114846                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73787.114846                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse      -64.616436                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst  1060.889631                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst    33.152801                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total    33.152801                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses         3949                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses         3949                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          -589.619727                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            69988441                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43688.165418                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  -589.619727                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst    -1.151601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -1.151601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         559905345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        559905345                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     5299012                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1659613                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3141                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 693574                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              7289368                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  63925                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 126866612500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 520385                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 62740555                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1960924                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       84104704                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  99022587                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5300805                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              576505376                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1293                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 221572                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     21                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3401826                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           616995150                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   918878449                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                649862749                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 10879666                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               863586                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             595467224                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 21527879                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                 1459133                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 746                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11795524                       # count of insts added to the skid buffer
system.cpu.rob.reads                        790924537                       # The number of ROB reads
system.cpu.rob.writes                      1146202682                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000005                       # Number of Instructions committed
system.cpu.thread0.numOps                   557478728                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   53                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               203113                       # number of demand (read+write) hits
system.l2.demand_hits::total                   203166                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  53                       # number of overall hits
system.l2.overall_hits::.cpu.data              203113                       # number of overall hits
system.l2.overall_hits::total                  203166                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             486908                       # number of demand (read+write) misses
system.l2.demand_misses::total                 487926                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1018                       # number of overall misses
system.l2.overall_misses::.cpu.data            486908                       # number of overall misses
system.l2.overall_misses::total                487926                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     76825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44173005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44249830500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     76825000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44173005500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44249830500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1071                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           690021                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               691092                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1071                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          690021                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              691092                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.950514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.705642                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.706022                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.950514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.705642                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.706022                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75466.601179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90721.461755                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90689.634289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75466.601179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90721.461755                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90689.634289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     46960                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              283371                       # number of writebacks
system.l2.writebacks::total                    283371                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        486886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            487904                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       486886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        49456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           537360                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     66645000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  39303508044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39370153044                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     66645000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  39303508044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3183910566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42554063610                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.950514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.705610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705990                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.950514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.705610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.777552                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65466.601179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80724.251763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80692.417041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65466.601179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80724.251763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64378.651043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79190.977389                       # average overall mshr miss latency
system.l2.replacements                         284362                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       511328                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           511328                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       511328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       511328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        53088                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53088                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        53088                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53088                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       121171                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        121171                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        49456                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          49456                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3183910566                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3183910566                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64378.651043                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64378.651043                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data            95834                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                95834                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data          57048                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              57048                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data       152882                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           152882                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.373151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.373151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data     0.499579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     0.499579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data        57048                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         57048                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data   1116344000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1116344000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.373151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.373151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19568.503716                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19568.503716                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             50629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50629                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          308250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              308250                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  29232120000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29232120000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        358879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            358879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.858925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.858925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94832.506083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94832.506083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       308230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         308230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  26149263043                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26149263043                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.858869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.858869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84836.852490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84836.852490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data         152484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             152537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data       178658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           179676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     76825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data  14940885500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15017710500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data       331142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         332213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.950514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.539521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.540846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75466.601179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 83628.415744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83582.172911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data       178656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       179674                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     66645000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data  13154245001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13220890001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.950514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.539515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.540840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65466.601179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 73628.901358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73582.655259                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              18                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       344500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       344500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19138.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19138.888889                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  432332                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              432332                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 95716                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 125541.689823                       # Cycle average of tags in use
system.l2.tags.total_refs                      917004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    561719                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.632496                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4969000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   125461.625562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    80.064262                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.957196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957807                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            74                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        130814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       104402                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000565                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998032                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25101415                       # Number of tag accesses
system.l2.tags.data_accesses                 25101415                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    283371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    486872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     49435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000519144652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15905                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15905                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1347714                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             267618                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      537338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     283371                       # Number of write requests accepted
system.mem_ctrls.readBursts                    537338                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   283371                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.28                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                537338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               283371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  354388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  15374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  16062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  16388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  16264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  16605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  16041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  15956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  15942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  15942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.781892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.527907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1021.205691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15904     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-129023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15905                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.812763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.773847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.189597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3151     19.81%     19.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1268      7.97%     27.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8095     50.90%     78.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2624     16.50%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              581      3.65%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              102      0.64%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.20%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.09%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15905                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                34389632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18135744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    271.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  126866533500                       # Total gap between requests
system.mem_ctrls.avgGap                     154581.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        65152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     31159808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3163840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18131968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 513547.250266495452                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 245610782.742386221886                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 24938318.582440275699                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 142921511.362967938185                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1018                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       486885                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        49435                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       283371                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24479070                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  19146371272                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1594813927                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6511835002284                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24046.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39324.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     32260.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22979892.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        65152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     31160640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3163840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      34389632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        65152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18135744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18135744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1018                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       486885                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        49435                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         537338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       283371                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        283371                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       513547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    245617341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     24938319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        271069207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       513547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       513547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    142951275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       142951275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    142951275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       513547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    245617341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     24938319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       414020482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               537325                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              283312                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       133714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        13036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        13088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        13199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        12868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        13082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        13119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        12900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        13214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        13125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        12987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        12963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        13142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        12822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        13133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         9010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         8714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         8953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         8989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         9107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         8645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         9018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         9027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         8717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         9020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8708                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11366775369                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1790366900                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20765664269                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21154.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38646.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              212307                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72587                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            39.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           25.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       535738                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    98.032994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    79.524544                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   113.690066                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       423853     79.12%     79.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        86125     16.08%     95.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8424      1.57%     96.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4887      0.91%     97.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3680      0.69%     98.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2837      0.53%     98.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2981      0.56%     99.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          491      0.09%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2460      0.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       535738                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              34388800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18131968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              271.062649                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              142.921511                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    434474900.496006                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    767009799.309627                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   902546548.915131                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  332881674.047993                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11012390325.182537                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 58776726671.297119                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 832435964.371249                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  73058465883.614487                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   575.868343                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2083696880                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5702900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 119080015620                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    400949875.871999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    707822483.709629                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   571283483.164769                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  335467199.423991                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11012390325.182537                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 57103293464.436325                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1987699498.041700                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  72118906329.825485                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   568.462458                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5631613883                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5702900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 115532098617                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             229109                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       283371                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122158                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            57049                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            308229                       # Transaction distribution
system.membus.trans_dist::ReadExResp           308229                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         229109                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            18                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1537273                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1537273                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     52525376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                52525376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            594406                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  594406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              594406                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2307967622                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2844579220                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            332213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       794699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        53089                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          126311                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            73068                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          152882                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         152883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           358879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          358879                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        332213                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           20                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2741                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2374986                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2377727                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        72960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     80279616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               80352576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          357430                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18135744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1201425                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004741                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1201398    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     27      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1201425                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 126866612500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1489809312                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1606500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1111483499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
