;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	SUB #72, @200
	ADD 270, 1
	ADD 270, 1
	ADD 4, @-159
	SUB @127, 100
	DJN -1, @-20
	SUB @0, @2
	SLT 0, @32
	ADD -7, <-420
	SUB -7, <-20
	SPL <-114, 2
	SLT 0, @42
	ADD 270, 1
	SPL <-114, 2
	SUB @127, 100
	SPL 10, 8
	ADD 210, 30
	SPL 10, 8
	JMN 0, #99
	ADD 270, 1
	JMN 0, #99
	ADD 270, 1
	SUB <0, @2
	SPL 10, 8
	SUB <0, @2
	SPL 10, 8
	SPL 10, 8
	SPL 10, 8
	SPL 10, 8
	CMP 0, @99
	ADD 4, @-159
	CMP 0, @99
	CMP -1, <-20
	ADD #12, @201
	JMN -7, @-28
	JMN -7, @-28
	CMP -7, <-420
	SUB #12, @201
	SLT 0, @42
	ADD 270, 1
	SLT 0, @42
	SPL 10, 8
	ADD 270, 1
	MOV -7, <-20
	SPL 10, 8
	MOV -8, <-20
	SUB <0, @2
	SUB -7, <-420
	MOV -7, <-20
	SLT 0, @42
	DJN -1, @-20
	SUB @127, 100
	DJN -1, @-20
	SUB @0, @2
