###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =        47683   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =        64830   # Number of read requests issued
num_writes_done                =        13082   # Number of read requests issued
num_cycles                     =      1636030   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            1   # Number of epochs
num_read_cmds                  =        64826   # Number of READ/READP commands
num_act_cmds                   =        24958   # Number of ACT commands
num_write_row_hits             =         5333   # Number of write row buffer hits
num_pre_cmds                   =        24931   # Number of PRE commands
num_write_cmds                 =        13081   # Number of WRITE/WRITEP commands
num_ondemand_pres              =        20840   # Number of ondemend PRE commands
num_ref_cmds                   =          314   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =        77878   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        78071   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =      1558152   # Cyles of rank active rank.0
rank_active_cycles.1           =      1557959   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        31392   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14499   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12788   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7498   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4533   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3468   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1746   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          918   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          634   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          180   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          256   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =        46759   # Read request latency (cycles)
read_latency[40-59]            =         3764   # Read request latency (cycles)
read_latency[60-79]            =        10032   # Read request latency (cycles)
read_latency[80-99]            =          800   # Read request latency (cycles)
read_latency[100-119]          =          682   # Read request latency (cycles)
read_latency[120-139]          =          866   # Read request latency (cycles)
read_latency[140-159]          =          659   # Read request latency (cycles)
read_latency[160-179]          =          198   # Read request latency (cycles)
read_latency[180-199]          =           97   # Read request latency (cycles)
read_latency[200-]             =          969   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =          417   # Write cmd latency (cycles)
write_latency[80-99]           =         1054   # Write cmd latency (cycles)
write_latency[100-119]         =          755   # Write cmd latency (cycles)
write_latency[120-139]         =          568   # Write cmd latency (cycles)
write_latency[140-159]         =         1214   # Write cmd latency (cycles)
write_latency[160-179]         =         1167   # Write cmd latency (cycles)
write_latency[180-199]         =          917   # Write cmd latency (cycles)
write_latency[200-]            =         6989   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  5.88429e+08   # Refresh energy
write_energy                   =  7.13281e+07   # Write energy
act_energy                     =  2.03178e+08   # Activation energy
read_energy                    =  3.98291e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  1.22658e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.22643e+09   # Active standby energy rank.1
pre_stb_energy.0               =   5.2334e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.24637e+07   # Precharge standby energy rank.1
average_interarrival           =       20.998   # Average request interarrival latency (cycles)
average_read_latency           =      42.7325   # Average read request latency (cycles)
average_power                  =      2334.33   # Average power (mW)
average_bandwidth              =       4.0638   # Average bandwidth
total_energy                   =  3.81903e+09   # Total energy (pJ)
