## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Mon Apr 21 06:01:24 India Standard Time 2025
##
vlib work
vlog  Isp.v
vlog  imager_tb_v.v
vlog  "E:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work imager_tb_v_v glbl
do {imager_tb_v_v.udo}
view wave
add wave *
view structure
view signals
run 1000ns
