// Seed: 2163871781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output supply0 id_5;
  output wire id_4;
  assign module_1.id_3 = 0;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = -1 == 1'b0;
  wire id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    output uwire id_0,
    input  wor   id_1,
    input  wor   _id_2,
    input  uwire id_3,
    output uwire id_4
);
  wire [~  id_2 : -1] id_6;
  or primCall (id_4, id_3, id_6);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire [-1 : id_2] id_7;
endmodule
