============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:49:54 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2574                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C     -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q     -       C->Q  R     DFRQX2         2  15.5   106   273     273 
  U8_syscop_g2/Q                    -       B->Q  R     OR2X1          1  10.1   115   151     424 
  U8_syscop_g2609/Q                 -       A->Q  F     NO3X1          2  18.7   132    89     513 
  U8_syscop_g2605/Q                 -       A->Q  R     NA2X1          1  17.2   197   133     646 
  U8_syscop_g2604/Q                 -       A->Q  R     BUCX8         91 611.6   383   406    1052 
  g4315/Q                           -       A->Q  F     INX4          59 349.8   382   298    1350 
  g4289/Q                           -       A->Q  F     AND2X2        33 268.3   550   497    1847 
  g4288/Q                           -       A->Q  R     INX1           2  15.7   177   165    2012 
  g4280/Q                           -       A->Q  F     ON22X1         5  41.3   713   205    2217 
  g3765/Q                           -       A->Q  R     NA2X1          1   8.7   206   212    2429 
  RC_CG_DECLONE_HIER_INST/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   146    2574 
  RC_CG_DECLONE_HIER_INST/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2574 
#--------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_RC_CG_HIER_INST4/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2599                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q    -       C->Q  R     DFRQX2         2  15.5   106   273     273 
  U8_syscop_g2/Q                   -       B->Q  R     OR2X1          1  10.1   115   151     424 
  U8_syscop_g2609/Q                -       A->Q  F     NO3X1          2  18.7   132    89     513 
  U8_syscop_g2605/Q                -       A->Q  R     NA2X1          1  17.2   197   133     646 
  U8_syscop_g2604/Q                -       A->Q  R     BUCX8         91 611.6   383   406    1052 
  g4315/Q                          -       A->Q  F     INX4          59 349.8   382   298    1350 
  g4289/Q                          -       A->Q  F     AND2X2        33 268.3   550   497    1847 
  g4288/Q                          -       A->Q  R     INX1           2  15.7   177   165    2012 
  g4280/Q                          -       A->Q  F     ON22X1         5  41.3   713   205    2217 
  U3_di_g9849/Q                    -       B->Q  R     NA2I1X1        1   8.7   213   236    2453 
  U3_di_RC_CG_HIER_INST4/g7/Q      -       A->Q  R     OR2X1          1   9.4   110   146    2599 
  U3_di_RC_CG_HIER_INST4/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2599 
#-------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U2_ei_RC_CG_HIER_INST3/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3702                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C         -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q         -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q                    -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q                    -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q                    -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q                    -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q                   -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q                    -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q                    -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q                    -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q                    -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q                    -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q                    -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q                    -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q                    -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q                    -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q                    -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q                    -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q                    -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q                    -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q                    -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q                    -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                          -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                          -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                          -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                          -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                          -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g3897/Q                          -       A->Q   R     NO2X1          2  18.8   308   166    3327 
  g3895/Q                          -       A->Q   F     INX1           1  11.2   108    81    3408 
  g3754/Q                          -       B->Q   R     ON21X1         1   8.7   257   144    3552 
  U2_ei_RC_CG_HIER_INST3/g7/Q      -       A->Q   R     OR2X1          1   9.4   111   150    3702 
  U2_ei_RC_CG_HIER_INST3/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3702 
#--------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U2_ei_RC_CG_HIER_INST2/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3636                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C         -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q         -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q                    -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q                    -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q                    -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q                    -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q                   -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q                    -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q                    -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q                    -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q                    -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q                    -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q                    -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q                    -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q                    -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q                    -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q                    -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q                    -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q                    -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q                    -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q                    -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q                    -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                          -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                          -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                          -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                          -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                          -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g3897/Q                          -       A->Q   R     NO2X1          2  18.8   308   166    3327 
  g3751/Q                          -       C->Q   R     OR4X1          1   8.7   128   171    3498 
  U2_ei_RC_CG_HIER_INST2/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   138    3636 
  U2_ei_RC_CG_HIER_INST2/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3636 
#--------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U1_pf_RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3532                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C         -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q         -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q                    -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q                    -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q                    -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q                    -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q                   -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q                    -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q                    -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q                    -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q                    -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q                    -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q                    -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q                    -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q                    -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q                    -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q                    -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q                    -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q                    -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q                    -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q                    -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q                    -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                          -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                          -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                          -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                          -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                          -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g3752/Q                          -       C->Q   R     ON311X1        1   8.7   355   211    3371 
  U1_pf_RC_CG_HIER_INST1/g7/Q      -       A->Q   R     OR2X1          1   9.4   113   160    3531 
  U1_pf_RC_CG_HIER_INST1/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3532 
#--------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[47]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op1_reg[0]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[47]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     137                  
     Required Time:=    4863                  
      Launch Clock:-       0                  
         Data Path:-    4863                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op1_reg[0]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op1_reg[0]/Q                   -       C->Q   R     DFRQX1         2  33.0   306   387     387 
  U4_ex_U1_alu_g3813/Q                    -       A->Q   F     INX4           2  73.7   133   104     492 
  U4_ex_U1_alu_g3808/Q                    -       A->Q   R     INX6          20 199.2   177   128     620 
  U4_ex_U1_alu_mul_138_45/g83554/Q        -       A->Q   R     BUX8          13 117.6    87   114     734 
  U4_ex_U1_alu_mul_138_45/g83553/Q        -       A->Q   F     INX3          15 119.7   194   137     870 
  U4_ex_U1_alu_mul_138_45/g81869/Q        -       S->Q   R     MU2IX1         1   9.5   204   161    1031 
  U4_ex_U1_alu_mul_138_45/g81049/Q        -       B->Q   R     AO22X1         1  23.1   223   280    1310 
  U4_ex_U1_alu_mul_138_45/cdnfadd_005_0/S (p)     B->S   R     FAX4           1  16.8    79   462    1773 
  U4_ex_U1_alu_mul_138_45/g84427/Q        -       A->Q   F     INX2           1  21.7    61    52    1824 
  U4_ex_U1_alu_mul_138_45/g80568/CO       -       CI->CO F     FAX2           2  25.9   115   233    2058 
  U4_ex_U1_alu_mul_138_45/g80565/Q        -       B->Q   R     NO2X2          1  18.1   146   115    2173 
  U4_ex_U1_alu_mul_138_45/g80562/Q        -       B->Q   F     NO2I1X4        2  27.2    70    52    2225 
  U4_ex_U1_alu_mul_138_45/g80560/Q        -       A->Q   R     INX2           1  20.8    69    54    2279 
  U4_ex_U1_alu_mul_138_45/g80558/Q        -       B->Q   F     NA2X4          1  18.0    61    45    2324 
  U4_ex_U1_alu_mul_138_45/g80554/Q        -       A->Q   R     NA2X4          2  27.5   104    68    2391 
  U4_ex_U1_alu_mul_138_45/g80532/Q        -       A->Q   F     NA2X4          1  18.0    60    46    2438 
  U4_ex_U1_alu_mul_138_45/g80526/Q        -       A->Q   R     NA2X4          2  28.4   117    68    2506 
  U4_ex_U1_alu_mul_138_45/g80514/Q        -       A->Q   F     NA2X4          1  18.0    60    47    2552 
  U4_ex_U1_alu_mul_138_45/g80512/Q        -       A->Q   R     NA2X4          2  30.6   109    71    2623 
  U4_ex_U1_alu_mul_138_45/g80493/Q        -       B->Q   F     NA2I1X4        1  18.0    58    51    2674 
  U4_ex_U1_alu_mul_138_45/g80476/Q        -       A->Q   R     NA2X4          2  29.6   107    69    2743 
  U4_ex_U1_alu_mul_138_45/g80435/Q        -       B->Q   F     NA2X4          1  18.0    64    48    2790 
  U4_ex_U1_alu_mul_138_45/g80426/Q        -       A->Q   R     NA2X4          2  24.0    96    64    2855 
  U4_ex_U1_alu_mul_138_45/g80412/Q        -       A->Q   F     NA2X4          1  18.0    57    45    2900 
  U4_ex_U1_alu_mul_138_45/g80402/Q        -       A->Q   R     NA2X4          2  21.9    94    60    2960 
  U4_ex_U1_alu_mul_138_45/g80347/Q        -       A->Q   F     NA2X2          1  18.0    78    61    3022 
  U4_ex_U1_alu_mul_138_45/g80326/Q        -       A->Q   R     NA2X4          2  21.1    93    64    3086 
  U4_ex_U1_alu_mul_138_45/g80284/Q        -       A->Q   F     NA2X2          1  18.0    81    61    3147 
  U4_ex_U1_alu_mul_138_45/g80274/Q        -       A->Q   R     NA2X4          3  36.4   121    82    3229 
  U4_ex_U1_alu_mul_138_45/g80259/Q        -       A->Q   F     NA2X4          1  20.8    67    49    3278 
  U4_ex_U1_alu_mul_138_45/g80241/Q        -       B->Q   R     NA2X4          2  27.5   103    81    3359 
  U4_ex_U1_alu_mul_138_45/g80172/Q        -       A->Q   F     NA2X4          2  25.0    66    52    3411 
  U4_ex_U1_alu_mul_138_45/g80138/Q        -       A->Q   R     NA3X4          2  20.4   124    70    3481 
  U4_ex_U1_alu_mul_138_45/g80114/Q        -       B->Q   F     NA3X2          1  22.8   117    89    3571 
  U4_ex_U1_alu_mul_138_45/g80100/Q        -       B->Q   R     NA3X4          5  49.2   178   129    3700 
  U4_ex_U1_alu_mul_138_45/g80087/Q        -       B->Q   F     NA2X4          1  18.7    68    49    3749 
  U4_ex_U1_alu_mul_138_45/g80074/Q        -       A->Q   R     NA3X4          2  27.5   135    78    3827 
  U4_ex_U1_alu_mul_138_45/g80058/Q        -       A->Q   F     NA3X4          3  45.9   125    85    3912 
  U4_ex_U1_alu_mul_138_45/g80037/Q        -       A->Q   R     NA2X4          5  49.3   145   107    4020 
  U4_ex_U1_alu_mul_138_45/g80023/Q        -       A->Q   F     NA2X1          1  18.0   134    98    4118 
  U4_ex_U1_alu_mul_138_45/g80008/Q        -       A->Q   R     NA2X4          2  27.5   103    84    4202 
  U4_ex_U1_alu_mul_138_45/g79974/Q        -       A->Q   F     NA2X4          1  18.0    58    46    4248 
  U4_ex_U1_alu_mul_138_45/g79958/Q        -       A->Q   R     NA2X4          1  13.2    78    51    4299 
  U4_ex_U1_alu_mul_138_45/g84113/Q        -       A->Q   F     EO2X1          1   9.9   124   189    4488 
  U4_ex_U1_alu_g18856/Q                   -       A->Q   R     NA2X1          1   9.9   193   100    4588 
  U4_ex_U1_alu_g18738/Q                   -       A->Q   F     NA2X1          1  10.0   103    76    4664 
  g33268/Q                                -       C->Q   R     AN21X1         1   9.8   225   129    4793 
  U4_ex_U1_alu_g18489/Q                   -       A->Q   F     NO2X1          1   9.6    90    70    4863 
  U4_ex_U1_alu_hilo_reg[47]/D             -       -      F     DFRX1          1     -     -     0    4863 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 7: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[41]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[9]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[41]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     146                  
     Required Time:=    4854                  
      Launch Clock:-       0                  
         Data Path:-    4854                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[9]/C                    -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[9]/Q                    -       C->Q  R     DFRQX2         1  22.0   132   292     292 
  U3_di_g8200/Q                            -       A->Q  R     BUX6          18 183.2   158   150     441 
  U4_ex_U1_alu_mul_139_47/g88922/Q         -       A->Q  F     INX6           7  97.1   105    88     529 
  U4_ex_U1_alu_mul_139_47/g88899/Q         -       A->Q  R     INX2           4  34.5   102    82     611 
  U4_ex_U1_alu_mul_139_47/g90308/Q         -       A->Q  F     INX2           8  61.8   136   105     716 
  U4_ex_U1_alu_mul_139_47/g88681/Q         -       A->Q  R     NA2X1          1  12.3   154   113     829 
  U4_ex_U1_alu_mul_139_47/g88101/Q         -       A->Q  F     NA2X2          2  19.3    91    69     898 
  U4_ex_U1_alu_mul_139_47/g90103/Q         -       B->Q  F     AO22X2         1  21.9    90   237    1135 
  U4_ex_U1_alu_mul_139_47/cdnfadd_028_1/S  (p)     CI->S R     FAX4           1  21.9    88   420    1554 
  U4_ex_U1_alu_mul_139_47/cdnfadd_028_6/S  (p)     CI->S F     FAX4           1  23.1   105   376    1930 
  U4_ex_U1_alu_mul_139_47/cdnfadd_028_9/CO (p)     B->CO F     FAX4           1  21.9    90   276    2206 
  U4_ex_U1_alu_mul_139_47/cdnfadd_029_10/S (p)     CI->S R     FAX4           1  21.9    88   420    2625 
  U4_ex_U1_alu_mul_139_47/cdnfadd_029_11/S (p)     CI->S R     FAX4           1  21.9    88   419    3045 
  U4_ex_U1_alu_mul_139_47/cdnfadd_029_12/S (p)     CI->S R     FAX4           2  21.0    86   418    3463 
  U4_ex_U1_alu_mul_139_47/g85624/Q         -       A->Q  R     OR2X4          2  40.3    99   112    3574 
  U4_ex_U1_alu_mul_139_47/g85586/Q         -       A->Q  F     NA2X4          1  12.3    51    41    3615 
  U4_ex_U1_alu_mul_139_47/g85532/Q         -       A->Q  R     NA2X2          1  18.0   120    74    3690 
  U4_ex_U1_alu_mul_139_47/g85475/Q         -       A->Q  F     NA2X4          1  22.8    66    51    3741 
  U4_ex_U1_alu_mul_139_47/g85439/Q         -       B->Q  R     NA3X4          3  38.4   157   104    3845 
  U4_ex_U1_alu_mul_139_47/g85404/Q         -       B->Q  F     NA2X4          2  34.0    83    64    3909 
  U4_ex_U1_alu_mul_139_47/g85372/Q         -       B->Q  R     NA2X4          6  48.9   144   108    4016 
  U4_ex_U1_alu_mul_139_47/g90206/Q         -       A->Q  R     AO21X1         2  19.4   190   228    4245 
  U4_ex_U1_alu_mul_139_47/g85337/Q         -       A->Q  F     NA2X1          1   9.9   102    76    4320 
  U4_ex_U1_alu_mul_139_47/g85325/Q         -       A->Q  R     NA2X1          1  13.2   156   108    4428 
  U4_ex_U1_alu_mul_139_47/g89661/Q         -       A->Q  F     EO2X1          1   9.9   124   208    4637 
  U4_ex_U1_alu_g18853/Q                    -       A->Q  R     NA2X1          1  10.6   198   103    4740 
  U4_ex_U1_alu_g18490/Q                    -       C->Q  F     AN31X1         1   9.6   150   114    4854 
  U4_ex_U1_alu_hilo_reg[41]/D              -       -     F     DFRX1          1     -     -     0    4854 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 8: MET (0 ps) Setup Check with Pin U4_ex_EX_adresse_reg[31]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_mode_reg/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_EX_adresse_reg[31]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      90                  
     Required Time:=    4910                  
      Launch Clock:-       0                  
         Data Path:-    4910                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                   (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------
  U3_di_DI_mode_reg/C        -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_mode_reg/Q        -       C->Q   R     DFRX4         30 227.6   455   469     469 
  g4283/Q                    -       A->Q   F     INX4           5  42.2   124    83     553 
  g33256/Q                   -       C->Q   F     AO22X2         2  21.9    91   193     745 
  U4_ex_add_178_53_g2671/Q   -       A->Q   R     NA2X2          2  20.5   132    90     835 
  U4_ex_add_178_53_g2603/Q   -       B->Q   R     OA21X2         2  20.8   115   182    1017 
  U4_ex_add_178_53_g2598/Q   -       A->Q   F     ON21X1         1  21.7   183   118    1135 
  U4_ex_add_178_53_g2596/CO  -       CI->CO F     FAX2           2  18.5    97   246    1381 
  U4_ex_add_178_53_g2595/Q   -       A->Q   R     NA2X2          1  12.3   103    73    1455 
  U4_ex_add_178_53_g2594/Q   -       A->Q   F     NA2X2          2  24.2   111    73    1527 
  U4_ex_add_178_53_g2592/Q   -       A->Q   R     NA2X4          1  18.0    94    69    1596 
  U4_ex_add_178_53_g2591/Q   -       A->Q   F     NA2X4          2  18.5    81    46    1642 
  U4_ex_add_178_53_g2589/Q   -       A->Q   R     NA2X2          1  18.0   124    82    1724 
  U4_ex_add_178_53_g2588/Q   -       A->Q   F     NA2X4          2  18.5    81    47    1771 
  U4_ex_add_178_53_g2586/Q   -       A->Q   R     NA2X2          1  18.0   124    82    1853 
  U4_ex_add_178_53_g2585/Q   -       A->Q   F     NA2X4          3  25.9    90    54    1907 
  g33257/Q                   -       A->Q   R     NA3X2          1  18.0   159    93    2000 
  U4_ex_add_178_53_g2581/Q   -       A->Q   F     NA2X4          2  24.2    93    55    2055 
  U4_ex_add_178_53_g2579/Q   -       A->Q   R     NA2X4          1  18.0    94    65    2120 
  U4_ex_add_178_53_g2578/Q   -       A->Q   F     NA2X4          2  24.2    88    51    2170 
  U4_ex_add_178_53_g2575/Q   -       A->Q   R     NA2X4          1  18.0    94    64    2234 
  U4_ex_add_178_53_g2574/Q   -       A->Q   F     NA2X4          2  24.2    88    51    2285 
  U4_ex_add_178_53_g2572/Q   -       A->Q   R     NA2X4          1  18.0    94    64    2348 
  U4_ex_add_178_53_g2571/Q   -       A->Q   F     NA2X4          2  24.2    88    51    2399 
  U4_ex_add_178_53_g2569/Q   -       A->Q   R     NA2X4          1  18.0    94    64    2463 
  U4_ex_add_178_53_g2568/Q   -       A->Q   F     NA2X4          1  21.7    85    48    2511 
  U4_ex_add_178_53_g2566/CO  -       CI->CO F     FAX2           2  16.1    89   216    2728 
  U4_ex_add_178_53_g2565/Q   -       A->Q   R     NA2X1          1  18.0   195   125    2853 
  U4_ex_add_178_53_g2564/Q   -       A->Q   F     NA2X4          4  30.3    95    63    2916 
  U4_ex_add_178_53_g2561/Q   -       A->Q   R     NA2X1          1  12.3   155   103    3019 
  U4_ex_add_178_53_g2559/Q   -       A->Q   F     NA2X2          3  23.4   101    77    3096 
  U4_ex_add_178_53_g2551/Q   -       C->Q   F     AO31X2         3  28.2   102   213    3308 
  U4_ex_add_178_53_g2549/Q   -       A->Q   R     NA2X2          1  18.0   128    87    3396 
  U4_ex_add_178_53_g2545/Q   -       A->Q   F     NA2X4          1  18.0    87    47    3443 
  U4_ex_add_178_53_g2543/Q   -       A->Q   R     NA2X4          1  18.0    94    64    3506 
  U4_ex_add_178_53_g2542/Q   -       A->Q   F     NA2X4          2  27.5    92    54    3560 
  U4_ex_add_178_53_g2540/Q   -       A->Q   R     NA2X4          1  18.0    94    65    3624 
  U4_ex_add_178_53_g2539/Q   -       A->Q   F     NA2X4          2  27.5    92    54    3678 
  U4_ex_add_178_53_g2537/Q   -       A->Q   R     NA2X4          1  18.0    94    65    3743 
  U4_ex_add_178_53_g2536/Q   -       A->Q   F     NA2X4          2  21.8    85    48    3791 
  U4_ex_add_178_53_g2534/Q   -       A->Q   R     NA2X2          1  18.0   124    83    3874 
  U4_ex_add_178_53_g2533/Q   -       A->Q   F     NA2X4          2  21.8    85    50    3925 
  U4_ex_add_178_53_g2531/Q   -       A->Q   R     NA2X2          1  18.0   124    83    4007 
  U4_ex_add_178_53_g2530/Q   -       A->Q   F     NA2X4          2  27.5    92    56    4063 
  U4_ex_add_178_53_g2528/Q   -       A->Q   R     NA2X4          1  18.0    94    65    4128 
  U4_ex_add_178_53_g2527/Q   -       A->Q   F     NA2X4          2  27.5    92    54    4182 
  U4_ex_add_178_53_g2525/Q   -       A->Q   R     NA2X4          1  18.0    94    65    4246 
  U4_ex_add_178_53_g2524/Q   -       A->Q   F     NA2X4          1  21.7    85    48    4295 
  U4_ex_add_178_53_g2522/CO  -       CI->CO F     FAX2           1  13.8    83   211    4505 
  g33258/Q                   -       A->Q   F     EO3X1          1   9.2   139   242    4747 
  g3627/Q                    -       A->Q   F     AND3X1         1   8.9    86   163    4910 
  U4_ex_EX_adresse_reg[31]/D -       -      F     DFRQX0         1     -     -     0    4910 
#--------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[42]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[7]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[42]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     140                  
     Required Time:=    4860                  
      Launch Clock:-       0                  
         Data Path:-    4860                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[7]/C                    -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[7]/Q                    -       C->Q   R     DFRQX2         1  22.0   132   292     292 
  U3_di_g8195/Q                            -       A->Q   R     BUX6          17 225.0   189   166     458 
  U4_ex_U1_alu_mul_138_45/g83388/Q         -       A->Q   F     INX6          22 174.9   167   131     589 
  U4_ex_U1_alu_mul_138_45/g84285/Q         -       A->Q   F     AO22X4         2  37.4    90   244     834 
  U4_ex_U1_alu_mul_138_45/g81778/Q         -       B->Q   R     NA2I1X4        2  51.1   142   106     940 
  U4_ex_U1_alu_mul_138_45/g81537/Q         -       A->Q   F     INX8          18 127.0    91    77    1016 
  U4_ex_U1_alu_mul_138_45/g81300/Q         -       A->Q   R     NA2X1          1   9.9   140    91    1108 
  U4_ex_U1_alu_mul_138_45/g81109/Q         -       A->Q   F     NA2X1          1  21.9   151   110    1218 
  U4_ex_U1_alu_mul_138_45/cdnfadd_008_0/CO (p)     CI->CO F     FAX4           1  21.9    90   267    1484 
  U4_ex_U1_alu_mul_138_45/cdnfadd_009_1/S  (p)     CI->S  R     FAX4           1  21.9    88   420    1904 
  U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S  (p)     CI->S  F     FAX4           2  25.4   108   379    2283 
  U4_ex_U1_alu_mul_138_45/g84142/Q         -       B->Q   F     OR2X2          2  27.1    88   176    2458 
  U4_ex_U1_alu_mul_138_45/g80514/Q         -       B->Q   R     NA2X4          1  18.0    86    76    2534 
  U4_ex_U1_alu_mul_138_45/g80512/Q         -       A->Q   F     NA2X4          2  30.6    71    55    2589 
  U4_ex_U1_alu_mul_138_45/g80493/Q         -       B->Q   R     NA2I1X4        1  18.0    84    68    2658 
  U4_ex_U1_alu_mul_138_45/g80476/Q         -       A->Q   F     NA2X4          2  29.6    70    54    2711 
  U4_ex_U1_alu_mul_138_45/g80435/Q         -       B->Q   R     NA2X4          1  18.0    86    71    2782 
  U4_ex_U1_alu_mul_138_45/g80426/Q         -       A->Q   F     NA2X4          2  24.0    63    49    2832 
  U4_ex_U1_alu_mul_138_45/g80412/Q         -       A->Q   R     NA2X4          1  18.0    85    58    2889 
  U4_ex_U1_alu_mul_138_45/g80402/Q         -       A->Q   F     NA2X4          2  21.9    68    47    2936 
  U4_ex_U1_alu_mul_138_45/g80347/Q         -       A->Q   R     NA2X2          1  18.0   119    78    3015 
  U4_ex_U1_alu_mul_138_45/g80326/Q         -       A->Q   F     NA2X4          2  21.1    67    50    3064 
  U4_ex_U1_alu_mul_138_45/g80284/Q         -       A->Q   R     NA2X2          1  18.0   120    78    3143 
  U4_ex_U1_alu_mul_138_45/g80274/Q         -       A->Q   F     NA2X4          3  36.4    86    64    3207 
  U4_ex_U1_alu_mul_138_45/g80259/Q         -       A->Q   R     NA2X4          1  20.8    91    66    3273 
  U4_ex_U1_alu_mul_138_45/g80241/Q         -       B->Q   F     NA2X4          2  27.5    68    55    3328 
  U4_ex_U1_alu_mul_138_45/g80172/Q         -       A->Q   R     NA2X4          2  25.0    98    66    3394 
  U4_ex_U1_alu_mul_138_45/g80138/Q         -       A->Q   F     NA3X4          2  20.4    88    58    3452 
  U4_ex_U1_alu_mul_138_45/g80114/Q         -       B->Q   R     NA3X2          1  22.8   170   117    3569 
  U4_ex_U1_alu_mul_138_45/g80100/Q         -       B->Q   F     NA3X4          5  49.2   130    97    3666 
  U4_ex_U1_alu_mul_138_45/g80087/Q         -       B->Q   R     NA2X4          1  18.7    93    87    3752 
  U4_ex_U1_alu_mul_138_45/g80074/Q         -       A->Q   F     NA3X4          2  27.5    89    64    3816 
  U4_ex_U1_alu_mul_138_45/g80058/Q         -       A->Q   R     NA3X4          3  45.9   177   103    3919 
  U4_ex_U1_alu_mul_138_45/g80052/Q         -       A->Q   F     INX3           2  23.5    72    59    3978 
  U4_ex_U1_alu_mul_138_45/g80030/Q         -       A->Q   R     NA2X2          1  18.0   119    80    4058 
  U4_ex_U1_alu_mul_138_45/g80026/Q         -       A->Q   F     NA2X4          3  36.3    82    64    4121 
  U4_ex_U1_alu_mul_138_45/g79990/Q         -       A->Q   R     NA2X4          1  18.0    86    62    4184 
  U4_ex_U1_alu_mul_138_45/g79982/Q         -       A->Q   F     NA2X4          3  30.6    74    55    4238 
  U4_ex_U1_alu_mul_138_45/g79950/Q         -       A->Q   R     NA2X2          1  12.3   101    68    4306 
  U4_ex_U1_alu_mul_138_45/g79924/Q         -       A->Q   F     NA2X2          1  13.1    67    53    4360 
  U4_ex_U1_alu_mul_138_45/g84108/Q         -       A->Q   F     EN2X1          1  11.6   131   167    4526 
  g33269/Q                                 -       A->Q   R     AN221X1        1   9.8   309   256    4782 
  U4_ex_U1_alu_g18491/Q                    -       A->Q   F     NO2X1          1   9.7   107    77    4860 
  U4_ex_U1_alu_hilo_reg[42]/D              -       -      F     DFRQX1         1     -     -     0    4860 
#----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 10: MET (0 ps) Setup Check with Pin U4_ex_EX_data_ual_reg[31]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_code_ual_reg[27]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_EX_data_ual_reg[31]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     124                  
     Required Time:=    4876                  
      Launch Clock:-       0                  
         Data Path:-    4876                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                     (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------
  U3_di_DI_code_ual_reg[27]/C                  -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_code_ual_reg[27]/Q                  -       C->Q   F     DFRQX2         5  38.4   145   288     288 
  g33261/Q                                     -       D->Q   R     NO4X4          5  32.2    93   251     539 
  U4_ex_U1_alu_g5582/Q                         -       A->Q   R     AND3X2         2  19.0   110   151     691 
  g33274/Q                                     -       A->Q   F     NA3X1          1  10.6   124    85     776 
  U4_ex_U1_alu_g5566/Q                         -       B->Q   R     NA2X1          1   9.9   134   111     886 
  U4_ex_U1_alu_g5563/Q                         -       A->Q   F     NA2X1          2  16.5   123    92     978 
  U4_ex_U1_alu_g5559/Q                         -       B->Q   R     NA2X1          1  12.4   153   121    1100 
  U4_ex_U1_alu_g5558/Q                         -       A->Q   F     NO2X2          1  18.0    74    60    1160 
  U4_ex_U1_alu_g5557/Q                         -       A->Q   R     NA2X4          4  58.1   162   104    1263 
  U4_ex_U1_alu_g5556/Q                         -       A->Q   F     INX6          32 250.3   218   161    1424 
  U4_ex_U1_alu_g5537/Q                         -       IN1->Q F     MU2X4          2  20.4    68   214    1638 
  g33230/Q                                     -       A->Q   F     EN2X1          2  33.4   242   237    1875 
  U4_ex_U1_alu_final_adder_add_125_73_g2637/CO -       B->CO  F     FAX2           1  21.7   106   288    2164 
  U4_ex_U1_alu_final_adder_add_125_73_g2631/CO -       CI->CO F     FAX2           2  23.0   109   237    2401 
  U4_ex_U1_alu_final_adder_add_125_73_g2630/Q  -       A->Q   R     INX2           1  12.4    56    50    2451 
  U4_ex_U1_alu_final_adder_add_125_73_g2629/Q  -       A->Q   F     NO2X2          1  18.1   105    48    2498 
  U4_ex_U1_alu_final_adder_add_125_73_g2628/Q  -       A->Q   R     NO2X4          3  26.5   121    87    2586 
  U4_ex_U1_alu_final_adder_add_125_73_g2624/Q  -       A->Q   F     NO3X2          1  18.1   143    63    2648 
  U4_ex_U1_alu_final_adder_add_125_73_g2623/Q  -       A->Q   R     NO2X4          2  27.7   134    97    2746 
  U4_ex_U1_alu_final_adder_add_125_73_g2621/Q  -       A->Q   F     NO2X4          1  18.1    99    44    2789 
  U4_ex_U1_alu_final_adder_add_125_73_g2619/Q  -       A->Q   R     NO2X4          2  27.7   128    88    2877 
  U4_ex_U1_alu_final_adder_add_125_73_g2616/Q  -       A->Q   F     NO2X4          1  18.1    99    43    2920 
  U4_ex_U1_alu_final_adder_add_125_73_g2615/Q  -       A->Q   R     NO2X4          3  33.9   143    96    3017 
  U4_ex_U1_alu_final_adder_add_125_73_g2611/Q  -       A->Q   F     NO2X4          1  18.1    87    44    3061 
  U4_ex_U1_alu_final_adder_add_125_73_g2610/Q  -       A->Q   R     NO2X4          3  35.2   152    96    3156 
  U4_ex_U1_alu_final_adder_add_125_73_g2607/Q  -       A->Q   F     NO2X4          1  18.1    75    44    3200 
  U4_ex_U1_alu_final_adder_add_125_73_g2604/Q  -       A->Q   R     NO2X4          2  22.0   120    75    3275 
  U4_ex_U1_alu_final_adder_add_125_73_g2600/Q  -       A->Q   F     NO2X2          1  18.1   105    58    3333 
  U4_ex_U1_alu_final_adder_add_125_73_g2597/Q  -       A->Q   R     NO2X4          2  27.7   128    89    3422 
  U4_ex_U1_alu_final_adder_add_125_73_g2592/Q  -       A->Q   F     NO2X4          1  18.1    99    43    3465 
  U4_ex_U1_alu_final_adder_add_125_73_g2591/Q  -       A->Q   R     NO2X4          3  25.2   122    84    3550 
  U4_ex_U1_alu_final_adder_add_125_73_g2582/Q  -       A->Q   F     NO3X2          2  19.9   128    65    3615 
  U4_ex_U1_alu_final_adder_add_125_73_g2778/Q  -       AN->Q  F     NA2I1X2        3  30.7   162   172    3787 
  U4_ex_U1_alu_final_adder_add_125_73_g2560/Q  -       A->Q   R     NA2X2          1  12.3   115    87    3875 
  U4_ex_U1_alu_final_adder_add_125_73_g2553/Q  -       A->Q   F     NA2X2          2  21.1   122    69    3944 
  U4_ex_U1_alu_final_adder_add_125_73_g2534/Q  -       A->Q   R     NA2X2          2  21.2   141    99    4043 
  U4_ex_U1_alu_final_adder_add_125_73_g2517/Q  -       A->Q   F     NO2X2          1  12.4   120    50    4092 
  U4_ex_U1_alu_final_adder_add_125_73_g2508/Q  -       A->Q   R     NO2X2          1  13.1   132    90    4183 
  g33231/Q                                     -       A->Q   R     EN2X1          2  19.7   296   212    4394 
  U4_ex_U1_alu_g18227/Q                        -       A->Q   F     NA2X1          1   9.9   296    85    4480 
  U4_ex_U1_alu_g17963/Q                        -       A->Q   R     NA2X1          1  10.7   156   146    4626 
  g3412/Q                                      -       A->Q   F     AN21X1         1   9.8   283    98    4724 
  g3246/Q                                      -       A->Q   R     NO2X1          1   9.7   183   152    4876 
  U4_ex_EX_data_ual_reg[31]/D                  -       -      R     DFRQX1         1     -     -     0    4876 
#--------------------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[43]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[5]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[43]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     139                  
     Required Time:=    4861                  
      Launch Clock:-       0                  
         Data Path:-    4860                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[5]/C                     -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[5]/Q                     -       C->Q   R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8196/Q                             -       A->Q   R     BUX4           4  79.7   110   122     399 
  U4_ex_U1_alu_g3766/Q                      -       A->Q   R     BUX8          23 249.4   158   147     546 
  U4_ex_U1_alu_mul_138_45/g83365/Q          -       A->Q   F     INX8          10  73.3    69    56     603 
  U4_ex_U1_alu_mul_138_45/g84086/Q          -       AN->Q  F     NA3I1X2        2  29.5   147   163     766 
  U4_ex_U1_alu_mul_138_45/g81785/Q          -       B->Q   R     NA2X4         14  85.4   221   164     930 
  U4_ex_U1_alu_mul_138_45/g84265/Q          -       A->Q   R     AO22X2         1  23.8   134   235    1165 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_0/S   (p)     A->S   R     FAX4           1  21.9    88   460    1625 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_6/S   (p)     CI->S  R     FAX4           1  21.9    88   419    2044 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_9/S   (p)     CI->S  F     FAX4           1  21.9   103   374    2418 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_11/CO (p)     CI->CO F     FAX4           1  21.9    90   255    2673 
  U4_ex_U1_alu_mul_138_45/cdnfadd_034_12/S  (p)     CI->S  R     FAX4           1  23.1    90   421    3094 
  U4_ex_U1_alu_mul_138_45/cdnfadd_034_13/S  (p)     B->S   R     FAX4           2  32.5   107   447    3541 
  U4_ex_U1_alu_mul_138_45/g80221/Q          -       A->Q   F     NA2X4          4  36.8    80    63    3604 
  U4_ex_U1_alu_mul_138_45/g80150/Q          -       A->Q   F     AND2X4         1  14.9    42   102    3706 
  U4_ex_U1_alu_mul_138_45/g80080/Q          -       C->Q   R     NA3X2          2  23.7   174   118    3824 
  U4_ex_U1_alu_mul_138_45/g80060/Q          -       A->Q   F     NA2X2          1  12.3    78    56    3880 
  U4_ex_U1_alu_mul_138_45/g80051/Q          -       A->Q   R     NA2X2          1  12.3   102    68    3949 
  U4_ex_U1_alu_mul_138_45/g80029/Q          -       A->Q   F     NA2X2          1  20.8    85    67    4016 
  U4_ex_U1_alu_mul_138_45/g80026/Q          -       B->Q   R     NA2X4          3  36.3   120    95    4111 
  U4_ex_U1_alu_mul_138_45/g79990/Q          -       A->Q   F     NA2X4          1  18.0    62    47    4157 
  U4_ex_U1_alu_mul_138_45/g79982/Q          -       A->Q   R     NA2X4          3  30.6   109    71    4229 
  U4_ex_U1_alu_mul_138_45/g79949/Q          -       A->Q   F     NA2X2          1  12.3    80    52    4281 
  U4_ex_U1_alu_mul_138_45/g79925/Q          -       A->Q   R     NA2X2          1  13.1   101    71    4352 
  U4_ex_U1_alu_mul_138_45/g84107/Q          -       A->Q   F     EN2X1          1  11.6   131   175    4527 
  g33265/Q                                  -       A->Q   R     AN221X1        1   9.8   309   256    4783 
  U4_ex_U1_alu_g18481/Q                     -       A->Q   F     NO2X1          1   9.6   106    77    4860 
  U4_ex_U1_alu_hilo_reg[43]/D               -       -      F     DFRX1          1     -     -     0    4860 
#-----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 12: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[62]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[19]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[62]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      92                  
     Required Time:=    4908                  
      Launch Clock:-       0                  
         Data Path:-    4908                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[19]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[19]/Q                   -       C->Q   R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8193/Q                            -       A->Q   R     BUX4          11 163.7   205   173     450 
  U4_ex_U1_alu_mul_138_45/g83449/Q         -       A->Q   F     INX8           8 102.6    91    74     524 
  U4_ex_U1_alu_mul_138_45/g83432/Q         -       A->Q   F     BUX6          13 108.0    96   131     655 
  U4_ex_U1_alu_mul_138_45/g83446/Q         -       A->Q   R     INX3          12  93.6   160   112     767 
  U4_ex_U1_alu_mul_138_45/g84292/Q         -       C->Q   R     AO22X2         2  19.4   117   174     941 
  U4_ex_U1_alu_mul_138_45/g82159/Q         -       A->Q   F     INX1           1  10.5    70    60    1002 
  U4_ex_U1_alu_mul_138_45/g81053/Q         -       B->Q   R     ON22X1         1  23.8   399   200    1202 
  U4_ex_U1_alu_mul_138_45/cdnfadd_043_0/S  (p)     A->S   R     FAX4           1  23.1    91   508    1710 
  U4_ex_U1_alu_mul_138_45/cdnfadd_043_4/S  (p)     B->S   F     FAX4           1  21.9   103   379    2089 
  U4_ex_U1_alu_mul_138_45/cdnfadd_043_6/CO (p)     CI->CO F     FAX4           1  21.9    90   255    2344 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_7/S  (p)     CI->S  R     FAX4           1  23.1    90   421    2765 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_8/S  (p)     B->S   R     FAX4           3  32.9   108   448    3212 
  U4_ex_U1_alu_mul_138_45/g80352/Q         -       A->Q   F     NO2X2          3  32.7    99    75    3287 
  U4_ex_U1_alu_mul_138_45/g80325/Q         -       A->Q   R     NO2X4          2  23.4   113    82    3369 
  U4_ex_U1_alu_mul_138_45/g80299/Q         -       B->Q   R     AND2X4         3  35.7    94   124    3493 
  U4_ex_U1_alu_mul_138_45/g80282/Q         -       A->Q   F     NA2X4          3  33.8   100    59    3552 
  U4_ex_U1_alu_mul_138_45/g80267/Q         -       B->Q   R     NO2I1X4        3  31.0   133    93    3645 
  U4_ex_U1_alu_mul_138_45/g80123/Q         -       B->Q   F     NA2X2          1  18.1    85    65    3710 
  U4_ex_U1_alu_mul_138_45/g80111/Q         -       A->Q   R     NO2X4          2  21.8   109    76    3786 
  U4_ex_U1_alu_mul_138_45/g80081/Q         -       B->Q   F     NA3I1X2        3  28.8   162   100    3886 
  U4_ex_U1_alu_mul_138_45/g80050/Q         -       A->Q   R     NO2X2          1  18.1   152   115    4001 
  U4_ex_U1_alu_mul_138_45/g80035/Q         -       A->Q   F     NO2X4          3  38.6    81    62    4063 
  U4_ex_U1_alu_mul_138_45/g80012/Q         -       A->Q   R     NO2X4          1  18.1   120    70    4134 
  U4_ex_U1_alu_mul_138_45/g79994/Q         -       A->Q   F     NO2X4          2  26.8    64    50    4184 
  U4_ex_U1_alu_mul_138_45/g79981/Q         -       A->Q   R     NA2X4          2  27.5   112    68    4252 
  U4_ex_U1_alu_mul_138_45/g79932/Q         -       A->Q   F     NA2X4          1  18.0    82    46    4299 
  U4_ex_U1_alu_mul_138_45/g79926/Q         -       A->Q   R     NA2X4          2  19.0    94    63    4362 
  U4_ex_U1_alu_mul_138_45/g84106/Q         -       A->Q   R     EN2X1          1   9.9   198   163    4525 
  U4_ex_U1_alu_g18824/Q                    -       A->Q   F     NA2X1          1   9.9   206    76    4602 
  U4_ex_U1_alu_g18726/Q                    -       A->Q   R     NA2X1          1  10.0   138   120    4722 
  g33263/Q                                 -       C->Q   F     AN21X1         1   9.8   176    64    4786 
  U4_ex_U1_alu_g18472/Q                    -       A->Q   R     NO2X1          1   8.9   160   121    4908 
  U4_ex_U1_alu_hilo_reg[62]/D              -       -      R     DFRX0          1     -     -     0    4908 
#----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 13: MET (0 ps) Setup Check with Pin U3_di_DI_op2_reg[26]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_op2_reg[26]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    4856                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C -       -     R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q -       C->Q  R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q            -       B->Q  F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q            -       C->Q  R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q            -       A->Q  F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q            -       A->Q  R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q           -       A->Q  F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q            -       B->Q  R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q            -       A->Q  F     INX3           3  33.1    80    67    1153 
  U3_di_g9726/Q            -       AN->Q F     NA3I1X2        3  28.4   158   164    1318 
  U3_di_g9707/Q            -       A->Q  R     NO2X2          5  35.5   238   163    1480 
  U3_di_g9630/Q            -       C->Q  F     NO3X1          1  12.3   132   110    1590 
  U3_di_g9620/Q            -       A->Q  R     NA2X2          1  12.7   110    82    1672 
  U3_di_g9610/Q            -       A->Q  F     NO3X2          1  20.8   110    65    1738 
  U3_di_g9600/Q            -       B->Q  R     NA2X4          4  54.8   157   121    1859 
  U3_di_g9597/Q            -       A->Q  F     INX4           4  44.4    76    62    1921 
  U3_di_g9578/Q            -       A->Q  R     NO2X2          3  26.8   188   118    2039 
  U3_di_g9559/Q            -       A->Q  F     NA2X2          2  18.6    96    70    2110 
  U3_di_g9519/Q            -       A->Q  R     NO2X1          1   9.3   163   104    2214 
  g33782/Q                 -       BN->Q R     NA3I2X1        1  11.4   182   177    2391 
  U3_di_g9486/Q            -       C->Q  F     NO3X1          1  12.6   121   102    2492 
  U3_di_g9485/Q            -       A->Q  R     NA3X2          2  18.7   158   102    2594 
  U3_di_g9483/Q            -       A->Q  F     NO2X2          1  18.0   101    61    2655 
  g4167/Q                  -       A->Q  R     NA2X4          2  25.4   111    75    2730 
  g4163/Q                  -       A->Q  F     INX2           2  26.7    74    64    2794 
  g33242/Q                 -       C->Q  R     NA3I1X2        2  19.6   159   117    2911 
  g33770/Q                 -       A->Q  F     INX1          33 238.6   969   599    3510 
  g3918/Q                  -       B->Q  R     NO3X1          2  21.0   464   391    3901 
  g3911/Q                  -       A->Q  R     AND2X4        32 237.1   468   353    4255 
  g3796/Q                  -       B->Q  F     AN222X1        1   9.9   261   222    4477 
  g3724/Q                  -       A->Q  R     NA2X1          1  11.5   176   142    4618 
  U3_di_g8047/Q            -       B->Q  F     AN21X1         1   9.8   238    98    4716 
  U3_di_g8026/Q            -       A->Q  R     NO2X1          1   9.6   176   140    4856 
  U3_di_DI_op2_reg[26]/D   -       -     R     DFRQX4         1     -     -     0    4856 
#-----------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin U3_di_DI_op2_reg[22]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_op2_reg[22]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    4856                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C -       -     R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q -       C->Q  R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q            -       B->Q  F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q            -       C->Q  R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q            -       A->Q  F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q            -       A->Q  R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q           -       A->Q  F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q            -       B->Q  R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q            -       A->Q  F     INX3           3  33.1    80    67    1153 
  U3_di_g9726/Q            -       AN->Q F     NA3I1X2        3  28.4   158   164    1318 
  U3_di_g9707/Q            -       A->Q  R     NO2X2          5  35.5   238   163    1480 
  U3_di_g9630/Q            -       C->Q  F     NO3X1          1  12.3   132   110    1590 
  U3_di_g9620/Q            -       A->Q  R     NA2X2          1  12.7   110    82    1672 
  U3_di_g9610/Q            -       A->Q  F     NO3X2          1  20.8   110    65    1738 
  U3_di_g9600/Q            -       B->Q  R     NA2X4          4  54.8   157   121    1859 
  U3_di_g9597/Q            -       A->Q  F     INX4           4  44.4    76    62    1921 
  U3_di_g9578/Q            -       A->Q  R     NO2X2          3  26.8   188   118    2039 
  U3_di_g9559/Q            -       A->Q  F     NA2X2          2  18.6    96    70    2110 
  U3_di_g9519/Q            -       A->Q  R     NO2X1          1   9.3   163   104    2214 
  g33782/Q                 -       BN->Q R     NA3I2X1        1  11.4   182   177    2391 
  U3_di_g9486/Q            -       C->Q  F     NO3X1          1  12.6   121   102    2492 
  U3_di_g9485/Q            -       A->Q  R     NA3X2          2  18.7   158   102    2594 
  U3_di_g9483/Q            -       A->Q  F     NO2X2          1  18.0   101    61    2655 
  g4167/Q                  -       A->Q  R     NA2X4          2  25.4   111    75    2730 
  g4163/Q                  -       A->Q  F     INX2           2  26.7    74    64    2794 
  g33242/Q                 -       C->Q  R     NA3I1X2        2  19.6   159   117    2911 
  g33770/Q                 -       A->Q  F     INX1          33 238.6   969   599    3510 
  g3918/Q                  -       B->Q  R     NO3X1          2  21.0   464   391    3901 
  g3911/Q                  -       A->Q  R     AND2X4        32 237.1   468   353    4255 
  g3800/Q                  -       B->Q  F     AN222X1        1   9.9   261   222    4477 
  g3728/Q                  -       A->Q  R     NA2X1          1  11.5   176   142    4618 
  U3_di_g8043/Q            -       B->Q  F     AN21X1         1   9.8   238    98    4716 
  U3_di_g8021/Q            -       A->Q  R     NO2X1          1   9.6   176   140    4856 
  U3_di_DI_op2_reg[22]/D   -       -     R     DFRQX4         1     -     -     0    4856 
#-----------------------------------------------------------------------------------------



Path 15: MET (0 ps) Setup Check with Pin U3_di_DI_op2_reg[18]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_op2_reg[18]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    4856                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C -       -     R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q -       C->Q  R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q            -       B->Q  F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q            -       C->Q  R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q            -       A->Q  F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q            -       A->Q  R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q           -       A->Q  F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q            -       B->Q  R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q            -       A->Q  F     INX3           3  33.1    80    67    1153 
  U3_di_g9726/Q            -       AN->Q F     NA3I1X2        3  28.4   158   164    1318 
  U3_di_g9707/Q            -       A->Q  R     NO2X2          5  35.5   238   163    1480 
  U3_di_g9630/Q            -       C->Q  F     NO3X1          1  12.3   132   110    1590 
  U3_di_g9620/Q            -       A->Q  R     NA2X2          1  12.7   110    82    1672 
  U3_di_g9610/Q            -       A->Q  F     NO3X2          1  20.8   110    65    1738 
  U3_di_g9600/Q            -       B->Q  R     NA2X4          4  54.8   157   121    1859 
  U3_di_g9597/Q            -       A->Q  F     INX4           4  44.4    76    62    1921 
  U3_di_g9578/Q            -       A->Q  R     NO2X2          3  26.8   188   118    2039 
  U3_di_g9559/Q            -       A->Q  F     NA2X2          2  18.6    96    70    2110 
  U3_di_g9519/Q            -       A->Q  R     NO2X1          1   9.3   163   104    2214 
  g33782/Q                 -       BN->Q R     NA3I2X1        1  11.4   182   177    2391 
  U3_di_g9486/Q            -       C->Q  F     NO3X1          1  12.6   121   102    2492 
  U3_di_g9485/Q            -       A->Q  R     NA3X2          2  18.7   158   102    2594 
  U3_di_g9483/Q            -       A->Q  F     NO2X2          1  18.0   101    61    2655 
  g4167/Q                  -       A->Q  R     NA2X4          2  25.4   111    75    2730 
  g4163/Q                  -       A->Q  F     INX2           2  26.7    74    64    2794 
  g33242/Q                 -       C->Q  R     NA3I1X2        2  19.6   159   117    2911 
  g33770/Q                 -       A->Q  F     INX1          33 238.6   969   599    3510 
  g3918/Q                  -       B->Q  R     NO3X1          2  21.0   464   391    3901 
  g3911/Q                  -       A->Q  R     AND2X4        32 237.1   468   353    4255 
  g3804/Q                  -       B->Q  F     AN222X1        1   9.9   261   222    4477 
  g3732/Q                  -       A->Q  R     NA2X1          1  11.5   176   142    4618 
  U3_di_g8049/Q            -       B->Q  F     AN21X1         1   9.8   238    98    4716 
  U3_di_g8033/Q            -       A->Q  R     NO2X1          1   9.6   176   140    4856 
  U3_di_DI_op2_reg[18]/D   -       -     R     DFRQX4         1     -     -     0    4856 
#-----------------------------------------------------------------------------------------



Path 16: MET (0 ps) Setup Check with Pin U3_di_DI_op2_reg[16]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_op2_reg[16]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    4856                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C -       -     R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q -       C->Q  R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q            -       B->Q  F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q            -       C->Q  R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q            -       A->Q  F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q            -       A->Q  R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q           -       A->Q  F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q            -       B->Q  R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q            -       A->Q  F     INX3           3  33.1    80    67    1153 
  U3_di_g9726/Q            -       AN->Q F     NA3I1X2        3  28.4   158   164    1318 
  U3_di_g9707/Q            -       A->Q  R     NO2X2          5  35.5   238   163    1480 
  U3_di_g9630/Q            -       C->Q  F     NO3X1          1  12.3   132   110    1590 
  U3_di_g9620/Q            -       A->Q  R     NA2X2          1  12.7   110    82    1672 
  U3_di_g9610/Q            -       A->Q  F     NO3X2          1  20.8   110    65    1738 
  U3_di_g9600/Q            -       B->Q  R     NA2X4          4  54.8   157   121    1859 
  U3_di_g9597/Q            -       A->Q  F     INX4           4  44.4    76    62    1921 
  U3_di_g9578/Q            -       A->Q  R     NO2X2          3  26.8   188   118    2039 
  U3_di_g9559/Q            -       A->Q  F     NA2X2          2  18.6    96    70    2110 
  U3_di_g9519/Q            -       A->Q  R     NO2X1          1   9.3   163   104    2214 
  g33782/Q                 -       BN->Q R     NA3I2X1        1  11.4   182   177    2391 
  U3_di_g9486/Q            -       C->Q  F     NO3X1          1  12.6   121   102    2492 
  U3_di_g9485/Q            -       A->Q  R     NA3X2          2  18.7   158   102    2594 
  U3_di_g9483/Q            -       A->Q  F     NO2X2          1  18.0   101    61    2655 
  g4167/Q                  -       A->Q  R     NA2X4          2  25.4   111    75    2730 
  g4163/Q                  -       A->Q  F     INX2           2  26.7    74    64    2794 
  g33242/Q                 -       C->Q  R     NA3I1X2        2  19.6   159   117    2911 
  g33770/Q                 -       A->Q  F     INX1          33 238.6   969   599    3510 
  g3918/Q                  -       B->Q  R     NO3X1          2  21.0   464   391    3901 
  g3911/Q                  -       A->Q  R     AND2X4        32 237.1   468   353    4255 
  g3806/Q                  -       B->Q  F     AN222X1        1   9.9   261   222    4477 
  g3734/Q                  -       A->Q  R     NA2X1          1  11.5   176   142    4618 
  U3_di_g8051/Q            -       B->Q  F     AN21X1         1   9.8   238    98    4716 
  U3_di_g8031/Q            -       A->Q  R     NO2X1          1   9.6   176   140    4856 
  U3_di_DI_op2_reg[16]/D   -       -     R     DFRQX4         1     -     -     0    4856 
#-----------------------------------------------------------------------------------------



Path 17: MET (1 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[61]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[6]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     137                  
     Required Time:=    4863                  
      Launch Clock:-       0                  
         Data Path:-    4862                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[6]/C                    -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[6]/Q                    -       C->Q  R     DFRQX2         4  46.8   225   350     350 
  U4_ex_U1_alu_g3783/Q                     -       A->Q  R     BUX4          16 136.2   174   168     517 
  U4_ex_U1_alu_mul_138_45/g84383/Q         -       A->Q  F     INX2           3  31.1    95    78     595 
  U4_ex_U1_alu_mul_138_45/g83230/Q         -       B->Q  R     NA2X2          1  20.8   130   104     699 
  U4_ex_U1_alu_mul_138_45/g82753/Q         -       B->Q  F     NA2X4          2  36.5    82    65     764 
  U4_ex_U1_alu_mul_138_45/g82339/Q         -       A->Q  R     INX4          17 157.9   196   128     892 
  U4_ex_U1_alu_mul_138_45/g82338/Q         -       A->Q  F     INX6          18 121.1   130   105     997 
  U4_ex_U1_alu_mul_138_45/g81657/Q         -       A->Q  R     NA2X1          1  15.0   174   123    1121 
  U4_ex_U1_alu_mul_138_45/g81013/Q         -       B->Q  F     NA2X2          1  23.1   100    76    1197 
  U4_ex_U1_alu_mul_138_45/cdnfadd_031_0/CO (p)     B->CO F     FAX4           1  23.8    92   277    1474 
  U4_ex_U1_alu_mul_138_45/cdnfadd_032_6/CO (p)     A->CO F     FAX4           1  21.9    90   280    1754 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_8/S  (p)     CI->S R     FAX4           1  21.9    88   420    2174 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_10/S (p)     CI->S R     FAX4           1  23.8    91   421    2595 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_12/S (p)     A->S  R     FAX4           1  23.1    90   453    3048 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_13/S (p)     B->S  F     FAX4           2  26.8   110   385    3433 
  U4_ex_U1_alu_mul_138_45/g80213/Q         -       A->Q  R     NO2X4          3  52.1   185   124    3557 
  U4_ex_U1_alu_mul_138_45/g80131/Q         -       B->Q  F     NO2X4          1  20.8    71    62    3619 
  U4_ex_U1_alu_mul_138_45/g80112/Q         -       B->Q  R     NA2X4          2  21.3    92    75    3695 
  U4_ex_U1_alu_mul_138_45/g80080/Q         -       A->Q  F     NA3X2          2  23.7   124    81    3776 
  U4_ex_U1_alu_mul_138_45/g80061/Q         -       B->Q  R     NA2X2          1  15.5   114    99    3875 
  U4_ex_U1_alu_mul_138_45/g80050/Q         -       B->Q  F     NO2X2          1  18.1    81    67    3942 
  U4_ex_U1_alu_mul_138_45/g80035/Q         -       A->Q  R     NO2X4          3  38.6   151    99    4041 
  U4_ex_U1_alu_mul_138_45/g80012/Q         -       A->Q  F     NO2X4          1  18.1   103    44    4086 
  U4_ex_U1_alu_mul_138_45/g79994/Q         -       A->Q  R     NO2X4          2  26.8   121    88    4173 
  U4_ex_U1_alu_mul_138_45/g79968/Q         -       A->Q  F     NO2X2          1  12.4   119    49    4222 
  U4_ex_U1_alu_mul_138_45/g79956/Q         -       A->Q  R     NO2X2          1  13.1   124    90    4312 
  U4_ex_U1_alu_mul_138_45/g84116/Q         -       A->Q  F     EN2X1          1   9.9   122   175    4487 
  U4_ex_U1_alu_g18825/Q                    -       A->Q  R     NA2X1          1   9.9   193    99    4586 
  U4_ex_U1_alu_g18727/Q                    -       A->Q  F     NA2X1          1  10.0   103    76    4663 
  U4_ex_U1_alu_g18625/Q                    -       C->Q  R     AN21X1         1   9.8   225   129    4791 
  U4_ex_U1_alu_g18470/Q                    -       A->Q  F     NO2X1          1   9.7    90    70    4862 
  U4_ex_U1_alu_hilo_reg[61]/D              -       -     F     DFRQX1         1     -     -     0    4862 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 18: MET (1 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[58]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[29]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[58]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     146                  
     Required Time:=    4854                  
      Launch Clock:-       0                  
         Data Path:-    4853                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[29]/C                    -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[29]/Q                    -       C->Q   F     DFRQX2         1  17.1    99   244     244 
  U3_di_g8188/Q                             -       A->Q   F     BUX4          13 155.2   172   179     423 
  U4_ex_U1_alu_mul_139_47/g89402/Q          -       A->Q   R     INX8          33 256.5   173   132     555 
  U4_ex_U1_alu_mul_139_47/g86864/Q          -       A->Q   F     NA3X1          1  20.8   190   130     685 
  U4_ex_U1_alu_mul_139_47/g86616/Q          -       B->Q   R     NA2X4         33 188.4   422   284     969 
  U4_ex_U1_alu_mul_139_47/g86122/Q          -       A->Q   R     AO22X1         1  21.9   214   316    1286 
  U4_ex_U1_alu_mul_139_47/cdnfadd_034_4/S   (p)     CI->S  F     FAX4           1  23.1   105   394    1680 
  U4_ex_U1_alu_mul_139_47/cdnfadd_034_7/CO  (p)     B->CO  F     FAX4           1  21.9    90   276    1956 
  U4_ex_U1_alu_mul_139_47/cdnfadd_035_10/S  (p)     CI->S  F     FAX4           1  21.9   103   375    2331 
  U4_ex_U1_alu_mul_139_47/cdnfadd_035_12/CO (p)     CI->CO F     FAX4           1  21.9    90   255    2585 
  U4_ex_U1_alu_mul_139_47/cdnfadd_036_12/S  (p)     CI->S  R     FAX4           1  23.1    90   421    3006 
  U4_ex_U1_alu_mul_139_47/cdnfadd_036_13/S  (p)     B->S   R     FAX4           2  18.6    82   432    3438 
  U4_ex_U1_alu_mul_139_47/g85569/Q          -       A->Q   R     OR2X4          3  27.2    76    97    3535 
  U4_ex_U1_alu_mul_139_47/g85481/Q          -       AN->Q  R     NO2I1X4        2  19.3   103   134    3668 
  U4_ex_U1_alu_mul_139_47/g85444/Q          -       A->Q   F     NA2X2          1  18.1    79    62    3731 
  U4_ex_U1_alu_mul_139_47/g85428/Q          -       A->Q   R     NO2X4          2  37.0   146    96    3827 
  U4_ex_U1_alu_mul_139_47/g85423/Q          -       A->Q   F     INX4           2  31.3    61    50    3878 
  U4_ex_U1_alu_mul_139_47/g85411/Q          -       B->Q   R     NO2I1X4        2  26.1   120    77    3955 
  U4_ex_U1_alu_mul_139_47/g85385/Q          -       B->Q   F     NA3X2          1  18.0   116    80    4035 
  U4_ex_U1_alu_mul_139_47/g85366/Q          -       A->Q   R     NA2X4          3  26.7   104    80    4115 
  U4_ex_U1_alu_mul_139_47/g85355/Q          -       A->Q   F     NA2X2          1  15.6    86    58    4173 
  U4_ex_U1_alu_mul_139_47/g89970/Q          -       C->Q   R     NA3I2X2        4  40.5   241   164    4336 
  U4_ex_U1_alu_mul_139_47/g89903/Q          -       A->Q   F     INX2           2  17.2    79    59    4395 
  U4_ex_U1_alu_mul_139_47/g85275/Q          -       A->Q   R     ON211X1        1   9.8   230   131    4526 
  U4_ex_U1_alu_mul_139_47/g85262/Q          -       C->Q   F     ON21X1         1   9.9   128   104    4630 
  U4_ex_U1_alu_g18841/Q                     -       A->Q   R     NA2X1          1  11.3   203   107    4737 
  U4_ex_U1_alu_g18480/Q                     -       B->Q   F     AN31X1         1   9.6   150   116    4853 
  U4_ex_U1_alu_hilo_reg[58]/D               -       -      F     DFRX1          1     -     -     0    4853 
#-----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 19: MET (1 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[55]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[3]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[55]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     144                  
     Required Time:=    4856                  
      Launch Clock:-       0                  
         Data Path:-    4855                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[3]/C                   -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[3]/Q                   -       C->Q  R     DFRQX2         1  26.7   150   303     303 
  U3_di_g8202/Q                           -       A->Q  R     BUX8          28 300.8   188   166     469 
  U4_ex_U1_alu_mul_139_47/g89437/Q        -       A->Q  R     BUX3           9  61.8   115   130     599 
  U4_ex_U1_alu_mul_139_47/g89428/Q        -       A->Q  F     INX1           4  28.2   133   105     704 
  U4_ex_U1_alu_mul_139_47/g87561/Q        -       C->Q  F     OA22X1         2  19.3   149   297    1001 
  U4_ex_U1_alu_mul_139_47/g87348/Q        -       A->Q  R     INX1           1   9.3    81    71    1072 
  U4_ex_U1_alu_mul_139_47/g86486/Q        -       D->Q  R     AO22X1         1  23.8   228   229    1300 
  U4_ex_U1_alu_mul_139_47/cdnfadd_013_0/S (p)     A->S  R     FAX4           1  23.1    91   478    1778 
  U4_ex_U1_alu_mul_139_47/cdnfadd_013_3/S (p)     B->S  R     FAX4           1  21.9    88   436    2214 
  U4_ex_U1_alu_mul_139_47/cdnfadd_013_4/S (p)     CI->S F     FAX4           2  18.5    99   370    2584 
  U4_ex_U1_alu_mul_139_47/g85870/Q        -       A->Q  F     OR2X2          2  26.4    87   159    2743 
  U4_ex_U1_alu_mul_139_47/g85827/Q        -       B->Q  R     NA2X4          1  18.0    86    76    2819 
  U4_ex_U1_alu_mul_139_47/g85823/Q        -       A->Q  F     NA2X4          2  24.2    71    49    2868 
  U4_ex_U1_alu_mul_139_47/g85795/Q        -       A->Q  R     NA2X4          1  18.0    86    59    2928 
  U4_ex_U1_alu_mul_139_47/g85790/Q        -       A->Q  F     NA2X4          2  26.8    74    52    2980 
  U4_ex_U1_alu_mul_139_47/g85762/Q        -       A->Q  R     NA2X4          1  18.0    90    60    3040 
  U4_ex_U1_alu_mul_139_47/g85756/Q        -       A->Q  F     NA2X4          4  44.6    88    68    3108 
  U4_ex_U1_alu_mul_139_47/g85715/Q        -       B->Q  R     NA2X4          1  18.7    88    77    3184 
  U4_ex_U1_alu_mul_139_47/g85688/Q        -       A->Q  F     NA3X4          2  21.8    87    58    3242 
  U4_ex_U1_alu_mul_139_47/g85656/Q        -       A->Q  F     AND2X4         2  17.7    44   106    3348 
  U4_ex_U1_alu_mul_139_47/g89943/Q        -       B->Q  F     OA21X4         3  37.1    87   214    3562 
  U4_ex_U1_alu_mul_139_47/g85587/Q        -       A->Q  R     NA3X4          1  18.7   123    74    3636 
  U4_ex_U1_alu_mul_139_47/g85546/Q        -       A->Q  F     NA3X4          2  24.3    91    64    3699 
  U4_ex_U1_alu_mul_139_47/g85440/Q        -       A->Q  R     NA2X4          1  18.7    86    65    3764 
  U4_ex_U1_alu_mul_139_47/g85439/Q        -       A->Q  F     NA3X4          3  38.4   104    72    3837 
  U4_ex_U1_alu_mul_139_47/g85404/Q        -       B->Q  R     NA2X4          2  34.0   117    97    3934 
  U4_ex_U1_alu_mul_139_47/g85372/Q        -       B->Q  F     NA2X4          6  48.9    97    74    4008 
  U4_ex_U1_alu_mul_139_47/g85360/Q        -       A->Q  R     NA2X2          1  17.8   118    85    4094 
  U4_ex_U1_alu_mul_139_47/g85346/Q        -       B->Q  F     NA3I1X4        5  46.3   120    92    4186 
  U4_ex_U1_alu_mul_139_47/g89684/Q        -       B->Q  R     NA2I1X2        1  18.0   125   104    4289 
  U4_ex_U1_alu_mul_139_47/g85315/Q        -       A->Q  F     NA2X4          2  21.8    75    51    4340 
  U4_ex_U1_alu_mul_139_47/g85303/Q        -       A->Q  R     NA2X2          2  17.2   125    78    4418 
  U4_ex_U1_alu_mul_139_47/g85289/Q        -       A->Q  F     NA2X1          1   9.9   113    70    4488 
  U4_ex_U1_alu_mul_139_47/g85268/Q        -       A->Q  R     NA2X1          1   9.9   136    97    4585 
  U4_ex_U1_alu_mul_139_47/g85258/Q        -       A->Q  F     NA2X1          1   9.9    94    71    4656 
  U4_ex_U1_alu_g18823/Q                   -       A->Q  R     NA2X1          1  10.7   199    96    4751 
  U4_ex_U1_alu_g18475/Q                   -       A->Q  F     AN21X1         1   9.7   132   104    4855 
  U4_ex_U1_alu_hilo_reg[55]/D             -       -     F     DFRQX1         1     -     -     0    4855 
#--------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 20: MET (1 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[53]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[6]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[53]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     135                  
     Required Time:=    4865                  
      Launch Clock:-       0                  
         Data Path:-    4864                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[6]/C                    -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[6]/Q                    -       C->Q  R     DFRQX2         4  46.8   225   350     350 
  U4_ex_U1_alu_g3783/Q                     -       A->Q  R     BUX4          16 136.2   174   168     517 
  U4_ex_U1_alu_mul_138_45/g84383/Q         -       A->Q  F     INX2           3  31.1    95    78     595 
  U4_ex_U1_alu_mul_138_45/g83230/Q         -       B->Q  R     NA2X2          1  20.8   130   104     699 
  U4_ex_U1_alu_mul_138_45/g82753/Q         -       B->Q  F     NA2X4          2  36.5    82    65     764 
  U4_ex_U1_alu_mul_138_45/g82339/Q         -       A->Q  R     INX4          17 157.9   196   128     892 
  U4_ex_U1_alu_mul_138_45/g82338/Q         -       A->Q  F     INX6          18 121.1   130   105     997 
  U4_ex_U1_alu_mul_138_45/g81657/Q         -       A->Q  R     NA2X1          1  15.0   174   123    1121 
  U4_ex_U1_alu_mul_138_45/g81013/Q         -       B->Q  F     NA2X2          1  23.1   100    76    1197 
  U4_ex_U1_alu_mul_138_45/cdnfadd_031_0/CO (p)     B->CO F     FAX4           1  23.8    92   277    1474 
  U4_ex_U1_alu_mul_138_45/cdnfadd_032_6/CO (p)     A->CO F     FAX4           1  21.9    90   280    1754 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_8/S  (p)     CI->S R     FAX4           1  21.9    88   420    2174 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_10/S (p)     CI->S R     FAX4           1  23.8    91   421    2595 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_12/S (p)     A->S  R     FAX4           1  23.1    90   453    3048 
  U4_ex_U1_alu_mul_138_45/cdnfadd_033_13/S (p)     B->S  F     FAX4           2  26.8   110   385    3433 
  U4_ex_U1_alu_mul_138_45/g80213/Q         -       A->Q  R     NO2X4          3  52.1   185   124    3557 
  U4_ex_U1_alu_mul_138_45/g80131/Q         -       B->Q  F     NO2X4          1  20.8    71    62    3619 
  U4_ex_U1_alu_mul_138_45/g80112/Q         -       B->Q  R     NA2X4          2  21.3    92    75    3695 
  U4_ex_U1_alu_mul_138_45/g80096/Q         -       A->Q  F     NA2X2          2  18.2    90    61    3756 
  U4_ex_U1_alu_mul_138_45/g80078/Q         -       A->Q  F     AND2X4         1  18.1    45   107    3863 
  U4_ex_U1_alu_mul_138_45/g80063/Q         -       A->Q  R     NO2X4          1  20.8   107    66    3929 
  U4_ex_U1_alu_mul_138_45/g80037/Q         -       B->Q  F     NA2X4          5  49.3   109    74    4003 
  U4_ex_U1_alu_mul_138_45/g84148/Q         -       A->Q  F     AO21X4         3  33.0    80   199    4202 
  U4_ex_U1_alu_mul_138_45/g83911/Q         -       B->Q  R     NA2I1X2        1  12.3   101    81    4283 
  U4_ex_U1_alu_mul_138_45/g79940/Q         -       A->Q  F     NA2X2          1  13.1    73    53    4337 
  U4_ex_U1_alu_mul_138_45/g84111/Q         -       A->Q  F     EN2X1          1   9.9   122   162    4499 
  U4_ex_U1_alu_g18828/Q                    -       A->Q  R     NA2X1          1   9.9   193    99    4598 
  U4_ex_U1_alu_g18728/Q                    -       A->Q  F     NA2X1          1  10.9   107    80    4678 
  U4_ex_U1_alu_g18627/Q                    -       B->Q  R     NO2X1          1   9.8   160   121    4800 
  U4_ex_U1_alu_g18474/Q                    -       A->Q  F     NO2X1          1   9.6    76    65    4864 
  U4_ex_U1_alu_hilo_reg[53]/D              -       -     F     DFRX1          1     -     -     0    4864 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 21: MET (1 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[45]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op1_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[45]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
         Data Path:-    4873                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op1_reg[0]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op1_reg[0]/Q                   -       C->Q   R     DFRQX1         2  33.0   306   387     387 
  U4_ex_U1_alu_g3813/Q                    -       A->Q   F     INX4           2  73.7   133   104     492 
  U4_ex_U1_alu_g3808/Q                    -       A->Q   R     INX6          20 199.2   177   128     620 
  U4_ex_U1_alu_mul_138_45/g83554/Q        -       A->Q   R     BUX8          13 117.6    87   114     734 
  U4_ex_U1_alu_mul_138_45/g83553/Q        -       A->Q   F     INX3          15 119.7   194   137     870 
  U4_ex_U1_alu_mul_138_45/g81869/Q        -       S->Q   R     MU2IX1         1   9.5   204   161    1031 
  U4_ex_U1_alu_mul_138_45/g81049/Q        -       B->Q   R     AO22X1         1  23.1   223   280    1310 
  U4_ex_U1_alu_mul_138_45/cdnfadd_005_0/S (p)     B->S   R     FAX4           1  16.8    79   462    1773 
  U4_ex_U1_alu_mul_138_45/g84427/Q        -       A->Q   F     INX2           1  21.7    61    52    1824 
  U4_ex_U1_alu_mul_138_45/g80568/CO       -       CI->CO F     FAX2           2  25.9   115   233    2058 
  U4_ex_U1_alu_mul_138_45/g80565/Q        -       B->Q   R     NO2X2          1  18.1   146   115    2173 
  U4_ex_U1_alu_mul_138_45/g80562/Q        -       B->Q   F     NO2I1X4        2  27.2    70    52    2225 
  U4_ex_U1_alu_mul_138_45/g80560/Q        -       A->Q   R     INX2           1  20.8    69    54    2279 
  U4_ex_U1_alu_mul_138_45/g80558/Q        -       B->Q   F     NA2X4          1  18.0    61    45    2324 
  U4_ex_U1_alu_mul_138_45/g80554/Q        -       A->Q   R     NA2X4          2  27.5   104    68    2391 
  U4_ex_U1_alu_mul_138_45/g80532/Q        -       A->Q   F     NA2X4          1  18.0    60    46    2438 
  U4_ex_U1_alu_mul_138_45/g80526/Q        -       A->Q   R     NA2X4          2  28.4   117    68    2506 
  U4_ex_U1_alu_mul_138_45/g80514/Q        -       A->Q   F     NA2X4          1  18.0    60    47    2552 
  U4_ex_U1_alu_mul_138_45/g80512/Q        -       A->Q   R     NA2X4          2  30.6   109    71    2623 
  U4_ex_U1_alu_mul_138_45/g80493/Q        -       B->Q   F     NA2I1X4        1  18.0    58    51    2674 
  U4_ex_U1_alu_mul_138_45/g80476/Q        -       A->Q   R     NA2X4          2  29.6   107    69    2743 
  U4_ex_U1_alu_mul_138_45/g80435/Q        -       B->Q   F     NA2X4          1  18.0    64    48    2790 
  U4_ex_U1_alu_mul_138_45/g80426/Q        -       A->Q   R     NA2X4          2  24.0    96    64    2855 
  U4_ex_U1_alu_mul_138_45/g80412/Q        -       A->Q   F     NA2X4          1  18.0    57    45    2900 
  U4_ex_U1_alu_mul_138_45/g80402/Q        -       A->Q   R     NA2X4          2  21.9    94    60    2960 
  U4_ex_U1_alu_mul_138_45/g80347/Q        -       A->Q   F     NA2X2          1  18.0    78    61    3022 
  U4_ex_U1_alu_mul_138_45/g80326/Q        -       A->Q   R     NA2X4          2  21.1    93    64    3086 
  U4_ex_U1_alu_mul_138_45/g80284/Q        -       A->Q   F     NA2X2          1  18.0    81    61    3147 
  U4_ex_U1_alu_mul_138_45/g80274/Q        -       A->Q   R     NA2X4          3  36.4   121    82    3229 
  U4_ex_U1_alu_mul_138_45/g80259/Q        -       A->Q   F     NA2X4          1  20.8    67    49    3278 
  U4_ex_U1_alu_mul_138_45/g80241/Q        -       B->Q   R     NA2X4          2  27.5   103    81    3359 
  U4_ex_U1_alu_mul_138_45/g80172/Q        -       A->Q   F     NA2X4          2  25.0    66    52    3411 
  U4_ex_U1_alu_mul_138_45/g80138/Q        -       A->Q   R     NA3X4          2  20.4   124    70    3481 
  U4_ex_U1_alu_mul_138_45/g80114/Q        -       B->Q   F     NA3X2          1  22.8   117    89    3571 
  U4_ex_U1_alu_mul_138_45/g80100/Q        -       B->Q   R     NA3X4          5  49.2   178   129    3700 
  U4_ex_U1_alu_mul_138_45/g80087/Q        -       B->Q   F     NA2X4          1  18.7    68    49    3749 
  U4_ex_U1_alu_mul_138_45/g80074/Q        -       A->Q   R     NA3X4          2  27.5   135    78    3827 
  U4_ex_U1_alu_mul_138_45/g80058/Q        -       A->Q   F     NA3X4          3  45.9   125    85    3912 
  U4_ex_U1_alu_mul_138_45/g80037/Q        -       A->Q   R     NA2X4          5  49.3   145   107    4020 
  U4_ex_U1_alu_mul_138_45/g84140/Q        -       B->Q   F     NA2I1X2        1  18.0    86    67    4087 
  U4_ex_U1_alu_mul_138_45/g80009/Q        -       A->Q   R     NA2X4          4  37.8   123    85    4172 
  U4_ex_U1_alu_mul_138_45/g79999/Q        -       A->Q   F     INX1           3  22.8   115    93    4265 
  U4_ex_U1_alu_mul_138_45/g79967/Q        -       A->Q   R     NO2X1          1  12.4   187   126    4391 
  U4_ex_U1_alu_mul_138_45/g79960/Q        -       A->Q   F     NO2X2          1  13.1    68    53    4444 
  U4_ex_U1_alu_mul_138_45/g84146/Q        -       A->Q   R     EN2X1          1   9.9   203   159    4603 
  U4_ex_U1_alu_g18836/Q                   -       A->Q   F     NA2X1          1  11.3   215    82    4686 
  U4_ex_U1_alu_g18477/Q                   -       B->Q   R     AN31X1         1   9.7   228   188    4873 
  U4_ex_U1_alu_hilo_reg[45]/D             -       -      R     DFRQX1         1     -     -     0    4873 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 22: MET (1 ps) Setup Check with Pin U3_di_DI_offset_reg[29]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_offset_reg[29]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    4858                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C  -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q  -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q             -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q             -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q             -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q             -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q            -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q             -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q             -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q             -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q             -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q             -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q             -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q             -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q             -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q             -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q             -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q             -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q             -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q             -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q             -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q             -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                   -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                   -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                   -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                   -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                   -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g4108/Q                   -       A->Q   F     BUX2           7  52.0   123   161    3322 
  U3_di_g6372/Q             -       A->Q   R     NO2X2          2  21.1   186   114    3435 
  U3_di_g6370/Q             -       A->Q   R     AND2X4        35 203.1   404   298    3734 
  g33283/Q                  -       AN->Q  R     NO3I2X2       14 103.3   764   484    4217 
  U3_di_g7690/Q             -       AN->Q  R     NO2I1X2       14  91.7   521   393    4610 
  U3_di_g7525/Q             -       A->Q   F     NA2X1          1  10.7   166   101    4712 
  U3_di_g7481/Q             -       A->Q   R     AN21X1         1   9.4   250   146    4858 
  U3_di_DI_offset_reg[29]/D -       -      R     DFRQX2         1     -     -     0    4858 
#-------------------------------------------------------------------------------------------



Path 23: MET (1 ps) Setup Check with Pin U3_di_DI_offset_reg[28]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_offset_reg[28]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    4858                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C  -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q  -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q             -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q             -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q             -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q             -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q            -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q             -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q             -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q             -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q             -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q             -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q             -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q             -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q             -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q             -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q             -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q             -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q             -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q             -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q             -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q             -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                   -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                   -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                   -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                   -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                   -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g4108/Q                   -       A->Q   F     BUX2           7  52.0   123   161    3322 
  U3_di_g6372/Q             -       A->Q   R     NO2X2          2  21.1   186   114    3435 
  U3_di_g6370/Q             -       A->Q   R     AND2X4        35 203.1   404   298    3734 
  g33283/Q                  -       AN->Q  R     NO3I2X2       14 103.3   764   484    4217 
  U3_di_g7690/Q             -       AN->Q  R     NO2I1X2       14  91.7   521   393    4610 
  U3_di_g7524/Q             -       A->Q   F     NA2X1          1  10.7   166   101    4712 
  U3_di_g7480/Q             -       A->Q   R     AN21X1         1   9.4   250   146    4858 
  U3_di_DI_offset_reg[28]/D -       -      R     DFRQX2         1     -     -     0    4858 
#-------------------------------------------------------------------------------------------



Path 24: MET (1 ps) Setup Check with Pin U3_di_DI_offset_reg[27]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_offset_reg[27]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    4858                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C  -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q  -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q             -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q             -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q             -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q             -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q            -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q             -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q             -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q             -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q             -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q             -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q             -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q             -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q             -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q             -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q             -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q             -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q             -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q             -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q             -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q             -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                   -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                   -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                   -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                   -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                   -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g4108/Q                   -       A->Q   F     BUX2           7  52.0   123   161    3322 
  U3_di_g6372/Q             -       A->Q   R     NO2X2          2  21.1   186   114    3435 
  U3_di_g6370/Q             -       A->Q   R     AND2X4        35 203.1   404   298    3734 
  g33283/Q                  -       AN->Q  R     NO3I2X2       14 103.3   764   484    4217 
  U3_di_g7690/Q             -       AN->Q  R     NO2I1X2       14  91.7   521   393    4610 
  U3_di_g7514/Q             -       A->Q   F     NA2X1          1  10.7   166   101    4712 
  U3_di_g7479/Q             -       A->Q   R     AN21X1         1   9.4   250   146    4858 
  U3_di_DI_offset_reg[27]/D -       -      R     DFRQX2         1     -     -     0    4858 
#-------------------------------------------------------------------------------------------



Path 25: MET (1 ps) Setup Check with Pin U3_di_DI_offset_reg[26]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_offset_reg[26]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    4858                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C  -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q  -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q             -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q             -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q             -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q             -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q            -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q             -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q             -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q             -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q             -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q             -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q             -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q             -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q             -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q             -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q             -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q             -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q             -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q             -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q             -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q             -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                   -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                   -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                   -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                   -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                   -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g4108/Q                   -       A->Q   F     BUX2           7  52.0   123   161    3322 
  U3_di_g6372/Q             -       A->Q   R     NO2X2          2  21.1   186   114    3435 
  U3_di_g6370/Q             -       A->Q   R     AND2X4        35 203.1   404   298    3734 
  g33283/Q                  -       AN->Q  R     NO3I2X2       14 103.3   764   484    4217 
  U3_di_g7690/Q             -       AN->Q  R     NO2I1X2       14  91.7   521   393    4610 
  U3_di_g7522/Q             -       A->Q   F     NA2X1          1  10.7   166   101    4712 
  U3_di_g7478/Q             -       A->Q   R     AN21X1         1   9.4   250   146    4858 
  U3_di_DI_offset_reg[26]/D -       -      R     DFRQX2         1     -     -     0    4858 
#-------------------------------------------------------------------------------------------



Path 26: MET (1 ps) Setup Check with Pin U3_di_DI_offset_reg[25]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_offset_reg[25]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    4858                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C  -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q  -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q             -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q             -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q             -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q             -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q            -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q             -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q             -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q             -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q             -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q             -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q             -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q             -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q             -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q             -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q             -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q             -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q             -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q             -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q             -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q             -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                   -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                   -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                   -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                   -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                   -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g4108/Q                   -       A->Q   F     BUX2           7  52.0   123   161    3322 
  U3_di_g6372/Q             -       A->Q   R     NO2X2          2  21.1   186   114    3435 
  U3_di_g6370/Q             -       A->Q   R     AND2X4        35 203.1   404   298    3734 
  g33283/Q                  -       AN->Q  R     NO3I2X2       14 103.3   764   484    4217 
  U3_di_g7690/Q             -       AN->Q  R     NO2I1X2       14  91.7   521   393    4610 
  U3_di_g7521/Q             -       A->Q   F     NA2X1          1  10.7   166   101    4712 
  U3_di_g7477/Q             -       A->Q   R     AN21X1         1   9.4   250   146    4858 
  U3_di_DI_offset_reg[25]/D -       -      R     DFRQX2         1     -     -     0    4858 
#-------------------------------------------------------------------------------------------



Path 27: MET (1 ps) Setup Check with Pin U3_di_DI_offset_reg[24]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_offset_reg[24]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    4858                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C  -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q  -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q             -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q             -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q             -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q             -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q            -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q             -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q             -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q             -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q             -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q             -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q             -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q             -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q             -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q             -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q             -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q             -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q             -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q             -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q             -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q             -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                   -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                   -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                   -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                   -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                   -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g4108/Q                   -       A->Q   F     BUX2           7  52.0   123   161    3322 
  U3_di_g6372/Q             -       A->Q   R     NO2X2          2  21.1   186   114    3435 
  U3_di_g6370/Q             -       A->Q   R     AND2X4        35 203.1   404   298    3734 
  g33283/Q                  -       AN->Q  R     NO3I2X2       14 103.3   764   484    4217 
  U3_di_g7690/Q             -       AN->Q  R     NO2I1X2       14  91.7   521   393    4610 
  U3_di_g7520/Q             -       A->Q   F     NA2X1          1  10.7   166   101    4712 
  U3_di_g7476/Q             -       A->Q   R     AN21X1         1   9.4   250   146    4858 
  U3_di_DI_offset_reg[24]/D -       -      R     DFRQX2         1     -     -     0    4858 
#-------------------------------------------------------------------------------------------



Path 28: MET (1 ps) Setup Check with Pin U3_di_DI_offset_reg[23]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_offset_reg[23]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    4858                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C  -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q  -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q             -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q             -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q             -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q             -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q            -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q             -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q             -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q             -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q             -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q             -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q             -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q             -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q             -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q             -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q             -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q             -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q             -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q             -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q             -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q             -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                   -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                   -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                   -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                   -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                   -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g4108/Q                   -       A->Q   F     BUX2           7  52.0   123   161    3322 
  U3_di_g6372/Q             -       A->Q   R     NO2X2          2  21.1   186   114    3435 
  U3_di_g6370/Q             -       A->Q   R     AND2X4        35 203.1   404   298    3734 
  g33283/Q                  -       AN->Q  R     NO3I2X2       14 103.3   764   484    4217 
  U3_di_g7690/Q             -       AN->Q  R     NO2I1X2       14  91.7   521   393    4610 
  U3_di_g7519/Q             -       A->Q   F     NA2X1          1  10.7   166   101    4712 
  U3_di_g7475/Q             -       A->Q   R     AN21X1         1   9.4   250   146    4858 
  U3_di_DI_offset_reg[23]/D -       -      R     DFRQX2         1     -     -     0    4858 
#-------------------------------------------------------------------------------------------



Path 29: MET (1 ps) Setup Check with Pin U3_di_DI_offset_reg[22]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_offset_reg[22]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     141                  
     Required Time:=    4859                  
      Launch Clock:-       0                  
         Data Path:-    4858                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C  -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q  -       C->Q   R     DFRQX2         2  20.5   126   287     287 
  U3_di_g9851/Q             -       B->Q   F     NO2X2          2  28.6    94    82     369 
  U3_di_g9846/Q             -       C->Q   R     NA3I1X4        3  29.9   136   108     478 
  U3_di_g9834/Q             -       A->Q   F     NO2X2          6  40.5   127    88     565 
  U3_di_g9806/Q             -       A->Q   R     AN21X2         3  40.1   181   309     875 
  U3_di_g33843/Q            -       A->Q   F     INX2           4  49.8   130   104     978 
  U3_di_g9772/Q             -       B->Q   R     NO2X4          2  29.8   142   108    1087 
  U3_di_g9760/Q             -       A->Q   F     INX3           3  33.1    80    67    1153 
  U3_di_g9749/Q             -       A->Q   R     NO2X4          3  39.9   156   101    1254 
  U3_di_g9718/Q             -       A->Q   F     NA2X4          5  44.5    99    75    1329 
  U3_di_g9864/Q             -       C->Q   R     NO3I1X1        2  17.0   329   228    1557 
  U3_di_g9633/Q             -       B->Q   F     NO2X1          1  10.6   125    99    1656 
  U3_di_g9616/Q             -       B->Q   R     NA2X1          1  14.2   167   129    1785 
  U3_di_g9601/Q             -       AN->Q  R     NA2I1X4       12 113.2   256   197    1982 
  U3_di_g9598/Q             -       A->Q   F     INX4           4  37.2    86    64    2046 
  U3_di_g9558/Q             -       IN1->Q R     MU2IX1         2  19.4   301   197    2243 
  U3_di_g9504/Q             -       B->Q   F     NA2X1          1  12.3   125    88    2331 
  U3_di_g9494/Q             -       A->Q   R     NA2X2          1  16.0   112    88    2419 
  U3_di_g9491/Q             -       B->Q   F     NO3X2          1  20.2   109    77    2496 
  U3_di_g9489/Q             -       B->Q   R     NA2I1X4        3  33.1   112    93    2589 
  U3_di_g9487/Q             -       A->Q   F     NO2X2          1  18.0   101    57    2646 
  g4165/Q                   -       A->Q   R     NA2X4          3  33.9   117    84    2731 
  g4147/Q                   -       AN->Q  R     NA3I1X4        3  25.5   130   119    2850 
  g4122/Q                   -       A->Q   F     ON22X1         1  12.4   162   104    2954 
  g4116/Q                   -       A->Q   R     NO2X2          1  15.3   139   106    3060 
  g4110/Q                   -       C->Q   F     NA3I1X2        3  27.0   132   101    3161 
  g4108/Q                   -       A->Q   F     BUX2           7  52.0   123   161    3322 
  U3_di_g6372/Q             -       A->Q   R     NO2X2          2  21.1   186   114    3435 
  U3_di_g6370/Q             -       A->Q   R     AND2X4        35 203.1   404   298    3734 
  g33283/Q                  -       AN->Q  R     NO3I2X2       14 103.3   764   484    4217 
  U3_di_g7690/Q             -       AN->Q  R     NO2I1X2       14  91.7   521   393    4610 
  U3_di_g7518/Q             -       A->Q   F     NA2X1          1  10.7   166   101    4712 
  U3_di_g7473/Q             -       A->Q   R     AN21X1         1   9.4   250   146    4858 
  U3_di_DI_offset_reg[22]/D -       -      R     DFRQX2         1     -     -     0    4858 
#-------------------------------------------------------------------------------------------



Path 30: MET (2 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[49]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op1_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[49]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
         Data Path:-    4873                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op1_reg[0]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op1_reg[0]/Q                   -       C->Q   R     DFRQX1         2  33.0   306   387     387 
  U4_ex_U1_alu_g3813/Q                    -       A->Q   F     INX4           2  73.7   133   104     492 
  U4_ex_U1_alu_g3808/Q                    -       A->Q   R     INX6          20 199.2   177   128     620 
  U4_ex_U1_alu_mul_138_45/g83554/Q        -       A->Q   R     BUX8          13 117.6    87   114     734 
  U4_ex_U1_alu_mul_138_45/g83553/Q        -       A->Q   F     INX3          15 119.7   194   137     870 
  U4_ex_U1_alu_mul_138_45/g81869/Q        -       S->Q   R     MU2IX1         1   9.5   204   161    1031 
  U4_ex_U1_alu_mul_138_45/g81049/Q        -       B->Q   R     AO22X1         1  23.1   223   280    1310 
  U4_ex_U1_alu_mul_138_45/cdnfadd_005_0/S (p)     B->S   R     FAX4           1  16.8    79   462    1773 
  U4_ex_U1_alu_mul_138_45/g84427/Q        -       A->Q   F     INX2           1  21.7    61    52    1824 
  U4_ex_U1_alu_mul_138_45/g80568/CO       -       CI->CO F     FAX2           2  25.9   115   233    2058 
  U4_ex_U1_alu_mul_138_45/g80565/Q        -       B->Q   R     NO2X2          1  18.1   146   115    2173 
  U4_ex_U1_alu_mul_138_45/g80562/Q        -       B->Q   F     NO2I1X4        2  27.2    70    52    2225 
  U4_ex_U1_alu_mul_138_45/g80560/Q        -       A->Q   R     INX2           1  20.8    69    54    2279 
  U4_ex_U1_alu_mul_138_45/g80558/Q        -       B->Q   F     NA2X4          1  18.0    61    45    2324 
  U4_ex_U1_alu_mul_138_45/g80554/Q        -       A->Q   R     NA2X4          2  27.5   104    68    2391 
  U4_ex_U1_alu_mul_138_45/g80532/Q        -       A->Q   F     NA2X4          1  18.0    60    46    2438 
  U4_ex_U1_alu_mul_138_45/g80526/Q        -       A->Q   R     NA2X4          2  28.4   117    68    2506 
  U4_ex_U1_alu_mul_138_45/g80514/Q        -       A->Q   F     NA2X4          1  18.0    60    47    2552 
  U4_ex_U1_alu_mul_138_45/g80512/Q        -       A->Q   R     NA2X4          2  30.6   109    71    2623 
  U4_ex_U1_alu_mul_138_45/g80493/Q        -       B->Q   F     NA2I1X4        1  18.0    58    51    2674 
  U4_ex_U1_alu_mul_138_45/g80476/Q        -       A->Q   R     NA2X4          2  29.6   107    69    2743 
  U4_ex_U1_alu_mul_138_45/g80435/Q        -       B->Q   F     NA2X4          1  18.0    64    48    2790 
  U4_ex_U1_alu_mul_138_45/g80426/Q        -       A->Q   R     NA2X4          2  24.0    96    64    2855 
  U4_ex_U1_alu_mul_138_45/g80412/Q        -       A->Q   F     NA2X4          1  18.0    57    45    2900 
  U4_ex_U1_alu_mul_138_45/g80402/Q        -       A->Q   R     NA2X4          2  21.9    94    60    2960 
  U4_ex_U1_alu_mul_138_45/g80347/Q        -       A->Q   F     NA2X2          1  18.0    78    61    3022 
  U4_ex_U1_alu_mul_138_45/g80326/Q        -       A->Q   R     NA2X4          2  21.1    93    64    3086 
  U4_ex_U1_alu_mul_138_45/g80284/Q        -       A->Q   F     NA2X2          1  18.0    81    61    3147 
  U4_ex_U1_alu_mul_138_45/g80274/Q        -       A->Q   R     NA2X4          3  36.4   121    82    3229 
  U4_ex_U1_alu_mul_138_45/g80259/Q        -       A->Q   F     NA2X4          1  20.8    67    49    3278 
  U4_ex_U1_alu_mul_138_45/g80241/Q        -       B->Q   R     NA2X4          2  27.5   103    81    3359 
  U4_ex_U1_alu_mul_138_45/g80172/Q        -       A->Q   F     NA2X4          2  25.0    66    52    3411 
  U4_ex_U1_alu_mul_138_45/g80138/Q        -       A->Q   R     NA3X4          2  20.4   124    70    3481 
  U4_ex_U1_alu_mul_138_45/g80114/Q        -       B->Q   F     NA3X2          1  22.8   117    89    3571 
  U4_ex_U1_alu_mul_138_45/g80100/Q        -       B->Q   R     NA3X4          5  49.2   178   129    3700 
  U4_ex_U1_alu_mul_138_45/g80087/Q        -       B->Q   F     NA2X4          1  18.7    68    49    3749 
  U4_ex_U1_alu_mul_138_45/g80074/Q        -       A->Q   R     NA3X4          2  27.5   135    78    3827 
  U4_ex_U1_alu_mul_138_45/g80058/Q        -       A->Q   F     NA3X4          3  45.9   125    85    3912 
  U4_ex_U1_alu_mul_138_45/g80037/Q        -       A->Q   R     NA2X4          5  49.3   145   107    4020 
  U4_ex_U1_alu_mul_138_45/g84140/Q        -       B->Q   F     NA2I1X2        1  18.0    86    67    4087 
  U4_ex_U1_alu_mul_138_45/g80009/Q        -       A->Q   R     NA2X4          4  37.8   123    85    4172 
  U4_ex_U1_alu_mul_138_45/g79999/Q        -       A->Q   F     INX1           3  22.8   115    93    4265 
  U4_ex_U1_alu_mul_138_45/g79965/Q        -       A->Q   R     NO2X1          1  12.4   187   126    4391 
  U4_ex_U1_alu_mul_138_45/g79943/Q        -       A->Q   F     NO2X2          1  13.1    68    53    4444 
  U4_ex_U1_alu_mul_138_45/g84145/Q        -       A->Q   R     EN2X1          1   9.9   197   159    4603 
  U4_ex_U1_alu_g18849/Q                   -       A->Q   F     NA2X1          1  11.3   215    82    4685 
  U4_ex_U1_alu_g18484/Q                   -       B->Q   R     AN31X1         1   9.7   228   188    4873 
  U4_ex_U1_alu_hilo_reg[49]/D             -       -      R     DFRQX1         1     -     -     0    4873 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 31: MET (2 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[56]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[25]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[56]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     144                  
     Required Time:=    4856                  
      Launch Clock:-       0                  
         Data Path:-    4854                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[25]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[25]/Q                   -       C->Q   R     DFRQX2         1  17.1   113   278     278 
  U3_di_g8199/Q                            -       A->Q   R     BUX4           8 111.7   146   141     419 
  U4_ex_U1_alu_mul_138_45/g83783/Q         -       A->Q   F     INX6           7  90.2    98    82     501 
  U4_ex_U1_alu_mul_138_45/g84131/Q         -       A->Q   R     EN2X4          3  41.9   107   270     771 
  U4_ex_U1_alu_mul_138_45/g81780/Q         -       AN->Q  R     NA2I1X4        6  65.0   167   144     916 
  U4_ex_U1_alu_mul_138_45/g81540/Q         -       A->Q   F     INX4          12  77.1   108    88    1004 
  U4_ex_U1_alu_mul_138_45/g84176/Q         -       A->Q   F     AO22X1         1  23.8   149   299    1303 
  U4_ex_U1_alu_mul_138_45/cdnfadd_044_1/CO (p)     A->CO  F     FAX4           1  23.1    92   292    1594 
  U4_ex_U1_alu_mul_138_45/cdnfadd_045_3/S  (p)     B->S   F     FAX4           1  21.9   103   379    1973 
  U4_ex_U1_alu_mul_138_45/cdnfadd_045_5/CO (p)     CI->CO F     FAX4           1  21.9    90   255    2228 
  U4_ex_U1_alu_mul_138_45/cdnfadd_046_6/S  (p)     CI->S  R     FAX4           1  23.1    90   421    2649 
  U4_ex_U1_alu_mul_138_45/cdnfadd_046_7/S  (p)     B->S   F     FAX4           2  26.7   110   385    3034 
  U4_ex_U1_alu_mul_138_45/g80384/Q         -       A->Q   R     NA2X4          4  44.5   136    98    3132 
  U4_ex_U1_alu_mul_138_45/g83904/Q         -       AN->Q  R     NO2I1X4        1  15.5    94   137    3269 
  U4_ex_U1_alu_mul_138_45/g80306/Q         -       B->Q   F     NO2X2          1  15.0    73    60    3329 
  U4_ex_U1_alu_mul_138_45/g80283/Q         -       B->Q   R     NA2X2          1  18.0   119    92    3421 
  U4_ex_U1_alu_mul_138_45/g80265/Q         -       A->Q   F     NA2X4          2  19.9    81    48    3470 
  U4_ex_U1_alu_mul_138_45/g80252/Q         -       A->Q   R     NA2X2          1  18.0   129    82    3552 
  U4_ex_U1_alu_mul_138_45/g80210/Q         -       A->Q   F     NA2X4          2  29.9    95    58    3610 
  U4_ex_U1_alu_mul_138_45/g80151/Q         -       A->Q   R     NA2X4          1  18.0    92    66    3676 
  U4_ex_U1_alu_mul_138_45/g80127/Q         -       A->Q   F     NA2X4          3  33.2    98    58    3734 
  U4_ex_U1_alu_mul_138_45/g80106/Q         -       A->Q   R     NA2X4          1  18.0    99    66    3800 
  U4_ex_U1_alu_mul_138_45/g80091/Q         -       A->Q   F     NA2X4          2  16.6    78    45    3845 
  U4_ex_U1_alu_mul_138_45/g3/Q             -       C->Q   R     AN21X1         1  18.1   277   171    4016 
  U4_ex_U1_alu_mul_138_45/g84123/Q         -       B->Q   F     NO2I1X4        2  23.1    80    54    4070 
  U4_ex_U1_alu_mul_138_45/g79996/Q         -       AN->Q  F     NA3I1X4        5  46.8   125   151    4221 
  U4_ex_U1_alu_mul_138_45/g79984/Q         -       A->Q   R     INX2           3  26.0    87    74    4295 
  U4_ex_U1_alu_mul_138_45/g79969/Q         -       A->Q   F     NO2X2          1  12.4    86    45    4340 
  U4_ex_U1_alu_mul_138_45/g79938/Q         -       A->Q   R     NO2X2          1  13.1   131    83    4423 
  U4_ex_U1_alu_mul_138_45/g84110/Q         -       A->Q   F     EN2X1          1  10.7   126   180    4603 
  U4_ex_U1_alu_g18736/Q                    -       C->Q   R     AN22X1         1  11.5   273   144    4748 
  U4_ex_U1_alu_g18482/Q                    -       B->Q   F     AN21X1         1   9.7   132   106    4854 
  U4_ex_U1_alu_hilo_reg[56]/D              -       -      F     DFRQX1         1     -     -     0    4854 
#----------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 32: MET (3 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[52]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op1_reg[0]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[52]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     135                  
     Required Time:=    4865                  
      Launch Clock:-       0                  
         Data Path:-    4863                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op1_reg[0]/C                   -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op1_reg[0]/Q                   -       C->Q   R     DFRQX1         2  33.0   306   387     387 
  U4_ex_U1_alu_g3813/Q                    -       A->Q   F     INX4           2  73.7   133   104     492 
  U4_ex_U1_alu_g3808/Q                    -       A->Q   R     INX6          20 199.2   177   128     620 
  U4_ex_U1_alu_mul_138_45/g83554/Q        -       A->Q   R     BUX8          13 117.6    87   114     734 
  U4_ex_U1_alu_mul_138_45/g83553/Q        -       A->Q   F     INX3          15 119.7   194   137     870 
  U4_ex_U1_alu_mul_138_45/g81869/Q        -       S->Q   R     MU2IX1         1   9.5   204   161    1031 
  U4_ex_U1_alu_mul_138_45/g81049/Q        -       B->Q   R     AO22X1         1  23.1   223   280    1310 
  U4_ex_U1_alu_mul_138_45/cdnfadd_005_0/S (p)     B->S   R     FAX4           1  16.8    79   462    1773 
  U4_ex_U1_alu_mul_138_45/g84427/Q        -       A->Q   F     INX2           1  21.7    61    52    1824 
  U4_ex_U1_alu_mul_138_45/g80568/CO       -       CI->CO F     FAX2           2  25.9   115   233    2058 
  U4_ex_U1_alu_mul_138_45/g80565/Q        -       B->Q   R     NO2X2          1  18.1   146   115    2173 
  U4_ex_U1_alu_mul_138_45/g80562/Q        -       B->Q   F     NO2I1X4        2  27.2    70    52    2225 
  U4_ex_U1_alu_mul_138_45/g80560/Q        -       A->Q   R     INX2           1  20.8    69    54    2279 
  U4_ex_U1_alu_mul_138_45/g80558/Q        -       B->Q   F     NA2X4          1  18.0    61    45    2324 
  U4_ex_U1_alu_mul_138_45/g80554/Q        -       A->Q   R     NA2X4          2  27.5   104    68    2391 
  U4_ex_U1_alu_mul_138_45/g80532/Q        -       A->Q   F     NA2X4          1  18.0    60    46    2438 
  U4_ex_U1_alu_mul_138_45/g80526/Q        -       A->Q   R     NA2X4          2  28.4   117    68    2506 
  U4_ex_U1_alu_mul_138_45/g80514/Q        -       A->Q   F     NA2X4          1  18.0    60    47    2552 
  U4_ex_U1_alu_mul_138_45/g80512/Q        -       A->Q   R     NA2X4          2  30.6   109    71    2623 
  U4_ex_U1_alu_mul_138_45/g80493/Q        -       B->Q   F     NA2I1X4        1  18.0    58    51    2674 
  U4_ex_U1_alu_mul_138_45/g80476/Q        -       A->Q   R     NA2X4          2  29.6   107    69    2743 
  U4_ex_U1_alu_mul_138_45/g80435/Q        -       B->Q   F     NA2X4          1  18.0    64    48    2790 
  U4_ex_U1_alu_mul_138_45/g80426/Q        -       A->Q   R     NA2X4          2  24.0    96    64    2855 
  U4_ex_U1_alu_mul_138_45/g80412/Q        -       A->Q   F     NA2X4          1  18.0    57    45    2900 
  U4_ex_U1_alu_mul_138_45/g80402/Q        -       A->Q   R     NA2X4          2  21.9    94    60    2960 
  U4_ex_U1_alu_mul_138_45/g80347/Q        -       A->Q   F     NA2X2          1  18.0    78    61    3022 
  U4_ex_U1_alu_mul_138_45/g80326/Q        -       A->Q   R     NA2X4          2  21.1    93    64    3086 
  U4_ex_U1_alu_mul_138_45/g80284/Q        -       A->Q   F     NA2X2          1  18.0    81    61    3147 
  U4_ex_U1_alu_mul_138_45/g80274/Q        -       A->Q   R     NA2X4          3  36.4   121    82    3229 
  U4_ex_U1_alu_mul_138_45/g80259/Q        -       A->Q   F     NA2X4          1  20.8    67    49    3278 
  U4_ex_U1_alu_mul_138_45/g80241/Q        -       B->Q   R     NA2X4          2  27.5   103    81    3359 
  U4_ex_U1_alu_mul_138_45/g80172/Q        -       A->Q   F     NA2X4          2  25.0    66    52    3411 
  U4_ex_U1_alu_mul_138_45/g80138/Q        -       A->Q   R     NA3X4          2  20.4   124    70    3481 
  U4_ex_U1_alu_mul_138_45/g80114/Q        -       B->Q   F     NA3X2          1  22.8   117    89    3571 
  U4_ex_U1_alu_mul_138_45/g80100/Q        -       B->Q   R     NA3X4          5  49.2   178   129    3700 
  U4_ex_U1_alu_mul_138_45/g80087/Q        -       B->Q   F     NA2X4          1  18.7    68    49    3749 
  U4_ex_U1_alu_mul_138_45/g80074/Q        -       A->Q   R     NA3X4          2  27.5   135    78    3827 
  U4_ex_U1_alu_mul_138_45/g80058/Q        -       A->Q   F     NA3X4          3  45.9   125    85    3912 
  U4_ex_U1_alu_mul_138_45/g80037/Q        -       A->Q   R     NA2X4          5  49.3   145   107    4020 
  U4_ex_U1_alu_mul_138_45/g84148/Q        -       A->Q   R     AO21X4         3  33.0    99   178    4198 
  U4_ex_U1_alu_mul_138_45/g79964/Q        -       A->Q   F     NA2X2          1  12.3    86    52    4250 
  U4_ex_U1_alu_mul_138_45/g79941/Q        -       A->Q   R     NA2X2          1  13.1   114    72    4322 
  U4_ex_U1_alu_mul_138_45/g84112/Q        -       A->Q   F     EN2X1          1   9.9   122   173    4495 
  U4_ex_U1_alu_g18848/Q                   -       A->Q   R     NA2X1          1   9.9   193    99    4594 
  U4_ex_U1_alu_g18735/Q                   -       A->Q   F     NA2X1          1  10.0   103    76    4670 
  g33290/Q                                -       C->Q   R     AN21X1         1  12.4   250   144    4814 
  g33289/Q                                -       A->Q   F     NO2X2          1   9.7    72    48    4863 
  U4_ex_U1_alu_hilo_reg[52]/D             -       -      F     DFRQX1         1     -     -     0    4863 
#---------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 33: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST39/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5991/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST39/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST39/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 34: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST38/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g6138/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST38/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST38/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 35: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST37/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5976/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST37/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST37/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 36: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST36/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5993/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST36/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST36/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 37: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST35/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g6139/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST35/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST35/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 38: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST34/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g6149/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST34/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST34/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 39: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST33/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5978/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST33/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST33/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 40: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST32/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5995/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST32/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST32/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 41: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST31/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g6142/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST31/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST31/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 42: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST30/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5980/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST30/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST30/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 43: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST29/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5990/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST29/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST29/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 44: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST28/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g6143/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST28/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST28/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 45: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST27/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g6150/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST27/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST27/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 46: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST26/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g6018/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST26/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST26/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 47: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST25/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5998/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST25/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST25/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 48: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST24/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5997/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST24/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST24/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 49: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST23/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g6146/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST23/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST23/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------



Path 50: MET (4 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_exc_cause_reg[3]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST22/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2496                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_exc_cause_reg[3]/C       -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_exc_cause_reg[3]/Q       -       C->Q  F     DFRQX2         2  15.5    95   240     240 
  U8_syscop_g2/Q                      -       B->Q  F     OR2X1          1  10.1    85   192     432 
  U8_syscop_g2609/Q                   -       A->Q  R     NO3X1          2  18.7   350   194     625 
  U8_syscop_g2605/Q                   -       A->Q  F     NA2X1          1  17.2   169   122     748 
  U8_syscop_g2604/Q                   -       A->Q  F     BUCX8         91 611.6   356   424    1171 
  g4290/Q                             -       B->Q  R     NO3I1X0        1   9.3   567   401    1572 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   390   302    1874 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    2115 
  U7_banc_g5984/Q                     -       B->Q  R     ON31X1         1   8.7   297   227    2342 
  U7_banc_RC_CG_HIER_INST22/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   154    2496 
  U7_banc_RC_CG_HIER_INST22/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2496 
#----------------------------------------------------------------------------------------------------

