{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526339160380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526339160395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 18:06:00 2018 " "Processing started: Mon May 14 18:06:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526339160395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339160395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off n-byte_uart -c n-byte_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off n-byte_uart -c n-byte_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339160395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526339161086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526339161086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_byte_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_byte_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_byte_uart-arch " "Found design unit 1: n_byte_uart-arch" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526339175521 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_byte_uart " "Found entity 1: n_byte_uart" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526339175521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_R-behavioral " "Found design unit 1: UART_R-behavioral" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526339175521 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_R " "Found entity 1: UART_R" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526339175521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_nbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_nbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_nByte-arch " "Found design unit 1: UART_nByte-arch" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526339175521 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_nByte " "Found entity 1: UART_nByte" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526339175521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "n_byte_uart " "Elaborating entity \"n_byte_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526339175599 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_o n_byte_uart.vhd(14) " "VHDL Signal Declaration warning at n_byte_uart.vhd(14): used implicit default value for signal \"LED_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526339175599 "|n_byte_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_nByte UART_nByte:UART_nByte_i " "Elaborating entity \"UART_nByte\" for hierarchy \"UART_nByte:UART_nByte_i\"" {  } { { "n_byte_uart.vhd" "UART_nByte_i" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526339175599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_R UART_nByte:UART_nByte_i\|UART_R:UART_R_i " "Elaborating entity \"UART_R\" for hierarchy \"UART_nByte:UART_nByte_i\|UART_R:UART_R_i\"" {  } { { "../../UART_nByte.vhd" "UART_R_i" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526339175662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_count_c UART_R.vhd(112) " "VHDL Process Statement warning at UART_R.vhd(112): signal \"clk_count_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526339175662 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "index_c UART_R.vhd(58) " "VHDL Process Statement warning at UART_R.vhd(58): inferring latch(es) for signal or variable \"index_c\", which holds its previous value in one or more paths through the process" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[0\] UART_R.vhd(58) " "Inferred latch for \"index_c\[0\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[1\] UART_R.vhd(58) " "Inferred latch for \"index_c\[1\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[2\] UART_R.vhd(58) " "Inferred latch for \"index_c\[2\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[3\] UART_R.vhd(58) " "Inferred latch for \"index_c\[3\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[4\] UART_R.vhd(58) " "Inferred latch for \"index_c\[4\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[5\] UART_R.vhd(58) " "Inferred latch for \"index_c\[5\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[6\] UART_R.vhd(58) " "Inferred latch for \"index_c\[6\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[7\] UART_R.vhd(58) " "Inferred latch for \"index_c\[7\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[8\] UART_R.vhd(58) " "Inferred latch for \"index_c\[8\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[9\] UART_R.vhd(58) " "Inferred latch for \"index_c\[9\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[10\] UART_R.vhd(58) " "Inferred latch for \"index_c\[10\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[11\] UART_R.vhd(58) " "Inferred latch for \"index_c\[11\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[12\] UART_R.vhd(58) " "Inferred latch for \"index_c\[12\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[13\] UART_R.vhd(58) " "Inferred latch for \"index_c\[13\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[14\] UART_R.vhd(58) " "Inferred latch for \"index_c\[14\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[15\] UART_R.vhd(58) " "Inferred latch for \"index_c\[15\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[16\] UART_R.vhd(58) " "Inferred latch for \"index_c\[16\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[17\] UART_R.vhd(58) " "Inferred latch for \"index_c\[17\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[18\] UART_R.vhd(58) " "Inferred latch for \"index_c\[18\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[19\] UART_R.vhd(58) " "Inferred latch for \"index_c\[19\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[20\] UART_R.vhd(58) " "Inferred latch for \"index_c\[20\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[21\] UART_R.vhd(58) " "Inferred latch for \"index_c\[21\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[22\] UART_R.vhd(58) " "Inferred latch for \"index_c\[22\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[23\] UART_R.vhd(58) " "Inferred latch for \"index_c\[23\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[24\] UART_R.vhd(58) " "Inferred latch for \"index_c\[24\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[25\] UART_R.vhd(58) " "Inferred latch for \"index_c\[25\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[26\] UART_R.vhd(58) " "Inferred latch for \"index_c\[26\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[27\] UART_R.vhd(58) " "Inferred latch for \"index_c\[27\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[28\] UART_R.vhd(58) " "Inferred latch for \"index_c\[28\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[29\] UART_R.vhd(58) " "Inferred latch for \"index_c\[29\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[30\] UART_R.vhd(58) " "Inferred latch for \"index_c\[30\]\" at UART_R.vhd(58)" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339175677 "|n_byte_uart|UART_nByte:UART_nByte_i|UART_R:UART_R_i"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[0\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[1\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[2\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[30\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[29\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[28\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[27\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[26\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[25\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[24\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[23\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[22\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[21\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[20\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[19\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[18\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[17\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[16\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[15\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[14\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[13\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[12\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[11\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[10\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[9\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[8\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[7\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[6\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[5\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[4\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[3\] " "Latch UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data " "Ports D and ENA on the latch are fed by the same signal UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|curr_state.data" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1526339176842 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1526339176842 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 51 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1526339176858 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1526339176858 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_o GND " "Pin \"LED_o\" is stuck at GND" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526339176973 "|n_byte_uart|LED_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526339176973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526339177176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526339178348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526339178348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "465 " "Implemented 465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526339179161 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526339179161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Implemented 428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526339179161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526339179161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526339179208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 18:06:19 2018 " "Processing ended: Mon May 14 18:06:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526339179208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526339179208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526339179208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526339179208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1526339182723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526339182723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 18:06:20 2018 " "Processing started: Mon May 14 18:06:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526339182723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526339182723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off n-byte_uart -c n-byte_uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off n-byte_uart -c n-byte_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526339182723 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1526339183842 ""}
{ "Info" "0" "" "Project  = n-byte_uart" {  } {  } 0 0 "Project  = n-byte_uart" 0 0 "Fitter" 0 0 1526339183842 ""}
{ "Info" "0" "" "Revision = n-byte_uart" {  } {  } 0 0 "Revision = n-byte_uart" 0 0 "Fitter" 0 0 1526339183842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1526339184006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526339184006 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "n-byte_uart EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"n-byte_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526339184021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526339184177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526339184177 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526339184973 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526339185020 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526339185583 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526339185583 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339185692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339185692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339185692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339185692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526339185692 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526339185692 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526339185723 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1526339187021 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "n-byte_uart.sdc " "Synopsys Design Constraints File file not found: 'n-byte_uart.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~94\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~59\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~59\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~94\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~71\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~57\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~57\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~71\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~72\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~55\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~55\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~72\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~73\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~53\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~53\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~73\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~74\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~51\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~51\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~74\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~75\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~49\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~49\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~75\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~76\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~47\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~47\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~76\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~77\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~45\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~45\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~77\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~78\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~43\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~43\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~78\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~79\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~41\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~41\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~79\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~80\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~39\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~39\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~80\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~81\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~37\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~37\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~81\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~82\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~35\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~35\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~82\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~83\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~33\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~33\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~83\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~84\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~31\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~31\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~84\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~84\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~85\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~29\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~29\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~85\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~27\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~27\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~86\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~86\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~25\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~25\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~87\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~87\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~23\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~23\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~88\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~88\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~88\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~89\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~21\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~21\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~89\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~19\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~19\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~32\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~32\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~17\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~17\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~22\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~22\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~15\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~15\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~23\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~23\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~13\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~13\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~24\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~24\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~11\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~11\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~26\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~26\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~9\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~9\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~25\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~25\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~7\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~7\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~27\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~27\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~5\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~5\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~28\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~28\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~3\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~3\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~29\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~29\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~1\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~1\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~91\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~91\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~91\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~90\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~90\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339187693 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1526339187693 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526339187708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1526339187724 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526339187787 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[9\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[9\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[8\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[8\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[7\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[7\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[5\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[5\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[6\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[6\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[4\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[4\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[3\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[3\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[2\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[2\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[30\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[30\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[29\] " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[29\]" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1526339187889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526339187889 ""}  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526339187889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|Selector46~0  " "Automatically promoted node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|Selector46~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526339187889 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526339187889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526339187889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|RX_data_i " "Destination node UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|RX_data_i" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526339187889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526339187889 ""}  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526339187889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526339188427 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526339188427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526339188443 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526339188443 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526339188443 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526339188443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526339188443 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526339188443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526339188474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1526339188474 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526339188474 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 1 34 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 1 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1526339188490 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1526339188490 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1526339188490 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339188490 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339188490 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339188490 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339188490 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339188490 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339188490 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339188490 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526339188490 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1526339188490 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1526339188490 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339188646 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1526339188740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526339194223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339194489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526339194555 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526339203982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339203982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526339204565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1526339208709 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526339208709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1526339212147 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526339212147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339212155 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1526339212519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526339212560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526339213073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526339213073 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526339213422 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526339214002 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/output_files/n-byte_uart.fit.smsg " "Generated suppressed messages file D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/output_files/n-byte_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526339214751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 159 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1282 " "Peak virtual memory: 1282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526339215482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 18:06:55 2018 " "Processing ended: Mon May 14 18:06:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526339215482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526339215482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526339215482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526339215482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526339218458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526339218465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 18:06:58 2018 " "Processing started: Mon May 14 18:06:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526339218465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526339218465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off n-byte_uart -c n-byte_uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off n-byte_uart -c n-byte_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526339218466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1526339219246 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1526339223187 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526339223402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526339224119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 18:07:04 2018 " "Processing ended: Mon May 14 18:07:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526339224119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526339224119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526339224119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526339224119 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1526339224843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1526339226140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526339226155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 18:07:05 2018 " "Processing started: Mon May 14 18:07:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526339226155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339226155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta n-byte_uart -c n-byte_uart " "Command: quartus_sta n-byte_uart -c n-byte_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339226155 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339226483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339226773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339226773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339226877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339226878 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "n-byte_uart.sdc " "Synopsys Design Constraints File file not found: 'n-byte_uart.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227543 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1526339227546 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " "create_clock -period 1.000 -name UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1526339227546 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227546 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~94\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~59\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add2~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~59\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~94\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227548 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~71\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~57\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~57\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~71\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227548 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~72\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~55\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~55\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~72\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227548 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227548 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~53\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~53\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~73\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~73\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227549 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~74\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~51\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~51\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~74\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227549 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~49\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~49\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~75\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~75\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227549 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227549 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~76\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~47\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~47\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~76\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~76\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227550 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~45\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~45\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~77\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~77\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227550 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~78\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~43\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~43\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~78\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227550 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227550 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~79\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~41\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~41\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~79\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227551 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~39\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~39\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~80\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~80\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227551 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~37\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~37\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~81\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~81\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227551 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227551 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~35\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~35\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~82\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~82\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227552 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~33\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~33\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~83\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~83\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227552 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~31\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~31\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~84\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~84\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~84\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227552 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227552 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~29\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~29\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~85\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~85\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227553 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~27\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~27\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~86\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~86\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~86\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227553 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~25\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~25\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~87\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~87\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227553 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~23\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~23\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~88\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~88\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~88\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227553 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227553 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~21\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~21\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~89\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~89\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227554 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~19\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~19\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~32\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~32\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227554 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~22\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~17\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~17\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~22\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227554 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227554 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~23\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~15\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~15\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~23\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227555 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~13\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~13\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~24\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~24\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227555 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~11\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~11\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~26\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~26\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227555 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~9\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~9\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~25\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~25\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227555 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227555 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~7\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~7\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~27\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~27\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227556 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~5\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~5\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~28\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~28\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227556 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~3\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~3\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~29\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add0~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~29\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227556 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227556 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~91\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227558 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~1\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227558 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~1\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227558 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~91\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~91\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227558 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 112 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227558 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~90\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227558 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~90\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add0~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339227558 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 90 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227558 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227563 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339227565 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339227590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526339227790 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -87.406 " "Worst-case setup slack is -87.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -87.406           -1948.321 clk  " "  -87.406           -1948.321 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.808            -101.285 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "   -3.808            -101.285 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.003 " "Worst-case hold slack is 0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "    0.003               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -190.610 clk  " "   -3.000            -190.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "    0.376               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339227851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339227851 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526339228197 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339228197 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339228224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339228265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339228842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339228969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526339229059 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -79.486 " "Worst-case setup slack is -79.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.486           -1768.787 clk  " "  -79.486           -1768.787 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.544             -94.491 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "   -3.544             -94.491 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "    0.151               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -190.610 clk  " "   -3.000            -190.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "    0.415               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229185 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526339229461 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229461 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339229475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229683 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526339229689 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -41.775 " "Worst-case setup slack is -41.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.775            -887.380 clk  " "  -41.775            -887.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.616             -42.173 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "   -1.616             -42.173 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.064 " "Worst-case hold slack is 0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 clk  " "    0.064               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "    0.083               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -156.674 clk  " "   -3.000            -156.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\]  " "    0.303               0.000 UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|clk_count\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339229737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339229737 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526339230057 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339230057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339230949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339230950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 159 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526339231186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 18:07:11 2018 " "Processing ended: Mon May 14 18:07:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526339231186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526339231186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526339231186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339231186 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 387 s " "Quartus Prime Full Compilation was successful. 0 errors, 387 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339232105 ""}
