{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 11:56:19 2006 " "Info: Processing started: Thu Aug 31 11:56:19 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ozy_eval -c ozy_eval " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ozy_eval -c ozy_eval" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_16 " "Info: Found entity 1: ram_16" {  } { { "ram_16.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ram_16.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Info: Found entity 1: tx_fifo" {  } { { "tx_fifo.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/tx_fifo.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "usb_write ozy_eval.v(99) " "Warning (10236): Verilog HDL net warning at ozy_eval.v(99): created undeclared net \"usb_write\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 99 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ozy_eval.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ozy_eval.v" { { "Info" "ISGN_ENTITY_NAME" "1 ozy_eval " "Info: Found entity 1: ozy_eval" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ozy_eval " "Info: Elaborating entity \"ozy_eval\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "FIFO_EMPTY ozy_eval.v(94) " "Warning (10036): Verilog HDL or VHDL warning at ozy_eval.v(94): object \"FIFO_EMPTY\" assigned a value but never read" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:tx_fifo " "Info: Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:tx_fifo\"" {  } { { "ozy_eval.v" "tx_fifo" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 84 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../../altera/quartus60/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/quartus60/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/dcfifo.tdf" 107 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:tx_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "dcfifo_component" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/tx_fifo.v" 93 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:tx_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/tx_fifo.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_efb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_efb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_efb1 " "Info: Found entity 1: dcfifo_efb1" {  } { { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_efb1 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated " "Info: Elaborating entity \"dcfifo_efb1\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ldb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ldb " "Info: Found entity 1: a_gray2bin_ldb" {  } { { "db/a_gray2bin_ldb.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_gray2bin_ldb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ldb tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ldb\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_efb1.tdf" "rdptr_g_gray2bin" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p96 " "Info: Found entity 1: a_graycounter_p96" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p96 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_p96\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\"" {  } { { "db/dcfifo_efb1.tdf" "rdptr_g1p" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_k27.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_k27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_k27 " "Info: Found entity 1: a_graycounter_k27" {  } { { "db/a_graycounter_k27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_k27.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_k27 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_k27:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_k27\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_k27:wrptr_g1p\"" {  } { { "db/dcfifo_efb1.tdf" "wrptr_g1p" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j27.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_j27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j27 " "Info: Found entity 1: a_graycounter_j27" {  } { { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j27 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp " "Info: Elaborating entity \"a_graycounter_j27\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\"" {  } { { "db/dcfifo_efb1.tdf" "wrptr_gp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rd11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd11 " "Info: Found entity 1: altsyncram_rd11" {  } { { "db/altsyncram_rd11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/altsyncram_rd11.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rd11 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|altsyncram_rd11:fifo_ram " "Info: Elaborating entity \"altsyncram_rd11\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|altsyncram_rd11:fifo_ram\"" {  } { { "db/dcfifo_efb1.tdf" "fifo_ram" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52f1 " "Info: Found entity 1: altsyncram_52f1" {  } { { "db/altsyncram_52f1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/altsyncram_52f1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52f1 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|altsyncram_rd11:fifo_ram\|altsyncram_52f1:altsyncram5 " "Info: Elaborating entity \"altsyncram_52f1\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|altsyncram_rd11:fifo_ram\|altsyncram_52f1:altsyncram5\"" {  } { { "db/altsyncram_rd11.tdf" "altsyncram5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/altsyncram_rd11.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hn7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hn7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hn7 " "Info: Found entity 1: alt_synch_pipe_hn7" {  } { { "db/alt_synch_pipe_hn7.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/alt_synch_pipe_hn7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hn7 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_hn7:rdfull_reg " "Info: Elaborating entity \"alt_synch_pipe_hn7\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_hn7:rdfull_reg\"" {  } { { "db/dcfifo_efb1.tdf" "rdfull_reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bo8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_bo8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bo8 " "Info: Found entity 1: dffpipe_bo8" {  } { { "db/dffpipe_bo8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dffpipe_bo8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bo8 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_hn7:rdfull_reg\|dffpipe_bo8:dffpipe7 " "Info: Elaborating entity \"dffpipe_bo8\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_hn7:rdfull_reg\|dffpipe_bo8:dffpipe7\"" {  } { { "db/alt_synch_pipe_hn7.tdf" "dffpipe7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/alt_synch_pipe_hn7.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|dffpipe_pe9:rs_brp " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_efb1.tdf" "rs_brp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_efb1.tdf" "rs_dgwp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_qe9:dffpipe10 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_qe9:dffpipe10\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_in7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_in7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_in7 " "Info: Found entity 1: alt_synch_pipe_in7" {  } { { "db/alt_synch_pipe_in7.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/alt_synch_pipe_in7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_in7 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_in7:wrempty_reg " "Info: Elaborating entity \"alt_synch_pipe_in7\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_in7:wrempty_reg\"" {  } { { "db/dcfifo_efb1.tdf" "wrempty_reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_co8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_co8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_co8 " "Info: Found entity 1: dffpipe_co8" {  } { { "db/dffpipe_co8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dffpipe_co8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_co8 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_in7:wrempty_reg\|dffpipe_co8:dffpipe13 " "Info: Elaborating entity \"dffpipe_co8\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_in7:wrempty_reg\|dffpipe_co8:dffpipe13\"" {  } { { "db/alt_synch_pipe_in7.tdf" "dffpipe13" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/alt_synch_pipe_in7.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Info: Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_efb1.tdf" "ws_dgrp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_re9:dffpipe15 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe15" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|ozy_eval\|fx2st 3 " "Info: State machine \"\|ozy_eval\|fx2st\" contains 3 states" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|ozy_eval\|fx2st " "Info: Selected Auto state machine encoding method for state machine \"\|ozy_eval\|fx2st\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|ozy_eval\|fx2st " "Info: Encoding result for state machine \"\|ozy_eval\|fx2st\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0000 " "Info: Encoded state bit \"fx2st.0000\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0010 " "Info: Encoded state bit \"fx2st.0010\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0001 " "Info: Encoded state bit \"fx2st.0001\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_eval\|fx2st.0000 000 " "Info: State \"\|ozy_eval\|fx2st.0000\" uses code string \"000\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_eval\|fx2st.0010 110 " "Info: State \"\|ozy_eval\|fx2st.0010\" uses code string \"110\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_eval\|fx2st.0001 101 " "Info: State \"\|ozy_eval\|fx2st.0001\" uses code string \"101\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 86 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SLRD VCC " "Warning: Pin \"SLRD\" stuck at VCC" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SLOE VCC " "Warning: Pin \"SLOE\" stuck at VCC" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[0\] GND " "Warning: Pin \"FIFO_ADR\[0\]\" stuck at GND" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[1\] VCC " "Warning: Pin \"FIFO_ADR\[1\]\" stuck at VCC" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "EVALPIN39 VCC " "Warning: Pin \"EVALPIN39\" stuck at VCC" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 43 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FX2_CLK " "Warning: No output dependent on input pin \"FX2_CLK\"" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 24 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "205 " "Info: Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "138 " "Info: Implemented 138 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 31 11:56:22 2006 " "Info: Processing ended: Thu Aug 31 11:56:22 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
