
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116414                       # Number of seconds simulated
sim_ticks                                116414038500                       # Number of ticks simulated
final_tick                               116414038500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 992845                       # Simulator instruction rate (inst/s)
host_op_rate                                  1055498                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2645976814                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658812                       # Number of bytes of host memory used
host_seconds                                    44.00                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          155968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5719488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5875456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       155968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       422624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          422624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           178734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              183608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         13207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13207                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1339770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           49130569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50470339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1339770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1339770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3630353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3630353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3630353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1339770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          49130569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54100692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      183608                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13207                       # Number of write requests accepted
system.mem_ctrls.readBursts                    183608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13207                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11510912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  240000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  668992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5875456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               422624                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3750                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2730                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              195                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  116413960500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                183608                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                13207                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    419.676615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.985571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.620494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8291     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4888     16.84%     45.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2402      8.28%     53.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1895      6.53%     60.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1887      6.50%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1863      6.42%     73.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3054     10.52%     83.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1309      4.51%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3429     11.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29018                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     300.604690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    155.845288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    309.268505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           246     41.21%     41.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           75     12.56%     53.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           78     13.07%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           72     12.06%     78.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           45      7.54%     86.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           28      4.69%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           22      3.69%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      1.84%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           10      1.68%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.67%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           597                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.509213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.486019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.885376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              150     25.13%     25.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.34%     25.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              436     73.03%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           597                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4500047500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7872385000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  899290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25020.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43770.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        98.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   151875                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9413                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     591489.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                125135640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 66503580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               694507800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               50947200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8826845040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3297741840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            385489920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     26607313860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11190413280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6190347360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            57437875590                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            493.393033                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         108172019250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    649205500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3747600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  20681327750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  29141850500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3844468000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  58349586750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 82088580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 43619730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               589678320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3617460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7544706000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2517821100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            349838400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     21816054600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9974289120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9846921960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            52771920150                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            453.312340                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         109973989500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    611997000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3204724000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  36157172500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  25974658750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2623286250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  47842200000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        232828077                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  232828077                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2199990                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.996345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11901848                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2200054                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.409798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          18704500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.996345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115015270                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115015270                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6930054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6930054                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4781334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4781334                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      11711388                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11711388                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     11711388                       # number of overall hits
system.cpu.dcache.overall_hits::total        11711388                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2118987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2118987                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        81067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81067                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2200054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2200054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2200054                       # number of overall misses
system.cpu.dcache.overall_misses::total       2200054                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  41643372500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41643372500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1830722000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1830722000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  43474094500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43474094500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  43474094500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43474094500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911442                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.234167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.234167                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.016672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016672                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.158147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.158147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.158147                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.158147                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19652.490789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19652.490789                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 22582.826551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22582.826551                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19760.467016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19760.467016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19760.467016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19760.467016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1604893                       # number of writebacks
system.cpu.dcache.writebacks::total           1604893                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2118987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2118987                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        81067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81067                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2200054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2200054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2200054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2200054                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  39524385500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39524385500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1749655000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1749655000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  41274040500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41274040500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  41274040500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41274040500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.234167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.234167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016672                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016672                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.158147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.158147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.158147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.158147                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18652.490789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18652.490789                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21582.826551                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21582.826551                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18760.467016                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18760.467016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18760.467016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18760.467016                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1404424                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.994238                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42409529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.195722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          53639500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.994238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218505                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1404488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404488                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1404488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1404488                       # number of overall misses
system.cpu.icache.overall_misses::total       1404488                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  18654594500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18654594500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  18654594500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18654594500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  18654594500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18654594500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13282.131638                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13282.131638                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13282.131638                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13282.131638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13282.131638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13282.131638                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1404424                       # number of writebacks
system.cpu.icache.writebacks::total           1404424                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1404488                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404488                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  17250106500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17250106500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  17250106500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17250106500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  17250106500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17250106500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12282.131638                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12282.131638                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12282.131638                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12282.131638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12282.131638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12282.131638                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    185440                       # number of replacements
system.l2.tags.tagsinuse                   511.888676                       # Cycle average of tags in use
system.l2.tags.total_refs                     6995355                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    185952                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.619144                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  74084000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       29.068251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         55.269073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        427.551352                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.056774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.107947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.835061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999783                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 115090064                       # Number of tag accesses
system.l2.tags.data_accesses                115090064                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1604893                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1604893                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1379407                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1379407                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              78097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78097                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1399614                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399614                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1943223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1943223                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1399614                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2021320                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3420934                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1399614                       # number of overall hits
system.l2.overall_hits::cpu.data              2021320                       # number of overall hits
system.l2.overall_hits::total                 3420934                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2970                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4874                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       175764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          175764                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4874                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              178734                       # number of demand (read+write) misses
system.l2.demand_misses::total                 183608                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4874                       # number of overall misses
system.l2.overall_misses::cpu.data             178734                       # number of overall misses
system.l2.overall_misses::total                183608                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    808036000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     808036000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    422550500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    422550500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  15939482000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15939482000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     422550500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   16747518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17170068500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    422550500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  16747518000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17170068500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1604893                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1604893                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1379407                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1379407                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          81067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             81067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2118987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2118987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1404488                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2200054                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3604542                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1404488                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2200054                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3604542                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.036636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036636                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003470                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.082947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082947                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003470                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.081241                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050938                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003470                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.081241                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050938                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 272065.993266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 272065.993266                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86694.809192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86694.809192                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 90686.841446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90686.841446                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86694.809192                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93700.795596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93514.816893                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86694.809192                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93700.795596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93514.816893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                13207                       # number of writebacks
system.l2.writebacks::total                     13207                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          200                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           200                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2970                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4874                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       175764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       175764                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         178734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            183608                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        178734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           183608                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    778336000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    778336000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    373810500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    373810500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  14181842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14181842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    373810500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  14960178000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15333988500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    373810500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  14960178000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15333988500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.036636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.082947                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082947                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.081241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.081241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050938                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 262065.993266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 262065.993266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76694.809192                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76694.809192                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80686.841446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80686.841446                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76694.809192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83700.795596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83514.816893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76694.809192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83700.795596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83514.816893                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        366695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       183087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             180638                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13207                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169880                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2970                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2970                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        180638                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       550303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 550303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6298080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6298080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            183608                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  183608    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              183608                       # Request fanout histogram
system.membus.reqLayer0.occupancy           404627000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          602267000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7208956                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3604416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        27449                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2553                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 116414038500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3523475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1618100                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404424                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          767330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            81067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           81067                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404488                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2118987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6600098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10813498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    121758304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211643488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          185440                       # Total snoops (count)
system.tol2bus.snoopTraffic                    422624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3789982                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088623                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3759978     99.21%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  30004      0.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3789982                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5109136500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2200054000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
