EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# LAN9252TI_PT
#
DEF LAN9252TI_PT U 0 40 Y Y 1 L N
F0 "U" -1555 2143 50 H V L BNN
F1 "LAN9252TI_PT" -1700 -2350 50 H V L BNN
F2 "QFP50P1200X1200X120-64N" -550 2000 50 H I L BNN
F3 "10.20 USD" -600 1300 50 H I L BNN
F4 "Ethernet CTLR Single Chip 10Mbps/100Mbps 1.8V/2.5V/3.3V 64-Pin TQFP T/R" -1550 2400 50 H I L BNN
F5 "Microchip" -450 1050 50 H I L BNN
F6 "LAN9252TI/PT" -500 800 50 H I L BNN
F7 "TQFP-64 Microchip" -600 550 50 H I L BNN "Field8"
DRAW
S 1550 2300 -1750 -2250 1 1 0 N
X OSCI 1 -1950 2200 200 R 40 40 0 0 I C
X RST# 11 1750 850 200 L 40 40 0 0 B
X D2/AD2/SOF/SIO2 12 -1950 -650 200 R 40 40 0 0 B
X D1/AD1/EOF/SO/SIO1 13 -1950 -550 200 R 40 40 0 0 B
X VDDIO-3 14 1750 1300 200 L 40 40 0 0 W
X D14/AD14/DIGIO8/GPI8/GPO8/MII_TXD3/TX_SHIFT1 15 -1950 -1850 200 R 40 40 0 0 B
X D13/AD13/DIGIO7/GPI7/GPO7/MII_TXD2/TX_SHIFT0 16 -1950 -1750 200 R 40 40 0 0 B
X D0/AD0/WD_STATE/SI/SIO0 17 -1950 -450 200 R 40 40 0 0 B
X SYNC1/LATCH1 18 1750 400 200 L 40 40 0 0 B
X D9/AD9/LATCH_IN/SCK 19 -1950 -1350 200 R 40 40 0 0 B
X OSCO 2 -1950 2100 200 R 40 40 0 0 O
X VDDIO-2 20 1750 1400 200 L 40 40 0 0 W
X D12/AD12/DIGIO6/GPI6/GPO6/MII_TXD1 21 -1950 -1650 200 R 40 40 0 0 B
X D11/AD11/DIGIO5/GPI5/GPO5/MII_TXD0 22 -1950 -1550 200 R 40 40 0 0 B
X D10/AD10/DIGIO4/GPI4/GPO4/MII_TXEN 23 -1950 -1450 200 R 40 40 0 0 B
X VDDCR 24 1750 1950 200 L 40 40 0 0 W
X A1/ALELO/OE_EXT/MII_CLK25 25 -1950 400 200 R 40 40 0 0 B
X A3/DIGIO11/GPI11/GPO11/MII_RXDV 26 -1950 200 200 R 40 40 0 0 B
X A4/DIGIO12/GPI12/GPO12/MII_RXD0 27 -1950 100 200 R 40 40 0 0 B
X CS/DIGIO13/GPI13/GPO13/MII_RXD1 28 -1950 -50 200 R 40 40 0 0 B
X A2/ALEHI/DIGIO10/GPI10/GPO10/LINKACTLED2/MIILINKPOL 29 -1950 300 200 R 40 40 0 0 B
X OSCVDD12 3 -1950 2000 200 R 40 40 0 0 W
X WR/ENB/DIGIO14/GPI14/GPO14/MII_RXD2 30 -1950 -2050 200 R 40 40 0 0 B
X RD/RD_WR/DIGIO15/GPI15/GPO15/MII_RXD3 31 -1950 -2150 200 R 40 40 0 0 B
X VDDIO 32 1750 1600 200 L 40 40 0 0 W
X AO/D15/AD15/DIGIO9/GPI9/GPO9/MII_RXER 33 -1950 500 200 R 40 40 0 0 B
X SYNC0/LATCH0 34 1750 500 200 L 40 40 0 0 B
X D3/AD3/WD_TRIG/SIO3 35 -1950 -750 200 R 40 40 0 0 B
X D6/AD6/DIGIO0/GPI0/GPO0/MII_RXCLK 36 -1950 -1050 200 R 40 40 0 0 B
X VDDIO-4 37 1750 1200 200 L 40 40 0 0 W
X VDDCR-2 38 1750 1750 200 L 40 40 0 0 W
X D7/AD7/DIGIO1/GPI1/GPO1/MII_MDC 39 -1950 -1150 200 R 40 40 0 0 B
X OSCVSS 4 -1950 1900 200 R 40 40 0 0 W
X D8/AD8/DIGIO2/GPI2/GPO2/MII_MDIO 40 -1950 -1250 200 R 40 40 0 0 B
X EESDA/TMS 42 -1950 1650 200 R 40 40 0 0 B
X EESCL/TCK 43 -1950 1550 200 R 40 40 0 0 B
X IRQ 44 1750 750 200 L 40 40 0 0 O
X RUNLED/E2PSIZE 45 -1950 1450 200 R 40 40 0 0 B
X LINKACTLED1/TDI/CHIPMODE1 46 -1950 1350 200 R 40 40 0 0 B
X VDDIO-1 47 1750 1500 200 L 40 40 0 0 W
X D4/AD4/DIGIO3/GPI3/GPO3/MII_LINK 49 -1950 -850 200 R 40 40 0 0 B
X VDD33 5 1750 2100 200 L 40 40 0 0 W
X D5/AD5/OUTVALID/SCS 50 -1950 -950 200 R 40 40 0 0 B
X VDD33TXRX1 51 1750 -150 200 L 40 40 0 0 W
X TXNA 52 1750 -750 200 L 40 40 0 0 B
X TXPA 53 1750 -650 200 L 40 40 0 0 B
X RXNA 54 1750 -950 200 L 40 40 0 0 B
X RXPA 55 1750 -850 200 L 40 40 0 0 B
X VDD12TX1 56 1750 50 200 L 40 40 0 0 W
X RBIAS 57 1750 -2050 200 L 40 40 0 0 I
X VDD33BIAS 58 1750 250 200 L 40 40 0 0 W
X VDD12TX2 59 1750 150 200 L 40 40 0 0 W
X VDDCR-1 6 1750 1850 200 L 40 40 0 0 W
X RXPB 60 1750 -1700 200 L 40 40 0 0 B
X RXNB 61 1750 -1800 200 L 40 40 0 0 B
X TXPB 62 1750 -1500 200 L 40 40 0 0 B
X TXNB 63 1750 -1600 200 L 40 40 0 0 B
X VDD33TXRX2 64 1750 -250 200 L 40 40 0 0 W
X VSS(PAD) 65 1750 1050 200 L 40 40 0 0 W
X REG_EN 7 -1950 1100 200 R 40 40 0 0 I
X FXLOSEN 8 -1950 1000 200 R 40 40 0 0 I
X FXSDB/FXLOSB/FXSDENB 10 -1950 800 200 R 40 40 1 0 I
X TESTMODE 41 -1950 1750 200 R 40 40 1 0 I
X LINKACTLED0/TDO/CHIPMODE0 48 -1950 1250 200 R 40 40 1 0 B
X FXSDA/FXLOSA/FXSDENA 9 -1950 900 200 R 40 40 1 0 I
ENDDRAW
ENDDEF
#
#End Library
