{ "id": 126160535, "node_id": "MDEwOlJlcG9zaXRvcnkxMjYxNjA1MzU=", "name": "Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA", "full_name": "ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA", "private": false, "owner": { "login": "ZFTurbo", "id": 4013811, "node_id": "MDQ6VXNlcjQwMTM4MTE=", "avatar_url": "https://avatars.githubusercontent.com/u/4013811?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ZFTurbo", "html_url": "https://github.com/ZFTurbo", "followers_url": "https://api.github.com/users/ZFTurbo/followers", "following_url": "https://api.github.com/users/ZFTurbo/following{/other_user}", "gists_url": "https://api.github.com/users/ZFTurbo/gists{/gist_id}", "starred_url": "https://api.github.com/users/ZFTurbo/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ZFTurbo/subscriptions", "organizations_url": "https://api.github.com/users/ZFTurbo/orgs", "repos_url": "https://api.github.com/users/ZFTurbo/repos", "events_url": "https://api.github.com/users/ZFTurbo/events{/privacy}", "received_events_url": "https://api.github.com/users/ZFTurbo/received_events", "type": "User", "site_admin": false }, "html_url": "https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA", "description": "Verilog Generator of Neural Net Digit Detector for FPGA", "fork": false, "url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA", "forks_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/forks", "keys_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/keys{/key_id}", "collaborators_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/collaborators{/collaborator}", "teams_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/teams", "hooks_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/hooks", "issue_events_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/issues/events{/number}", "events_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/events", "assignees_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/assignees{/user}", "branches_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/branches{/branch}", "tags_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/tags", "blobs_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/git/blobs{/sha}", "git_tags_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/git/tags{/sha}", "git_refs_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/git/refs{/sha}", "trees_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/git/trees{/sha}", "statuses_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/statuses/{sha}", "languages_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/languages", "stargazers_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/stargazers", "contributors_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/contributors", "subscribers_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/subscribers", "subscription_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/subscription", "commits_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/commits{/sha}", "git_commits_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/git/commits{/sha}", "comments_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/comments{/number}", "issue_comment_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/issues/comments{/number}", "contents_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/contents/{+path}", "compare_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/compare/{base}...{head}", "merges_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/merges", "archive_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/{archive_format}{/ref}", "downloads_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/downloads", "issues_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/issues{/number}", "pulls_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/pulls{/number}", "milestones_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/milestones{/number}", "notifications_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/notifications{?since,all,participating}", "labels_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/labels{/name}", "releases_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/releases{/id}", "deployments_url": "https://api.github.com/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/deployments", "created_at": "2018-03-21T10:15:20Z", "updated_at": "2023-01-11T08:33:01Z", "pushed_at": "2022-09-07T07:57:32Z", "git_url": "git://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA.git", "ssh_url": "git@github.com:ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA.git", "clone_url": "https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA.git", "svn_url": "https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA", "homepage": null, "size": 13985, "stargazers_count": 245, "watchers_count": 245, "language": "Verilog", "has_issues": true, "has_projects": true, "has_downloads": true, "has_wiki": true, "has_pages": false, "has_discussions": false, "forks_count": 85, "mirror_url": null, "archived": false, "disabled": false, "open_issues_count": 16, "license": { "key": "apache-2.0", "name": "Apache License 2.0", "spdx_id": "Apache-2.0", "url": "https://api.github.com/licenses/apache-2.0", "node_id": "MDc6TGljZW5zZTI=" }, "allow_forking": true, "is_template": false, "web_commit_signoff_required": false, "topics": [ "fpga", "verilog-generator" ], "visibility": "public", "forks": 85, "open_issues": 16, "watchers": 245, "default_branch": "master", "permissions": { "admin": false, "maintain": false, "push": false, "triage": false, "pull": true }, "temp_clone_token": "", "network_count": 85, "subscribers_count": 22 }
