Warning: /home/labeconomia/mdiianni2/verimap_projects/swipl_z3_clpq_interpreter/src/solvers/solver_clpq.pl:3:
Warning:    Found file logic_utils relative to the current working directory.
Warning:    This behaviour is deprecated but still supported by
Warning:    the Prolog flag source_search_working_directory.
ℹ️ MaxDepth impostato a: 50
✅ INCORRECT/FF FOUND: true,and(not(x_16916)or x_16920=x_16926 mod 2,x_16886,not(x_16916)or x_16942=(x_16948=x_16920),not(x_16916)or x_16964=(x_16942 or x_16972),not(x_16916)or x_16916 and x_16988,not(x_16998)or x_16998 and x_16916,not(x_16916)or not(x_16964),not(x_17028)or x_17028 and x_16998,not(x_17044)or x_17044 and x_17028,not(x_17054),x_17044=true,not((0=<x_16926)=x_17054))and x_16886=(not(x_16916)or not((0=<x_16948)=x_16972))


Ho raggiunto la terminazione dell'albero


--- ALL SAT BRANCHES FOUND (MaxDepths = 50) ---
--- SAT MODEL ---

--- CLPQ Constraints ---
--- CLPQ Constraints ---
Nessun vincolo aritmetico rilevato.
CLPQ result: only true
--- END CLPQ CHECK ---

--- FINAL MODEL (Z3) ---
Z3 Model (pretty):
model{constants:[x_16886=true,x_16916=true,x_16920=0,x_16926=0,x_16942=false,x_16948=1,x_16964=false,x_16972=false,x_16988=true,x_16998=true,x_17028=true,x_17044=true,x_17054=false],functions:[]}

