--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.496ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X44Y64.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (1.524 - 1.455)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y125.CQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X25Y109.D1     net (fanout=2)        1.164   system/rst/d25
    SLICE_X25Y109.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X44Y64.CE      net (fanout=2)        2.599   system/rst/d25_d25_d_AND_3_o
    SLICE_X44Y64.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (0.767ns logic, 3.763ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.524 - 1.451)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y109.BQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X25Y109.D2     net (fanout=1)        0.477   system/rst/d25_d
    SLICE_X25Y109.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X44Y64.CE      net (fanout=2)        2.599   system/rst/d25_d25_d_AND_3_o
    SLICE_X44Y64.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (0.767ns logic, 3.076ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X30Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.489 - 1.455)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y125.CQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X25Y109.D1     net (fanout=2)        1.164   system/rst/d25
    SLICE_X25Y109.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X30Y68.CE      net (fanout=2)        1.850   system/rst/d25_d25_d_AND_3_o
    SLICE_X30Y68.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (0.733ns logic, 3.014ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.489 - 1.451)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y109.BQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X25Y109.D2     net (fanout=1)        0.477   system/rst/d25_d
    SLICE_X25Y109.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X30Y68.CE      net (fanout=2)        1.850   system/rst/d25_d25_d_AND_3_o
    SLICE_X30Y68.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.733ns logic, 2.327ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X30Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.489 - 1.455)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y125.CQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X25Y109.D1     net (fanout=2)        1.164   system/rst/d25
    SLICE_X25Y109.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X30Y68.CE      net (fanout=2)        1.850   system/rst/d25_d25_d_AND_3_o
    SLICE_X30Y68.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (0.542ns logic, 3.014ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.489 - 1.451)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y109.BQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X25Y109.D2     net (fanout=1)        0.477   system/rst/d25_d
    SLICE_X25Y109.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X30Y68.CE      net (fanout=2)        1.850   system/rst/d25_d25_d_AND_3_o
    SLICE_X30Y68.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (0.542ns logic, 2.327ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X92Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y103.AQ     Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X92Y103.A5     net (fanout=2)        0.073   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X92Y103.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X92Y110.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y110.DQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X92Y110.D4     net (fanout=2)        0.102   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X92Y110.CLK    Tah         (-Th)     0.077   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.038ns logic, 0.102ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/d25 (SLICE_X24Y125.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_24 (FF)
  Destination:          system/rst/clkdiv/d25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_24 to system/rst/clkdiv/d25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y127.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    SLICE_X24Y125.CX     net (fanout=2)        0.144   system/rst/clkdiv/cnt<24>
    SLICE_X24Y125.CLK    Tckdi       (-Th)     0.089   system/rst/d25
                                                       system/rst/clkdiv/d25
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.009ns logic, 0.144ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.539ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20 (SLICE_X58Y77.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.373ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.828 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y137.A5     net (fanout=140)      1.331   system/mac_rx_valid<2>
    SLICE_X86Y137.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y92.A1      net (fanout=538)      3.244   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (1.071ns logic, 6.302ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.177ns (0.828 - 1.005)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y138.AMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y137.A3     net (fanout=2)        0.625   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y137.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y92.A1      net (fanout=538)      3.244   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (1.114ns logic, 5.596ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 1)
  Clock Path Skew:      -0.131ns (0.828 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X67Y92.A3      net (fanout=140)      2.270   system/mac_rx_valid<2>
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (1.003ns logic, 3.997ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21 (SLICE_X58Y77.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.373ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.828 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y137.A5     net (fanout=140)      1.331   system/mac_rx_valid<2>
    SLICE_X86Y137.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y92.A1      net (fanout=538)      3.244   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (1.071ns logic, 6.302ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.177ns (0.828 - 1.005)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y138.AMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y137.A3     net (fanout=2)        0.625   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y137.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y92.A1      net (fanout=538)      3.244   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (1.114ns logic, 5.596ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 1)
  Clock Path Skew:      -0.131ns (0.828 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X67Y92.A3      net (fanout=140)      2.270   system/mac_rx_valid<2>
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (1.003ns logic, 3.997ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22 (SLICE_X58Y77.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.373ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns (0.828 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y137.A5     net (fanout=140)      1.331   system/mac_rx_valid<2>
    SLICE_X86Y137.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y92.A1      net (fanout=538)      3.244   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (1.071ns logic, 6.302ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.177ns (0.828 - 1.005)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y138.AMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y137.A3     net (fanout=2)        0.625   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y137.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y92.A1      net (fanout=538)      3.244   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (1.114ns logic, 5.596ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 1)
  Clock Path Skew:      -0.131ns (0.828 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X67Y92.A3      net (fanout=140)      2.270   system/mac_rx_valid<2>
    SLICE_X67Y92.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X58Y77.SR      net (fanout=8)        1.727   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X58Y77.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (1.003ns logic, 3.997ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_3 (SLICE_X81Y120.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.493 - 0.390)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_2 to system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_2
    SLICE_X81Y120.A5     net (fanout=1)        0.105   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<2>
    SLICE_X81Y120.CLK    Tah         (-Th)     0.082   system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/Mmux_resend_pkt_id_block.pkt_mask[44]_PWR_79_o_mux_3_OUT341
                                                       system/phy_en.phy_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_3
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.016ns logic, 0.105ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X3Y27.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.419 - 0.266)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y140.DQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_7
    RAMB36_X3Y27.DIADI3     net (fanout=5)        0.264   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
    RAMB36_X3Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    ----------------------------------------------------  ---------------------------
    Total                                         0.181ns (-0.083ns logic, 0.264ns route)
                                                          (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y24.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.454 - 0.303)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X74Y123.CQ            Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_read_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_3
    RAMB36_X4Y24.ADDRBWRADDRL14 net (fanout=42)       0.185   system/phy_en.phy_ipb_ctrl/udp_if/tx_read_buffer<3>
    RAMB36_X4Y24.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             0.203ns (0.018ns logic, 0.185ns route)
                                                              (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.314ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20 (SLICE_X59Y54.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y70.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X93Y76.B1      net (fanout=141)      0.896   system/mac_rx_valid<0>
    SLICE_X93Y76.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y50.D2      net (fanout=537)      2.800   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (1.071ns logic, 5.026ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (0.602 - 0.787)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X93Y76.B6      net (fanout=2)        0.242   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X93Y76.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y50.D2      net (fanout=537)      2.800   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.071ns logic, 4.372ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.822ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y70.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y50.D5      net (fanout=141)      2.489   system/mac_rx_valid<0>
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_20
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (1.003ns logic, 3.819ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21 (SLICE_X59Y54.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y70.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X93Y76.B1      net (fanout=141)      0.896   system/mac_rx_valid<0>
    SLICE_X93Y76.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y50.D2      net (fanout=537)      2.800   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (1.071ns logic, 5.026ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (0.602 - 0.787)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X93Y76.B6      net (fanout=2)        0.242   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X93Y76.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y50.D2      net (fanout=537)      2.800   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.071ns logic, 4.372ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.822ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y70.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y50.D5      net (fanout=141)      2.489   system/mac_rx_valid<0>
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_21
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (1.003ns logic, 3.819ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22 (SLICE_X59Y54.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y70.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X93Y76.B1      net (fanout=141)      0.896   system/mac_rx_valid<0>
    SLICE_X93Y76.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y50.D2      net (fanout=537)      2.800   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (1.071ns logic, 5.026ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (0.602 - 0.787)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y76.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X93Y76.B6      net (fanout=2)        0.242   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X93Y76.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X72Y50.D2      net (fanout=537)      2.800   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.071ns logic, 4.372ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.822ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.602 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y70.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y50.D5      net (fanout=141)      2.489   system/mac_rx_valid<0>
    SLICE_X72Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X59Y54.SR      net (fanout=8)        1.330   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X59Y54.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_22
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (1.003ns logic, 3.819ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_76 (SLICE_X96Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_68 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_76 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.506 - 0.403)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_68 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y80.AQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_68
    SLICE_X96Y79.DX      net (fanout=2)        0.102   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<68>
    SLICE_X96Y79.CLK     Tckdi       (-Th)     0.089   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_76
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.009ns logic, 0.102ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_106 (SLICE_X100Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_74 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_106 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_74 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y80.CQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<75>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_74
    SLICE_X100Y79.CX     net (fanout=2)        0.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<74>
    SLICE_X100Y79.CLK    Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<107>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_106
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_105 (SLICE_X100Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_73 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_105 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_73 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y80.BQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<75>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_73
    SLICE_X100Y79.BX     net (fanout=2)        0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<73>
    SLICE_X100Y79.CLK    Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in<107>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_in_105
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.149ns (1.603 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y113.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y64.A2      net (fanout=22)       2.850   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y64.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.566   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (0.723ns logic, 4.416ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.149ns (1.603 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y113.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y64.A4      net (fanout=23)       2.761   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y64.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.566   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (0.806ns logic, 4.327ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (1.603 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y113.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.796   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (0.454ns logic, 3.796ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y64.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (1.485 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y113.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y64.A2      net (fanout=22)       2.850   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y64.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y64.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y64.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (0.689ns logic, 3.105ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (1.485 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y113.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y64.A4      net (fanout=23)       2.761   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y64.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y64.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y64.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.772ns logic, 3.016ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X25Y114.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X25Y114.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_6
    SLICE_X25Y114.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X25Y115.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y115.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X25Y115.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X25Y115.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X25Y116.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y116.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X25Y116.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X25Y116.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10983 paths analyzed, 5418 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.126ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196 (SLICE_X81Y1.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (0.848 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X94Y13.D4      net (fanout=4)        1.068   usr/rx_kchar<2>
    SLICE_X94Y13.DMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (1.045ns logic, 3.594ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.572ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (0.848 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X94Y13.D5      net (fanout=4)        0.996   usr/rx_kchar<3>
    SLICE_X94Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.050ns logic, 3.522ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.997ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.848 - 0.922)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y13.CQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X94Y13.D2      net (fanout=12)       0.625   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X94Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_196
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (0.846ns logic, 3.151ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197 (SLICE_X81Y1.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (0.848 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X94Y13.D4      net (fanout=4)        1.068   usr/rx_kchar<2>
    SLICE_X94Y13.DMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (1.045ns logic, 3.594ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.572ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (0.848 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X94Y13.D5      net (fanout=4)        0.996   usr/rx_kchar<3>
    SLICE_X94Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.050ns logic, 3.522ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.997ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.848 - 0.922)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y13.CQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X94Y13.D2      net (fanout=12)       0.625   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X94Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_197
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (0.846ns logic, 3.151ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198 (SLICE_X81Y1.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (0.848 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X94Y13.D4      net (fanout=4)        1.068   usr/rx_kchar<2>
    SLICE_X94Y13.DMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (1.045ns logic, 3.594ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.572ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (0.848 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X94Y13.D5      net (fanout=4)        0.996   usr/rx_kchar<3>
    SLICE_X94Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.050ns logic, 3.522ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.997ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.848 - 0.922)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y13.CQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X94Y13.D2      net (fanout=12)       0.625   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X94Y13.DMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X81Y1.CE       net (fanout=56)       2.526   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X81Y1.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<199>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_198
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (0.846ns logic, 3.151ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X6Y1.DIPADIP3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_143 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.549 - 0.395)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_143 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X92Y9.DQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<143>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_143
    RAMB36_X6Y1.DIPADIP3   net (fanout=1)        0.261   usr/link_tracking_1_inst/track_rx_data<143>
    RAMB36_X6Y1.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.083ns logic, 0.261ns route)
                                                         (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X6Y1.DIADI19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_129 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.549 - 0.396)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_129 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X92Y7.BQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<131>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_129
    RAMB36_X6Y1.DIADI19    net (fanout=1)        0.261   usr/link_tracking_1_inst/track_rx_data<129>
    RAMB36_X6Y1.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.083ns logic, 0.261ns route)
                                                         (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y7.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_41 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.544 - 0.391)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_41 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X89Y30.DQ        Tcko                  0.098   usr/link_trigger_inst/trigger_rx_data<41>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_41
    RAMB36_X5Y7.DIPADIP0   net (fanout=8)        0.280   usr/link_trigger_inst/trigger_rx_data<41>
    RAMB36_X5Y7.CLKARDCLKL Trckd_DIPA  (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.100ns logic, 0.280ns route)
                                                         (-55.6% logic, 155.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X14Y83.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0555<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X19Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.757ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X50Y69.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.385ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (3.084 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.D1      net (fanout=39)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y72.C3      net (fanout=1)        0.587   system/ipb_fabric/N36
    SLICE_X59Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y89.A1      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y89.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y89.A1      net (fanout=7)        0.597   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y89.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y69.SR      net (fanout=15)       1.964   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y69.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.385ns (1.759ns logic, 13.626ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.248ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (3.084 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.D1      net (fanout=39)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y72.C3      net (fanout=1)        0.587   system/ipb_fabric/N36
    SLICE_X59Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y89.A1      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y89.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y89.A1      net (fanout=7)        0.597   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y89.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y69.SR      net (fanout=15)       1.964   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y69.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.248ns (1.759ns logic, 13.489ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.380ns (Levels of Logic = 8)
  Clock Path Skew:      -0.167ns (3.084 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y72.B6      net (fanout=39)       0.260   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y72.D1      net (fanout=34)       0.603   system/ipb_fabric/sel<2>
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y89.A1      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y89.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y89.A1      net (fanout=7)        0.597   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y89.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y69.SR      net (fanout=15)       1.964   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y69.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.380ns (1.567ns logic, 12.813ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X50Y69.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.385ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (3.084 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.D1      net (fanout=39)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y72.C3      net (fanout=1)        0.587   system/ipb_fabric/N36
    SLICE_X59Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y89.A1      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y89.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y89.A1      net (fanout=7)        0.597   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y89.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y69.SR      net (fanout=15)       1.964   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y69.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.385ns (1.759ns logic, 13.626ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.248ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (3.084 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.D1      net (fanout=39)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y72.C3      net (fanout=1)        0.587   system/ipb_fabric/N36
    SLICE_X59Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y89.A1      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y89.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y89.A1      net (fanout=7)        0.597   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y89.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y69.SR      net (fanout=15)       1.964   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y69.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.248ns (1.759ns logic, 13.489ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.380ns (Levels of Logic = 8)
  Clock Path Skew:      -0.167ns (3.084 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y72.B6      net (fanout=39)       0.260   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y72.D1      net (fanout=34)       0.603   system/ipb_fabric/sel<2>
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y89.A1      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y89.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y89.A1      net (fanout=7)        0.597   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y89.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<18>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X50Y69.SR      net (fanout=15)       1.964   system/sram2_if/sramInterface/_n0147
    SLICE_X50Y69.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.380ns (1.567ns logic, 12.813ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_r_31 (SLICE_X25Y90.D2), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.537ns (Levels of Logic = 10)
  Clock Path Skew:      -0.336ns (2.915 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.D1      net (fanout=39)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y72.C3      net (fanout=1)        0.587   system/ipb_fabric/N36
    SLICE_X59Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y90.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y90.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y92.A1      net (fanout=3)        0.850   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y92.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X25Y90.D2      net (fanout=70)       1.309   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X25Y90.CLK     Tas                   0.070   system/sram2_if/sramInterface/data_i_r<31>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram2_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     14.537ns (1.316ns logic, 13.221ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.400ns (Levels of Logic = 10)
  Clock Path Skew:      -0.336ns (2.915 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.D1      net (fanout=39)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y73.DMUX    Tilo                  0.192   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y72.C3      net (fanout=1)        0.587   system/ipb_fabric/N36
    SLICE_X59Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y90.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y90.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y92.A1      net (fanout=3)        0.850   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y92.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X25Y90.D2      net (fanout=70)       1.309   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X25Y90.CLK     Tas                   0.070   system/sram2_if/sramInterface/data_i_r<31>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram2_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     14.400ns (1.316ns logic, 13.084ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.532ns (Levels of Logic = 9)
  Clock Path Skew:      -0.336ns (2.915 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y72.B6      net (fanout=39)       0.260   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y72.D1      net (fanout=34)       0.603   system/ipb_fabric/sel<2>
    SLICE_X59Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y89.B2      net (fanout=4)        1.788   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y89.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y90.C2      net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y90.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y92.A1      net (fanout=3)        0.850   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y92.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X25Y90.D2      net (fanout=70)       1.309   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X25Y90.CLK     Tas                   0.070   system/sram2_if/sramInterface/data_i_r<31>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram2_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     13.532ns (1.124ns logic, 12.408ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.done (SLICE_X32Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.counter_0 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.counter_0 to system/sram2_if/sramInterface/control_process.done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.BQ      Tcko                  0.098   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/control_process.counter_0
    SLICE_X32Y91.A6      net (fanout=6)        0.063   system/sram2_if/sramInterface/control_process.counter<0>
    SLICE_X32Y91.CLK     Tah         (-Th)     0.076   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/control_process.done_rstpot
                                                       system/sram2_if/sramInterface/control_process.done
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (0.022ns logic, 0.063ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_rr_28 (SLICE_X27Y90.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/data_i_r_28 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_rr_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.439 - 0.403)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/data_i_r_28 to system/sram2_if/sramInterface/data_i_rr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y90.AQ      Tcko                  0.098   system/sram2_if/sramInterface/data_i_r<31>
                                                       system/sram2_if/sramInterface/data_i_r_28
    SLICE_X27Y90.C5      net (fanout=1)        0.111   system/sram2_if/sramInterface/data_i_r<28>
    SLICE_X27Y90.CLK     Tah         (-Th)     0.082   system/sram2_if/sramInterface/data_i_rr<30>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1301
                                                       system/sram2_if/sramInterface/data_i_rr_28
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.016ns logic, 0.111ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.startWrite (SLICE_X33Y90.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.startWrite (FF)
  Destination:          system/sram2_if/sramInterface/control_process.startWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.startWrite to system/sram2_if/sramInterface/control_process.startWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.CQ      Tcko                  0.098   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/control_process.startWrite
    SLICE_X33Y90.C5      net (fanout=1)        0.062   system/sram2_if/sramInterface/control_process.startWrite
    SLICE_X33Y90.CLK     Tah         (-Th)     0.056   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
                                                       system/sram2_if/sramInterface/control_process.startWrite
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.042ns logic, 0.062ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X14Y83.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12994564 paths analyzed, 14519 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.646ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8 (SLICE_X69Y134.CE), 33290 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.350ns (Levels of Logic = 11)
  Clock Path Skew:      -0.211ns (1.392 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C6      net (fanout=39)       0.134   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X70Y37.B2      net (fanout=3)        2.604   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y134.CE     net (fanout=3)        1.451   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y134.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     19.350ns (1.730ns logic, 17.620ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.213ns (Levels of Logic = 11)
  Clock Path Skew:      -0.211ns (1.392 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C6      net (fanout=39)       0.134   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X70Y37.B2      net (fanout=3)        2.604   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y134.CE     net (fanout=3)        1.451   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y134.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     19.213ns (1.730ns logic, 17.483ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.199ns (Levels of Logic = 13)
  Clock Path Skew:      -0.211ns (1.392 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y55.D2      net (fanout=442)      2.568   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y55.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<5>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X62Y59.B5      net (fanout=1)        0.660   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X62Y59.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y56.B5      net (fanout=6)        0.457   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y56.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X62Y57.A6      net (fanout=1)        0.243   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X62Y57.A       Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X62Y57.B3      net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X62Y57.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X70Y37.B1      net (fanout=59)       1.988   system/ipb_usr_fabric/n0398<0>
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y134.CE     net (fanout=3)        1.451   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y134.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     19.199ns (1.866ns logic, 17.333ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4 (SLICE_X69Y133.CE), 33290 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.231ns (Levels of Logic = 11)
  Clock Path Skew:      -0.210ns (1.393 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C6      net (fanout=39)       0.134   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X70Y37.B2      net (fanout=3)        2.604   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y133.CE     net (fanout=3)        1.332   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y133.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4
    -------------------------------------------------  ---------------------------
    Total                                     19.231ns (1.730ns logic, 17.501ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.094ns (Levels of Logic = 11)
  Clock Path Skew:      -0.210ns (1.393 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C6      net (fanout=39)       0.134   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X70Y37.B2      net (fanout=3)        2.604   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y133.CE     net (fanout=3)        1.332   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y133.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4
    -------------------------------------------------  ---------------------------
    Total                                     19.094ns (1.730ns logic, 17.364ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.080ns (Levels of Logic = 13)
  Clock Path Skew:      -0.210ns (1.393 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y55.D2      net (fanout=442)      2.568   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y55.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<5>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X62Y59.B5      net (fanout=1)        0.660   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X62Y59.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y56.B5      net (fanout=6)        0.457   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y56.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X62Y57.A6      net (fanout=1)        0.243   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X62Y57.A       Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X62Y57.B3      net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X62Y57.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X70Y37.B1      net (fanout=59)       1.988   system/ipb_usr_fabric/n0398<0>
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y133.CE     net (fanout=3)        1.332   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y133.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_4
    -------------------------------------------------  ---------------------------
    Total                                     19.080ns (1.866ns logic, 17.214ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5 (SLICE_X69Y133.CE), 33290 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.231ns (Levels of Logic = 11)
  Clock Path Skew:      -0.210ns (1.393 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C6      net (fanout=39)       0.134   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X70Y37.B2      net (fanout=3)        2.604   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y133.CE     net (fanout=3)        1.332   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y133.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5
    -------------------------------------------------  ---------------------------
    Total                                     19.231ns (1.730ns logic, 17.501ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.094ns (Levels of Logic = 11)
  Clock Path Skew:      -0.210ns (1.393 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C6      net (fanout=39)       0.134   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y70.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X70Y37.B2      net (fanout=3)        2.604   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y133.CE     net (fanout=3)        1.332   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y133.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5
    -------------------------------------------------  ---------------------------
    Total                                     19.094ns (1.730ns logic, 17.364ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.080ns (Levels of Logic = 13)
  Clock Path Skew:      -0.210ns (1.393 - 1.603)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X64Y55.D2      net (fanout=442)      2.568   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X64Y55.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<5>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X62Y59.B5      net (fanout=1)        0.660   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X62Y59.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y56.B5      net (fanout=6)        0.457   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y56.B       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X62Y57.A6      net (fanout=1)        0.243   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X62Y57.A       Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X62Y57.B3      net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X62Y57.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X70Y37.B1      net (fanout=59)       1.988   system/ipb_usr_fabric/n0398<0>
    SLICE_X70Y37.BMUX    Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X70Y37.A5      net (fanout=2)        0.313   user_ipb_mosi[12]_ipb_strobe
    SLICE_X70Y37.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y41.D3      net (fanout=1)        1.075   user_ipb_miso[12]_ipb_ack
    SLICE_X62Y41.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y41.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y41.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y91.A1      net (fanout=18)       2.909   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/cfg_dout<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.B3      net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X67Y91.BMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X66Y110.A4     net (fanout=4)        1.176   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X66Y110.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X69Y133.CE     net (fanout=3)        1.332   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X69Y133.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_5
    -------------------------------------------------  ---------------------------
    Total                                     19.080ns (1.866ns logic, 17.214ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/reply_10 (SLICE_X20Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/reg_2 (FF)
  Destination:          system/mst.i2c_m/u2/reply_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.700 - 0.595)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/reg_2 to system/mst.i2c_m/u2/reply_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.CQ      Tcko                  0.115   system/mst.i2c_m/u2/reg<3>
                                                       system/mst.i2c_m/u2/reg_2
    SLICE_X20Y39.B5      net (fanout=2)        0.116   system/mst.i2c_m/u2/reg<2>
    SLICE_X20Y39.CLK     Tah         (-Th)     0.099   system/reg_i2c_reply<15>
                                                       system/mst.i2c_m/u2/Mmux_reply[31]_GND_441_o_mux_139_OUT21
                                                       system/mst.i2c_m/u2/reply_10
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.016ns logic, 0.116ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X40Y77.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_16_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_16_4 to system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.AQ      Tcko                  0.098   system/regs_from_ipbus<16><7>
                                                       system/ipb_sys_regs/regs_16_4
    SLICE_X40Y77.AI      net (fanout=2)        0.054   system/regs_from_ipbus<16><4>
    SLICE_X40Y77.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u1/prescaler_2 (SLICE_X12Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_13_2 (FF)
  Destination:          system/mst.i2c_m/u1/prescaler_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.709 - 0.603)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_13_2 to system/mst.i2c_m/u1/prescaler_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.098   system/regs_from_ipbus<13><3>
                                                       system/ipb_sys_regs/regs_13_2
    SLICE_X12Y38.CX      net (fanout=3)        0.151   system/regs_from_ipbus<13><2>
    SLICE_X12Y38.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u1/prescaler<3>
                                                       system/mst.i2c_m/u1/prescaler_2
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.009ns logic, 0.151ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.996ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X38Y70.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.621ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.621ns (1.551ns logic, 13.070ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.484ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.484ns (1.551ns logic, 12.933ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.469ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y63.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X69Y25.A6      net (fanout=35)       2.078   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     13.469ns (1.507ns logic, 11.962ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X38Y70.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.621ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.621ns (1.551ns logic, 13.070ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.484ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.484ns (1.551ns logic, 12.933ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.469ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y63.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X69Y25.A6      net (fanout=35)       2.078   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     13.469ns (1.507ns logic, 11.962ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X38Y70.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.621ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y25.A1      net (fanout=69)       3.186   system/ipb_arb/src<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     14.621ns (1.551ns logic, 13.070ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.484ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y72.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y25.A2      net (fanout=68)       3.049   system/ipb_arb/src<1>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     14.484ns (1.551ns logic, 12.933ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.469ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (3.081 - 3.251)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y63.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X69Y25.A6      net (fanout=35)       2.078   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X69Y25.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X56Y70.A4      net (fanout=442)      3.415   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X56Y70.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y70.D4      net (fanout=1)        0.396   system/ipb_fabric/N01
    SLICE_X56Y70.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A6      net (fanout=39)       0.386   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C5      net (fanout=33)       1.956   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X50Y44.C       Tilo                  0.068   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X50Y44.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X50Y44.DMUX    Tilo                  0.181   system/eep.i2c_eep/master_transactions.next_step<5>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y42.B1      net (fanout=7)        0.721   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y42.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X48Y41.A1      net (fanout=7)        0.603   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X48Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X38Y70.SR      net (fanout=8)        2.056   system/sram1_if/sramInterface/_n0147
    SLICE_X38Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     13.469ns (1.507ns logic, 11.962ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_0 (SLICE_X40Y23.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_0 (FF)
  Destination:          system/sram1_if/bist/addr_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.463 - 0.430)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_0 to system/sram1_if/bist/addr_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y23.AQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_0
    SLICE_X40Y23.AX      net (fanout=1)        0.101   system/sram1_if/bist/addr_rr<0>
    SLICE_X40Y23.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_2 (SLICE_X40Y23.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_2 (FF)
  Destination:          system/sram1_if/bist/addr_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.463 - 0.430)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_2 to system/sram1_if/bist/addr_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y23.CQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_2
    SLICE_X40Y23.CX      net (fanout=1)        0.101   system/sram1_if/bist/addr_rr<2>
    SLICE_X40Y23.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_1 (SLICE_X40Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_1 (FF)
  Destination:          system/sram1_if/bist/addr_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.463 - 0.430)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_1 to system/sram1_if/bist/addr_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y23.BQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_1
    SLICE_X40Y23.BX      net (fanout=1)        0.102   system/sram1_if/bist/addr_rr<1>
    SLICE_X40Y23.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.009ns logic, 0.102ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0555<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X19Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.466ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X68Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.886 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X63Y87.A1      net (fanout=2)        0.956   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X63Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B3      net (fanout=2)        0.464   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.801ns logic, 2.500ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.121ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.886 - 0.967)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y88.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14
    SLICE_X60Y89.D3      net (fanout=2)        0.706   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<14>
    SLICE_X60Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X63Y85.B6      net (fanout=2)        0.534   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.801ns logic, 2.320ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.886 - 0.967)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y88.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X60Y89.D4      net (fanout=2)        0.651   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X60Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X63Y85.B6      net (fanout=2)        0.534   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (0.801ns logic, 2.265ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X68Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.886 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X63Y87.A1      net (fanout=2)        0.956   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X63Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B3      net (fanout=2)        0.464   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.801ns logic, 2.500ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.121ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.886 - 0.967)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y88.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14
    SLICE_X60Y89.D3      net (fanout=2)        0.706   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<14>
    SLICE_X60Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X63Y85.B6      net (fanout=2)        0.534   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.801ns logic, 2.320ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.886 - 0.967)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y88.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X60Y89.D4      net (fanout=2)        0.651   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X60Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X63Y85.B6      net (fanout=2)        0.534   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (0.801ns logic, 2.265ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X68Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.886 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X63Y87.A1      net (fanout=2)        0.956   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X63Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B3      net (fanout=2)        0.464   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.801ns logic, 2.500ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.121ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.886 - 0.967)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y88.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14
    SLICE_X60Y89.D3      net (fanout=2)        0.706   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<14>
    SLICE_X60Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X63Y85.B6      net (fanout=2)        0.534   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.801ns logic, 2.320ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.886 - 0.967)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y88.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X60Y89.D4      net (fanout=2)        0.651   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X60Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X63Y85.B6      net (fanout=2)        0.534   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X68Y81.CE      net (fanout=4)        1.080   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X68Y81.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (0.801ns logic, 2.265ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y82.AI      net (fanout=2)        0.102   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.011ns logic, 0.102ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X56Y82.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.BQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    SLICE_X56Y82.AX      net (fanout=2)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<1>
    SLICE_X56Y82.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.045ns logic, 0.101ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (SLICE_X56Y82.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    SLICE_X56Y82.BI      net (fanout=2)        0.151   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<2>
    SLICE_X56Y82.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.012ns logic, 0.151ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.170ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y56.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X16Y47.A4      net (fanout=5)        0.872   system/regs_from_ipbus<11><12>
    SLICE_X16Y47.AMUX    Tilo                  0.190   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X17Y47.SR      net (fanout=2)        0.474   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X17Y47.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.824ns logic, 1.346ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.247ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y56.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X16Y47.A4      net (fanout=5)        0.872   system/regs_from_ipbus<11><12>
    SLICE_X16Y47.A       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X17Y47.CLK     net (fanout=2)        0.476   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.405ns logic, 1.348ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y56.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X16Y47.A4      net (fanout=5)        0.350   system/regs_from_ipbus<11><12>
    SLICE_X16Y47.AMUX    Tilo                  0.079   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X17Y47.SR      net (fanout=2)        0.182   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X17Y47.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.252ns logic, 0.532ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.671ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.671ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y56.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X16Y47.A4      net (fanout=5)        0.350   system/regs_from_ipbus<11><12>
    SLICE_X16Y47.A       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X17Y47.CLK     net (fanout=2)        0.189   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.132ns logic, 0.539ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.912ns|            0|            0|            0|     13232868|
| TS_clk125_2_n                 |      8.000ns|      4.496ns|      4.912ns|            0|            0|         2456|     13230410|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.757ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     19.646ns|          N/A|            0|            0|     12994564|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.996ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      2.170ns|            0|            0|            0|            2|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.170ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.796ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.796ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.466ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.646|         |         |         |
clk125_2_p     |   19.646|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.646|         |         |         |
clk125_2_p     |   19.646|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.025|         |         |         |
xpoint1_clk1_p |    5.025|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.025|         |         |         |
xpoint1_clk1_p |    5.025|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13335489 paths, 0 nets, and 56009 connections

Design statistics:
   Minimum period:  19.646ns{1}   (Maximum frequency:  50.901MHz)
   Maximum path delay from/to any node:   2.170ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 26 08:41:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 754 MB



