{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 16:24:13 2019 " "Info: Processing started: Sat May 04 16:24:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4-FA_8bit -c lab4-FA_8bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4-FA_8bit -c lab4-FA_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fa_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_8bit-RTL " "Info: Found design unit 1: FA_8bit-RTL" {  } { { "FA_8bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/FA_8bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FA_8bit " "Info: Found entity 1: FA_8bit" {  } { { "FA_8bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/FA_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fa_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-behavior " "Info: Found design unit 1: FA-behavior" {  } { { "FA_1bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/FA_1bit.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "FA_1bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/FA_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4-fa_8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4-fa_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab4-FA_8bit " "Info: Found entity 1: lab4-FA_8bit" {  } { { "lab4-FA_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-FA_8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4-FA_8bit " "Info: Elaborating entity \"lab4-FA_8bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_8bit FA_8bit:inst " "Info: Elaborating entity \"FA_8bit\" for hierarchy \"FA_8bit:inst\"" {  } { { "lab4-FA_8bit.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-FA_8bit.bdf" { { 80 416 536 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA_8bit:inst\|FA:FA0 " "Info: Elaborating entity \"FA\" for hierarchy \"FA_8bit:inst\|FA:FA0\"" {  } { { "FA_8bit.vhd" "FA0" { Text "C:/altera/91sp2/quartus/lab4/FA_8bit.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Info: Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 16:24:14 2019 " "Info: Processing ended: Sat May 04 16:24:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
