library ieee;
use ieee.std_logic_1164.all;

entity BaudClkGen_tb is
end entity;

architecture rtl of BaudClkGen_tb is

	component BaudClkGen is
	generic(

		NUMBER_OF_CLKS : integer;
		SYS_CLK_FREQ : integer;
		BAUD_RATE : integer

	);

	port
	(
		clk : in std_logic; --FPGA built in 50MHz clk, G21
		rst : in std_logic; --Reset
		start : in std_logic; --Start Signal, only start clock pulses then
		baudClk : out std_logic;
		ready : out std_logic
	);
	end component;
	
	signal clk : std_logic := '0';
	signal rst : std_logic;
	signal baudClk : std_logic;
	signal ready : std_logic;
	signal start : std_logic;
	
begin
	
	clk <= not clk after 10ns;
	
	UUT : BaudClkGen
	generic map
	(
		NUMBER_OF_CLKS => 10,
		SYS_CLK_FREQ => 50000000,
		BAUD_RATE => 115200
	)
	port map
	(
		clk => clk, --FPGA built in 50MHz clk, G21
		rst => rst, --Reset
		start => start, --Start Signal, only start clock pulses then
		baudClk => baudClk,
		ready => ready
	);
	
	main: process
	begin
		rst <= '1';
		start <= '0';
		wait for 100ns; 
		rst <= '0';
		
		wait for rising_edge(clk);
		start <= '1';
		wait for rising_edge(clk);
		start <= '0';
		
		wait;
	end process;


end rtl;


