
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'diqingz2' on host 'hal-fpga-x86.ncsa.illinois.edu' (Linux_x86_64 version 3.10.0-1160.119.1.el7.x86_64) on Thu Apr 03 13:59:14 CDT 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel'
Sourcing Tcl script 'attention_kernel.tcl'
INFO: [HLS 200-1510] Running: open_project attention_kernel 
INFO: [HLS 200-10] Creating and opening project '/home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel'.
INFO: [HLS 200-1510] Running: set_top attention_kernel 
INFO: [HLS 200-1510] Running: add_files /home/diqingz2/llm_hls/fpga/attention_hls.cpp 
INFO: [HLS 200-10] Adding design file '/home/diqingz2/llm_hls/fpga/attention_hls.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname attention_kernel 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: create_clock -period 5 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-10] Analyzing design file '/home/diqingz2/llm_hls/fpga/attention_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.32 seconds. CPU system time: 1.72 seconds. Elapsed time: 28.07 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'attention_kernel' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:119:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_9' is marked as complete unroll implied by the pipeline pragma (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:97:38)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'attention_kernel' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:23:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'value_buffer' due to pipeline pragma (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:151:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'out_buffer' due to pipeline pragma (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:151:9)
INFO: [HLS 214-248] Applying array_partition to 'value_buffer': Cyclic partitioning with factor 4 on dimension 2. (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:41:11)
INFO: [HLS 214-248] Applying array_partition to 'out_buffer': Cyclic partitioning with factor 8 on dimension 1. (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:44:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_59_4'(/home/diqingz2/llm_hls/fpga/attention_hls.cpp:59:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:59:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_67_5'(/home/diqingz2/llm_hls/fpga/attention_hls.cpp:67:34) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:67:34)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_80_7'(/home/diqingz2/llm_hls/fpga/attention_hls.cpp:80:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:80:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_158_15'(/home/diqingz2/llm_hls/fpga/attention_hls.cpp:158:36) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:158:36)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.3 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.14 seconds; current allocated memory: 467.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 467.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 467.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 531.152 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_91_8' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:88) in function 'attention_kernel' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_97_9' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:96) in function 'attention_kernel': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-936.html
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_150_14' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:150) in function 'attention_kernel' partially with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:130:9) to (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:128:36) in function 'attention_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'attention_kernel' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:17)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 531.152 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_3' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:55:28) in function 'attention_kernel' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_8' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:88:23) in function 'attention_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_146_13' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:146:45) in function 'attention_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_6' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:76:39) in function 'attention_kernel' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_2' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:50:28) in function 'attention_kernel' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:47:31) in function 'attention_kernel'.
INFO: [HLS 200-472] Inferring partial write operation for 'key_buffer' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:62:39)
INFO: [HLS 200-472] Inferring partial write operation for 'value_buffer' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'query_buffer' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:84:37)
INFO: [HLS 200-472] Inferring partial write operation for 'preatt_scores' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:104:39)
INFO: [HLS 200-472] Inferring partial write operation for 'att_weights' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:120:37)
INFO: [HLS 200-472] Inferring partial write operation for 'att_weights' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:133:41)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buffer' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:142:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buffer' (/home/diqingz2/llm_hls/fpga/attention_hls.cpp:153:16)
INTERNAL-INFO: never seen llvm instruction 'sptohp'(532)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INTERNAL-INFO: never seen llvm instruction 'sptohp'(532)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INTERNAL-INFO: never seen llvm instruction 'sptohp'(532)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'sptohp'(532)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INTERNAL-INFO: never seen llvm instruction 'sptohp'(532)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INTERNAL-INFO: never seen llvm instruction 'sptohp'(532)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INTERNAL-INFO: never seen llvm instruction 'hdiv'(537)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INTERNAL-INFO: never seen llvm instruction 'sptohp'(532)
INTERNAL-INFO: never seen llvm instruction 'hptosp'(533)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'attention_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel_Pipeline_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_59_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.29 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_67_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel_Pipeline_VITIS_LOOP_80_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_80_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel_Pipeline_VITIS_LOOP_114_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_10'.
WARNING: [HLS 200-880] The II Violation in module 'attention_kernel_Pipeline_VITIS_LOOP_114_10' (loop 'VITIS_LOOP_114_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('expsum_write_ln114', /home/diqingz2/llm_hls/fpga/attention_hls.cpp:114) of variable 'expsum', /home/diqingz2/llm_hls/fpga/attention_hls.cpp:121 on local variable 'expsum' and 'load' operation ('expsum_load', /home/diqingz2/llm_hls/fpga/attention_hls.cpp:121) on local variable 'expsum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'attention_kernel_Pipeline_VITIS_LOOP_114_10' (loop 'VITIS_LOOP_114_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('expsum_write_ln114', /home/diqingz2/llm_hls/fpga/attention_hls.cpp:114) of variable 'expsum', /home/diqingz2/llm_hls/fpga/attention_hls.cpp:121 on local variable 'expsum' and 'load' operation ('expsum_load', /home/diqingz2/llm_hls/fpga/attention_hls.cpp:121) on local variable 'expsum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 21, loop 'VITIS_LOOP_114_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel_Pipeline_VITIS_LOOP_128_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_128_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel_Pipeline_VITIS_LOOP_140_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel_Pipeline_VITIS_LOOP_150_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_150_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel_Pipeline_VITIS_LOOP_158_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_158_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_91_8': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 659.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.45 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel_Pipeline_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_kernel_Pipeline_VITIS_LOOP_59_4' pipeline 'VITIS_LOOP_59_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_59_4/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'hptosp_16ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel_Pipeline_VITIS_LOOP_59_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_kernel_Pipeline_VITIS_LOOP_67_5' pipeline 'VITIS_LOOP_67_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_67_5/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'hptosp_16ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel_Pipeline_VITIS_LOOP_67_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel_Pipeline_VITIS_LOOP_80_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_kernel_Pipeline_VITIS_LOOP_80_7' pipeline 'VITIS_LOOP_80_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_80_7/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'hptosp_16ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel_Pipeline_VITIS_LOOP_80_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel_Pipeline_VITIS_LOOP_114_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_kernel_Pipeline_VITIS_LOOP_114_10' pipeline 'VITIS_LOOP_114_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptosp_16ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel_Pipeline_VITIS_LOOP_114_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel_Pipeline_VITIS_LOOP_128_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_kernel_Pipeline_VITIS_LOOP_128_11' pipeline 'VITIS_LOOP_128_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel_Pipeline_VITIS_LOOP_128_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel_Pipeline_VITIS_LOOP_140_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel_Pipeline_VITIS_LOOP_140_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel_Pipeline_VITIS_LOOP_150_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_kernel_Pipeline_VITIS_LOOP_150_14' pipeline 'VITIS_LOOP_150_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel_Pipeline_VITIS_LOOP_150_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel_Pipeline_VITIS_LOOP_158_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'attention_kernel_Pipeline_VITIS_LOOP_158_15' pipeline 'VITIS_LOOP_158_15' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'attention_kernel_Pipeline_VITIS_LOOP_158_15/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel_Pipeline_VITIS_LOOP_158_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention_kernel/inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention_kernel/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention_kernel/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention_kernel/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention_kernel/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'attention_kernel/NH' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'attention_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'inp', 'out_r', 'B', 'T', 'C', 'NH' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptosp_16ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_35s_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_62s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32s_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 659.152 MB.
INFO: [RTMG 210-278] Implementing memory 'attention_kernel_query_buffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'attention_kernel_key_buffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'attention_kernel_value_buffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'attention_kernel_att_weights_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'attention_kernel_out_buffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.43 seconds; current allocated memory: 659.152 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 659.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for attention_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for attention_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 48.11 seconds. CPU system time: 2.75 seconds. Elapsed time: 52.56 seconds; current allocated memory: 200.004 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3032.289 ; gain = 2.020 ; free physical = 99467 ; free virtual = 145586
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_fdiv_32ns_32ns_32_10_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_fdiv_32ns_32ns_32_10_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_fdiv_32ns_32ns_32_10_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_fexp_32ns_32ns_32_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_fexp_32ns_32ns_32_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_fexp_32ns_32ns_32_8_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_fsqrt_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_fsqrt_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_fsqrt_32ns_32ns_32_9_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_hadd_16ns_16ns_16_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_hadd_16ns_16ns_16_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_hadd_16ns_16ns_16_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_hcmp_16ns_16ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_hcmp_16ns_16ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_hcmp_16ns_16ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_hdiv_16ns_16ns_16_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_hdiv_16ns_16ns_16_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_hdiv_16ns_16ns_16_6_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_hptosp_16ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_hptosp_16ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_hptosp_16ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_sitofp_32ns_32_3_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_sitofp_32ns_32_3_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_sitofp_32ns_32_3_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'attention_kernel_sptohp_32ns_16_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'attention_kernel_sptohp_32ns_16_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'attention_kernel_sptohp_32ns_16_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2022.1/data/ip'.
Running package_xo -xo_path /home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel/solution/impl/export.xo -kernel_name attention_kernel -kernel_xml /home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/diqingz2/llm_hls/fpga/attention_hls.cpp -ip_directory /home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel/solution/impl/ip/ip_unzip_dir -design_xml /home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel/solution/.autopilot/db/attention_kernel.design.xml -debug_directory /home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel/solution/.debug -hls_directory /home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 14:00:38 2025...
INFO: [HLS 200-802] Generated output file attention_kernel/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.93 seconds. CPU system time: 2.77 seconds. Elapsed time: 38.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 81.4 seconds. Total CPU system time: 6.47 seconds. Total elapsed time: 94.98 seconds; peak allocated memory: 659.152 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Apr  3 14:00:48 2025...
