Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Apr 28 13:40:39 2020
| Host         : CELSIUS running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   669 |
| Unused register locations in slices containing registers |   295 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11479 |         1284 |
| No           | No                    | Yes                    |             123 |           34 |
| No           | Yes                   | No                     |            5222 |          727 |
| Yes          | No                    | No                     |            3981 |          552 |
| Yes          | No                    | Yes                    |             100 |           18 |
| Yes          | Yes                   | No                     |           17528 |         4072 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                0 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                0 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                0 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                0 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                0 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                             | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst0                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                0 |              2 |
|  design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[3].queue/E[0] |                                                                                                                                                                                                                                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                            |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_en_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/internal_id_ff[1]_i_1_n_0                                                                                                                                                         | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                        | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_1_n_0                                                                                                                             |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/E[0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/packetizer/mem_awren                                                                                                                                                                                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/internalSelection[1]_i_1_n_0                                                                                                                                                 | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                        | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg_0[0]                                                                                                                     |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/arb_sm_cs[1]_i_1_n_0                                                                                                                | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r_reg[0][0]                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              2 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                        | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                             | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                              |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                             | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                             | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                              |                0 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                             | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                              |                0 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL//i__n_0                                                                                                                                      | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[3]_i_1__0_n_0                                                                                                 | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[3].queue/i___1_n_0                                                                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[1].queue/i___1_n_0                                                                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[2].queue/i___1_n_0                                                                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[0].queue/i___1_n_0                                                                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NARROW_CNT.narrow_addr_int[3]_i_1_n_0                                                                                                    | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                      | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                              |                2 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                              |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                               |                2 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/MemorEDF_0/inst/serializer/axi_awaddr[39]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                              |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                               |                2 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                              |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                              |                2 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                              |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                               |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/clear                                                                                                                                                                       |                0 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                0 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              5 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                       |                1 |              5 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_1                                                                                                                                                         | design_2_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                    |                0 |              6 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              6 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                1 |              6 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                1 |              6 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_1                                                                                                                                                         | design_2_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                    |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                0 |              6 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | design_2_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                 |                0 |              6 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                0 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                1 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                1 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                1 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                        | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                1 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                        | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                1 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                0 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                        | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                        | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                1 |              7 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][2][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][12][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/axi_araddr1                                                                                                                                                                            | design_2_i/MemorEDF_0/inst/configurationport/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                                  |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][0][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][10][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][1][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][14][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][14][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][5][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][13][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                             |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][3][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][9][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][6][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][9][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][8][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][7][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][6][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][3][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][10][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][8][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][3][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][6][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][5][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][3][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][1][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][15][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][15][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][12][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][11][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram                                                                                                                                                                               | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][12][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][13][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][14][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][1][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][2][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][4][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][4][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][5][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][6][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][7][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][11][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][13][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][15][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][1][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][2][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                          | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                             | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg_0[0]                                                                                                                     |                4 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][12][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][11][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][0][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][2][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][11][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][7][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][9][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/axi_awaddr1                                                                                                                                                                            | design_2_i/MemorEDF_0/inst/configurationport/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][13][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][10][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[0][14][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][4][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][0][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][10][7]_i_1_n_0                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[1][4][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][7][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][9][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[2][8][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][8][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][0][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/byte_ram[3][5][7]_i_1_n_0                                                                                                                                                              | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              8 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                             |                0 |              9 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                1 |              9 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                             |                0 |              9 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                1 |              9 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                0 |              9 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/p_56_in                                                                                                                                                                                | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | design_2_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                0 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                0 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                        | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/axi_arlen[7]_i_1_n_0                                                                                                                                                                   | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                0 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | design_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                0 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                 |                                                                                                                                                                                                                                         |                0 |             10 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             13 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                2 |             13 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                4 |             13 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[15]_i_1_n_0                                                                                                            |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[15]_i_2_n_0                                                                                                          | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[15]_i_1_n_0                                                                                                              |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                         |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[15]                                                                                                                               |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[15]                                                                                                                               |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |             17 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |             18 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             21 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                3 |             27 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                        | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             31 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/counter[0]_i_1__4_n_0                                                                                                                                                            |                4 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/MemorEDF_0/inst/configurationport/counters_reg[0][31]                                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/MemorEDF_0/inst/configurationport/counters_reg[2][31]                                                                                                                                                                        |                4 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/MemorEDF_0/inst/configurationport/clear                                                                                                                                                                                      |                4 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/MemorEDF_0/inst/configurationport/counters_reg[1][31]                                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                   | design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/edf/differences[3][31]_i_1_n_0                                                                                                                                                        |                4 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                   | design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/edf/differences[2][31]_i_1_n_0                                                                                                                                                        |                4 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                   | design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/edf/differences[1][31]_i_1_n_0                                                                                                                                                        |                4 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                   | design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/edf/differences[0][31]_i_1_n_0                                                                                                                                                        |                4 |             32 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             34 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/axi_araddr[39]_i_1_n_0                                                                                                                                                                 | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               12 |             36 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/axi_awaddr[39]_i_1_n_0                                                                                                                                                                 | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               13 |             36 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/serializer/axi_awaddr[39]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             40 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                  |               10 |             46 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                  |               11 |             46 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             49 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             57 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             57 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             57 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             57 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             57 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             57 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             65 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             65 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             65 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                           |               12 |             78 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             97 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/packetizer/meta_data_write[100]_i_1_n_0                                                                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |             97 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/packetizer/meta_data_read                                                                                                                                                                                | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |             97 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |            103 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               23 |            103 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |            103 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                9 |            114 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               10 |            114 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                 | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[15]_i_1_n_0                                                                                                              |               18 |            128 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                |                                                                                                                                                                                                                                         |                7 |            128 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/configurationport/axi_arv_arr_flag                                                                                                                                                                       | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |            128 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                               | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |            128 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/packetizer/mem_wren                                                                                                                                                                                      | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |            144 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               18 |            145 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            145 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |            145 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |            145 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            145 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |            145 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |            145 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |            145 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               17 |            178 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[0].queue/values[0][245]_i_1_n_0                                                                                                                                                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              205 |            242 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[3].queue/values[0][245]_i_1__2_n_0                                                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              180 |            242 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[1].queue/values[0][245]_i_1__0_n_0                                                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              197 |            242 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/genblk1[2].queue/values[0][245]_i_1__1_n_0                                                                                                                                                  | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              179 |            242 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |               35 |            509 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |               33 |            509 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               39 |            946 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              335 |           1557 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/dispatcher/E[0]                                                                                                                                                                             | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              764 |           3630 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/dispatcher/values_reg[2][0]_0[0]                                                                                                                                                            | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              784 |           3630 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/dispatcher/values_reg[2][0]_1[0]                                                                                                                                                            | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              764 |           3630 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | design_2_i/MemorEDF_0/inst/nonaxidomain/dispatcher/values_reg[2][0]_2[0]                                                                                                                                                            | design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              756 |           3630 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |             1401 |          13437 |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    16 |
| 2      |                    25 |
| 3      |                    18 |
| 4      |                   192 |
| 5      |                     5 |
| 6      |                     8 |
| 7      |                    10 |
| 8      |                    75 |
| 9      |                     5 |
| 10     |                    17 |
| 12     |                     2 |
| 13     |                     3 |
| 16+    |                   293 |
+--------+-----------------------+


