Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Sep 09 17:35:18 2017
| Host         : DESKTOP-R4VK0U2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ECentralController_timing_summary_routed.rpt -rpx ECentralController_timing_summary_routed.rpx
| Design       : ECentralController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock1s/ck_reg/C (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: clockinput/ck_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clockscan/ck_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dis/dis/cnt_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/dis/cnt_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dis/dis/cnt_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.006        0.000                      0                  195        0.250        0.000                      0                  195        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.006        0.000                      0                  195        0.250        0.000                      0                  195        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.828ns (18.281%)  route 3.701ns (81.719%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.388     9.611    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.602    14.788    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[28]/C
                         clock pessimism              0.294    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429    14.617    clockscan/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.828ns (18.281%)  route 3.701ns (81.719%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.388     9.611    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.602    14.788    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
                         clock pessimism              0.294    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429    14.617    clockscan/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.828ns (18.281%)  route 3.701ns (81.719%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.388     9.611    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.602    14.788    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[30]/C
                         clock pessimism              0.294    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429    14.617    clockscan/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.828ns (18.281%)  route 3.701ns (81.719%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.388     9.611    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.602    14.788    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[31]/C
                         clock pessimism              0.294    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429    14.617    clockscan/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.828ns (18.858%)  route 3.563ns (81.142%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.249     9.472    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y91          FDRE                                         r  clockscan/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.602    14.788    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  clockscan/cnt_reg[24]/C
                         clock pessimism              0.269    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429    14.592    clockscan/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.828ns (18.858%)  route 3.563ns (81.142%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.249     9.472    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y91          FDRE                                         r  clockscan/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.602    14.788    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  clockscan/cnt_reg[25]/C
                         clock pessimism              0.269    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429    14.592    clockscan/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.828ns (18.858%)  route 3.563ns (81.142%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.249     9.472    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y91          FDRE                                         r  clockscan/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.602    14.788    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  clockscan/cnt_reg[26]/C
                         clock pessimism              0.269    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429    14.592    clockscan/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.828ns (18.858%)  route 3.563ns (81.142%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.249     9.472    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y91          FDRE                                         r  clockscan/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.602    14.788    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  clockscan/cnt_reg[27]/C
                         clock pessimism              0.269    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429    14.592    clockscan/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.101     9.324    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y90          FDRE                                         r  clockscan/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.601    14.787    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  clockscan/cnt_reg[20]/C
                         clock pessimism              0.269    15.056    
                         clock uncertainty           -0.035    15.020    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.429    14.591    clockscan/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 clockscan/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.723     5.082    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  clockscan/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clockscan/cnt_reg[29]/Q
                         net (fo=2, routed)           0.875     6.413    clockscan/cnt_reg[29]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  clockscan/cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.642     7.178    clockscan/cnt[0]_i_9__0_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.124     7.302 r  clockscan/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.797     8.099    clockscan/cnt[0]_i_4__0_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clockscan/cnt[0]_i_1__5/O
                         net (fo=33, routed)          1.101     9.324    clockscan/cnt[0]_i_1__5_n_0
    SLICE_X5Y90          FDRE                                         r  clockscan/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.601    14.787    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  clockscan/cnt_reg[21]/C
                         clock pessimism              0.269    15.056    
                         clock uncertainty           -0.035    15.020    
    SLICE_X5Y90          FDRE (Setup_fdre_C_R)       -0.429    14.591    clockscan/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/ck_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.516%)  route 0.168ns (47.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.594     1.427    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clock1s/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  clock1s/cnt_reg[25]/Q
                         net (fo=4, routed)           0.168     1.737    clock1s/cnt_reg[25]
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.045     1.782 r  clock1s/ck_i_1__1/O
                         net (fo=1, routed)           0.000     1.782    clock1s/ck_i_1__1_n_0
    SLICE_X4Y79          FDRE                                         r  clock1s/ck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.863     1.932    clock1s/CLK_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  clock1s/ck_reg/C
                         clock pessimism             -0.491     1.440    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091     1.531    clock1s/ck_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.424    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  clock1s/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  clock1s/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.674    clock1s/cnt_reg_n_0_[3]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.782 r  clock1s/cnt_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.782    clock1s/cnt_reg[0]_i_2__1_n_4
    SLICE_X5Y73          FDRE                                         r  clock1s/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.928    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  clock1s/cnt_reg[3]/C
                         clock pessimism             -0.503     1.424    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.105     1.529    clock1s/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clockscan/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.432    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  clockscan/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  clockscan/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.682    clockscan/cnt_reg_n_0_[3]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  clockscan/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.790    clockscan/cnt_reg[0]_i_2_n_4
    SLICE_X5Y85          FDRE                                         r  clockscan/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     1.938    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  clockscan/cnt_reg[3]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.537    clockscan/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.423    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  clock1s/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  clock1s/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.670    clock1s/cnt_reg_n_0_[4]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.785 r  clock1s/cnt_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.785    clock1s/cnt_reg[4]_i_1__1_n_7
    SLICE_X5Y74          FDRE                                         r  clock1s/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.927    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  clock1s/cnt_reg[4]/C
                         clock pessimism             -0.503     1.423    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.105     1.528    clock1s/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clockscan/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.432    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  clockscan/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  clockscan/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.679    clockscan/cnt_reg_n_0_[4]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.794 r  clockscan/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.794    clockscan/cnt_reg[4]_i_1_n_7
    SLICE_X5Y86          FDRE                                         r  clockscan/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     1.938    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  clockscan/cnt_reg[4]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105     1.537    clockscan/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.423    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  clock1s/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  clock1s/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.674    clock1s/cnt_reg_n_0_[6]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.785 r  clock1s/cnt_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.785    clock1s/cnt_reg[4]_i_1__1_n_5
    SLICE_X5Y74          FDRE                                         r  clock1s/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.927    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  clock1s/cnt_reg[6]/C
                         clock pessimism             -0.503     1.423    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.105     1.528    clock1s/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.424    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  clock1s/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  clock1s/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.675    clock1s/cnt_reg_n_0_[2]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.786 r  clock1s/cnt_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.786    clock1s/cnt_reg[0]_i_2__1_n_5
    SLICE_X5Y73          FDRE                                         r  clock1s/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.928    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  clock1s/cnt_reg[2]/C
                         clock pessimism             -0.503     1.424    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.105     1.529    clock1s/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clockscan/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.432    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  clockscan/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  clockscan/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.683    clockscan/cnt_reg_n_0_[2]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.794 r  clockscan/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.794    clockscan/cnt_reg[0]_i_2_n_5
    SLICE_X5Y85          FDRE                                         r  clockscan/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     1.938    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  clockscan/cnt_reg[2]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.537    clockscan/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clockscan/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockscan/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.599     1.432    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  clockscan/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  clockscan/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.683    clockscan/cnt_reg_n_0_[6]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.794 r  clockscan/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.794    clockscan/cnt_reg[4]_i_1_n_5
    SLICE_X5Y86          FDRE                                         r  clockscan/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     1.938    clockscan/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  clockscan/cnt_reg[6]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105     1.537    clockscan/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock1s/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1s/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.423    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  clock1s/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  clock1s/cnt_reg[11]/Q
                         net (fo=2, routed)           0.117     1.682    clock1s/cnt_reg[11]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  clock1s/cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.790    clock1s/cnt_reg[8]_i_1__1_n_4
    SLICE_X5Y75          FDRE                                         r  clock1s/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.927    clock1s/CLK_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  clock1s/cnt_reg[11]/C
                         clock pessimism             -0.503     1.423    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.105     1.528    clock1s/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     clock1s/ck_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     clock1s/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     clock1s/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     clock1s/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     clock1s/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     clock1s/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     clock1s/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     clock1s/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y77     clock1s/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     clock1s/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     clock1s/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     clock1s/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     clock1s/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     clock1s/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     clock1s/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     clock1s/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     clock1s/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clockinput/ck_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clockinput/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clockscan/ck_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     clock1s/ck_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     clock1s/ck_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     clock1s/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     clock1s/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     clock1s/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     clock1s/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     clock1s/cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     clock1s/cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     clock1s/cnt_reg[24]/C



