Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : UART
Version: K-2015.06
Date   : Sat Aug 13 21:25:55 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
UART                   tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART                                      0.219 9.99e-03 2.86e+06    0.232 100.0
  U0_UART_RX (UART_RX_test_1)             0.193 7.95e-03 1.78e+06    0.202  87.4
    U0_stp_chk (stp_chk_test_1)        7.57e-05 2.21e-04 2.84e+04 3.25e-04   0.1
    U0_par_chk (par_chk_test_1)        1.52e-04 2.68e-04 1.34e+05 5.54e-04   0.2
    U0_strt_chk (strt_chk_test_1)      5.72e-05 1.15e-04 3.37e+04 2.06e-04   0.1
    U0_deserializer (deserializer_test_1)
                                       9.41e-04 1.95e-03 2.63e+05 3.16e-03   1.4
    U0_data_sampling (data_sampling_test_1)
                                       1.68e-03 1.15e-03 3.25e+05 3.15e-03   1.4
    U0_edge_bit_counter (edge_bit_counter_test_1)
                                       2.69e-03 1.72e-03 2.58e+05 4.67e-03   2.0
    U0_uart_fsm (uart_rx_fsm_test_1)   2.16e-03 7.80e-04 2.56e+05 3.20e-03   1.4
  U0_UART_TX (UART_TX_test_1)          4.19e-03 1.57e-03 9.64e+05 6.72e-03   2.9
    U0_parity_calc (parity_calc_test_1)
                                       6.10e-04 5.23e-04 3.29e+05 1.46e-03   0.6
    U0_mux (mux_test_1)                9.22e-05 8.23e-05 4.02e+04 2.15e-04   0.1
    U0_Serializer (Serializer_test_1)  9.33e-04 7.11e-04 3.72e+05 2.02e-03   0.9
    U0_fsm (uart_tx_fsm_test_1)        2.99e-04 2.31e-04 1.68e+05 6.98e-04   0.3
  mux3 (mux2x1_0)                      1.44e-03 4.03e-05 1.99e+04 1.50e-03   0.6
  mux2 (mux2x1_1)                      4.91e-03 2.32e-04 1.99e+04 5.17e-03   2.2
  mux1 (mux2x1_2)                      1.03e-03 4.93e-05 1.99e+04 1.09e-03   0.5
1
