{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592151205441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592151205454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 14 18:13:25 2020 " "Processing started: Sun Jun 14 18:13:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592151205454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151205454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151205454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592151207136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592151207136 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "main_system.qsys " "Elaborating Platform Designer system entity \"main_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592151221988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:48 Progress: Loading quartus/main_system.qsys " "2020.06.14.18:13:48 Progress: Loading quartus/main_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151228887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:49 Progress: Reading input file " "2020.06.14.18:13:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151229894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:50 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.0\] " "2020.06.14.18:13:50 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151230088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:50 Progress: Parameterizing module SDRAM_controller " "2020.06.14.18:13:50 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151230301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:50 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\] " "2020.06.14.18:13:50 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151230308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:51 Progress: Parameterizing module audio_0 " "2020.06.14.18:13:51 Progress: Parameterizing module audio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151231600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:51 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\] " "2020.06.14.18:13:51 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151231601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:52 Progress: Parameterizing module audio_and_video_config_0 " "2020.06.14.18:13:52 Progress: Parameterizing module audio_and_video_config_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151232514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:52 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.06.14.18:13:52 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151232515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:52 Progress: Parameterizing module clk_0 " "2020.06.14.18:13:52 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151232783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:52 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2020.06.14.18:13:52 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151232793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:52 Progress: Parameterizing module jtag_uart_0 " "2020.06.14.18:13:52 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151232842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:52 Progress: Adding jtag_uart_FFT \[altera_avalon_jtag_uart 18.0\] " "2020.06.14.18:13:52 Progress: Adding jtag_uart_FFT \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151232846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:52 Progress: Parameterizing module jtag_uart_FFT " "2020.06.14.18:13:52 Progress: Parameterizing module jtag_uart_FFT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151232848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:52 Progress: Adding mailbox_to_FFT \[altera_avalon_mailbox_simple 18.0\] " "2020.06.14.18:13:52 Progress: Adding mailbox_to_FFT \[altera_avalon_mailbox_simple 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151232848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module mailbox_to_FFT " "2020.06.14.18:13:53 Progress: Parameterizing module mailbox_to_FFT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding mailbox_to_Sound_Acquisition \[altera_avalon_mailbox_simple 18.0\] " "2020.06.14.18:13:53 Progress: Adding mailbox_to_Sound_Acquisition \[altera_avalon_mailbox_simple 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module mailbox_to_Sound_Acquisition " "2020.06.14.18:13:53 Progress: Parameterizing module mailbox_to_Sound_Acquisition" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding mutex_SDRAM \[altera_avalon_mutex 18.0\] " "2020.06.14.18:13:53 Progress: Adding mutex_SDRAM \[altera_avalon_mutex 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module mutex_SDRAM " "2020.06.14.18:13:53 Progress: Parameterizing module mutex_SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding nios2_FFT \[altera_nios2_gen2 18.0\] " "2020.06.14.18:13:53 Progress: Adding nios2_FFT \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module nios2_FFT " "2020.06.14.18:13:53 Progress: Parameterizing module nios2_FFT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding nios2_sound_acquisition \[altera_nios2_gen2 18.0\] " "2020.06.14.18:13:53 Progress: Adding nios2_sound_acquisition \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module nios2_sound_acquisition " "2020.06.14.18:13:53 Progress: Parameterizing module nios2_sound_acquisition" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\] " "2020.06.14.18:13:53 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module onchip_memory " "2020.06.14.18:13:53 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding onchip_memory_nios2_FFT \[altera_avalon_onchip_memory2 18.0\] " "2020.06.14.18:13:53 Progress: Adding onchip_memory_nios2_FFT \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module onchip_memory_nios2_FFT " "2020.06.14.18:13:53 Progress: Parameterizing module onchip_memory_nios2_FFT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding pio_7_segments \[altera_avalon_pio 18.0\] " "2020.06.14.18:13:53 Progress: Adding pio_7_segments \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module pio_7_segments " "2020.06.14.18:13:53 Progress: Parameterizing module pio_7_segments" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding pio_LEDS \[altera_avalon_pio 18.0\] " "2020.06.14.18:13:53 Progress: Adding pio_LEDS \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module pio_LEDS " "2020.06.14.18:13:53 Progress: Parameterizing module pio_LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding pio_buttons \[altera_avalon_pio 18.0\] " "2020.06.14.18:13:53 Progress: Adding pio_buttons \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module pio_buttons " "2020.06.14.18:13:53 Progress: Parameterizing module pio_buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding pio_switches \[altera_avalon_pio 18.0\] " "2020.06.14.18:13:53 Progress: Adding pio_switches \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Parameterizing module pio_switches " "2020.06.14.18:13:53 Progress: Parameterizing module pio_switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:53 Progress: Adding pll \[altera_pll 18.0\] " "2020.06.14.18:13:53 Progress: Adding pll \[altera_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151233530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Parameterizing module pll " "2020.06.14.18:13:54 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2020.06.14.18:13:54 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Parameterizing module sysid_qsys_0 " "2020.06.14.18:13:54 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Adding timer_0 \[altera_avalon_timer 18.0\] " "2020.06.14.18:13:54 Progress: Adding timer_0 \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Parameterizing module timer_0 " "2020.06.14.18:13:54 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Adding uart_0 \[altera_avalon_uart 18.0\] " "2020.06.14.18:13:54 Progress: Adding uart_0 \[altera_avalon_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Parameterizing module uart_0 " "2020.06.14.18:13:54 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Building connections " "2020.06.14.18:13:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Parameterizing connections " "2020.06.14.18:13:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:54 Progress: Validating " "2020.06.14.18:13:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151234829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.14.18:13:59 Progress: Done reading input file " "2020.06.14.18:13:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151239316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Main_system.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Main_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.jtag_uart_FFT: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Main_system.jtag_uart_FFT: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.mutex_SDRAM: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab. " "Main_system.mutex_SDRAM: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Main_system.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Main_system.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Main_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241666 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Main_system.pll: Able to implement PLL - Actual settings differ from Requested settings " "Main_system.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151241667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system: Generating main_system \"main_system\" for QUARTUS_SYNTH " "Main_system: Generating main_system \"main_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151243359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0 " "Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151251581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_008.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_008.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151251613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_008.sink2 " "Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_008.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151251632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_008.sink3 " "Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_008.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151251644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8 " "Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151251659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151251694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_002.sink0 " "Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151251711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src3 and rsp_mux_003.sink2 " "Inserting clock-crossing logic between rsp_demux_008.src3 and rsp_mux_003.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151251722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'main_system_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'main_system_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151261734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_SDRAM_controller --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0002_SDRAM_controller_gen//main_system_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_SDRAM_controller --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0002_SDRAM_controller_gen//main_system_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151261735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'main_system_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'main_system_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151262401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"main_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"main_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151262425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: Starting Generation of Audio Controller " "Audio_0: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151262429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: \"main_system\" instantiated altera_up_avalon_audio \"audio_0\" " "Audio_0: \"main_system\" instantiated altera_up_avalon_audio \"audio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151262521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: Starting Generation of Audio and Video Config " "Audio_and_video_config_0: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151262528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: \"main_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\" " "Audio_and_video_config_0: \"main_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151262629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'main_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'main_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151262652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_jtag_uart_0 --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0005_jtag_uart_0_gen//main_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_jtag_uart_0 --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0005_jtag_uart_0_gen//main_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151262654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'main_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'main_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151263447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"main_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"main_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151263474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mailbox_to_FFT: \"main_system\" instantiated altera_avalon_mailbox_simple \"mailbox_to_FFT\" " "Mailbox_to_FFT: \"main_system\" instantiated altera_avalon_mailbox_simple \"mailbox_to_FFT\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151263477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_SDRAM: Starting RTL generation for module 'main_system_mutex_SDRAM' " "Mutex_SDRAM: Starting RTL generation for module 'main_system_mutex_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151263488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_SDRAM --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0007_mutex_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0007_mutex_SDRAM_gen//main_system_mutex_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "Mutex_SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_SDRAM --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0007_mutex_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0007_mutex_SDRAM_gen//main_system_mutex_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151263491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_SDRAM: Done RTL generation for module 'main_system_mutex_SDRAM' " "Mutex_SDRAM: Done RTL generation for module 'main_system_mutex_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151263863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_SDRAM: \"main_system\" instantiated altera_avalon_mutex \"mutex_SDRAM\" " "Mutex_SDRAM: \"main_system\" instantiated altera_avalon_mutex \"mutex_SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151263881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_FFT: \"main_system\" instantiated altera_nios2_gen2 \"nios2_FFT\" " "Nios2_FFT: \"main_system\" instantiated altera_nios2_gen2 \"nios2_FFT\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151264653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sound_acquisition: \"main_system\" instantiated altera_nios2_gen2 \"nios2_sound_acquisition\" " "Nios2_sound_acquisition: \"main_system\" instantiated altera_nios2_gen2 \"nios2_sound_acquisition\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151265418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'main_system_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'main_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151265436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0008_onchip_memory_gen//main_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0008_onchip_memory_gen//main_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151265437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'main_system_onchip_memory' " "Onchip_memory: Done RTL generation for module 'main_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151266583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151266604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_nios2_FFT: Starting RTL generation for module 'main_system_onchip_memory_nios2_FFT' " "Onchip_memory_nios2_FFT: Starting RTL generation for module 'main_system_onchip_memory_nios2_FFT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151266614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_nios2_FFT:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory_nios2_FFT --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0009_onchip_memory_nios2_FFT_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0009_onchip_memory_nios2_FFT_gen//main_system_onchip_memory_nios2_FFT_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_nios2_FFT:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory_nios2_FFT --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0009_onchip_memory_nios2_FFT_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0009_onchip_memory_nios2_FFT_gen//main_system_onchip_memory_nios2_FFT_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151266615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_nios2_FFT: Done RTL generation for module 'main_system_onchip_memory_nios2_FFT' " "Onchip_memory_nios2_FFT: Done RTL generation for module 'main_system_onchip_memory_nios2_FFT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151267401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_nios2_FFT: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_nios2_FFT\" " "Onchip_memory_nios2_FFT: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_nios2_FFT\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151267431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_7_segments: Starting RTL generation for module 'main_system_pio_7_segments' " "Pio_7_segments: Starting RTL generation for module 'main_system_pio_7_segments'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151267446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_7_segments:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_7_segments --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0010_pio_7_segments_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0010_pio_7_segments_gen//main_system_pio_7_segments_component_configuration.pl  --do_build_sim=0  \] " "Pio_7_segments:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_7_segments --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0010_pio_7_segments_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0010_pio_7_segments_gen//main_system_pio_7_segments_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151267446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_7_segments: Done RTL generation for module 'main_system_pio_7_segments' " "Pio_7_segments: Done RTL generation for module 'main_system_pio_7_segments'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151267723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_7_segments: \"main_system\" instantiated altera_avalon_pio \"pio_7_segments\" " "Pio_7_segments: \"main_system\" instantiated altera_avalon_pio \"pio_7_segments\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151267742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_LEDS: Starting RTL generation for module 'main_system_pio_LEDS' " "Pio_LEDS: Starting RTL generation for module 'main_system_pio_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151267752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_LEDS:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_LEDS --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0011_pio_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0011_pio_LEDS_gen//main_system_pio_LEDS_component_configuration.pl  --do_build_sim=0  \] " "Pio_LEDS:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_LEDS --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0011_pio_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0011_pio_LEDS_gen//main_system_pio_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151267752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_LEDS: Done RTL generation for module 'main_system_pio_LEDS' " "Pio_LEDS: Done RTL generation for module 'main_system_pio_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_LEDS: \"main_system\" instantiated altera_avalon_pio \"pio_LEDS\" " "Pio_LEDS: \"main_system\" instantiated altera_avalon_pio \"pio_LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buttons: Starting RTL generation for module 'main_system_pio_buttons' " "Pio_buttons: Starting RTL generation for module 'main_system_pio_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buttons:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_buttons --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0012_pio_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0012_pio_buttons_gen//main_system_pio_buttons_component_configuration.pl  --do_build_sim=0  \] " "Pio_buttons:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_buttons --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0012_pio_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0012_pio_buttons_gen//main_system_pio_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buttons: Done RTL generation for module 'main_system_pio_buttons' " "Pio_buttons: Done RTL generation for module 'main_system_pio_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buttons: \"main_system\" instantiated altera_avalon_pio \"pio_buttons\" " "Pio_buttons: \"main_system\" instantiated altera_avalon_pio \"pio_buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switches: Starting RTL generation for module 'main_system_pio_switches' " "Pio_switches: Starting RTL generation for module 'main_system_pio_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switches:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_switches --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0013_pio_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0013_pio_switches_gen//main_system_pio_switches_component_configuration.pl  --do_build_sim=0  \] " "Pio_switches:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_switches --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0013_pio_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0013_pio_switches_gen//main_system_pio_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switches: Done RTL generation for module 'main_system_pio_switches' " "Pio_switches: Done RTL generation for module 'main_system_pio_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switches: \"main_system\" instantiated altera_avalon_pio \"pio_switches\" " "Pio_switches: \"main_system\" instantiated altera_avalon_pio \"pio_switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"main_system\" instantiated altera_pll \"pll\" " "Pll: \"main_system\" instantiated altera_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"main_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"main_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151268984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'main_system_timer_0' " "Timer_0: Starting RTL generation for module 'main_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151269007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=main_system_timer_0 --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0016_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0016_timer_0_gen//main_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=main_system_timer_0 --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0016_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0016_timer_0_gen//main_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151269008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'main_system_timer_0' " "Timer_0: Done RTL generation for module 'main_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151269553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"main_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"main_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151269571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'main_system_uart_0' " "Uart_0: Starting RTL generation for module 'main_system_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151269583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=main_system_uart_0 --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0017_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0017_uart_0_gen//main_system_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=main_system_uart_0 --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0017_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0017_uart_0_gen//main_system_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151269584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'main_system_uart_0' " "Uart_0: Done RTL generation for module 'main_system_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151270224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"main_system\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"main_system\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151270237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151283089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151283544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151284103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151284698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151285079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151285463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151285946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151286380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151286781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151287162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151287553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151287924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151288317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151288783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151289165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151289561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151289952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151290346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151290826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151291325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151291881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"main_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"main_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151301213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"main_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"main_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151301223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"main_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"main_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151301230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'main_system_nios2_FFT_cpu' " "Cpu: Starting RTL generation for module 'main_system_nios2_FFT_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151301254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_FFT_cpu --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0020_cpu_gen//main_system_nios2_FFT_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_FFT_cpu --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0020_cpu_gen//main_system_nios2_FFT_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151301254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:02 (*) Starting Nios II generation " "Cpu: # 2020.06.14 18:15:02 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:02 (*)   Checking for plaintext license. " "Cpu: # 2020.06.14 18:15:02 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2020.06.14 18:15:03 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.06.14 18:15:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.06.14 18:15:03 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Plaintext license not found. " "Cpu: # 2020.06.14 18:15:03 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.06.14 18:15:03 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2020.06.14 18:15:03 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.06.14 18:15:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.06.14 18:15:03 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.06.14 18:15:03 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.06.14 18:15:03 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)   Creating all objects for CPU " "Cpu: # 2020.06.14 18:15:03 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:03 (*)     Testbench " "Cpu: # 2020.06.14 18:15:03 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:04 (*)     Instruction decoding " "Cpu: # 2020.06.14 18:15:04 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:04 (*)       Instruction fields " "Cpu: # 2020.06.14 18:15:04 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:04 (*)       Instruction decodes " "Cpu: # 2020.06.14 18:15:04 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:04 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.06.14 18:15:04 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:04 (*)       Instruction controls " "Cpu: # 2020.06.14 18:15:04 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:05 (*)     Pipeline frontend " "Cpu: # 2020.06.14 18:15:05 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:05 (*)     Pipeline backend " "Cpu: # 2020.06.14 18:15:05 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:08 (*)   Generating RTL from CPU objects " "Cpu: # 2020.06.14 18:15:08 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:11 (*)   Creating encrypted RTL " "Cpu: # 2020.06.14 18:15:11 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:12 (*) Done Nios II generation " "Cpu: # 2020.06.14 18:15:12 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'main_system_nios2_FFT_cpu' " "Cpu: Done RTL generation for module 'main_system_nios2_FFT_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_FFT\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_FFT\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'main_system_nios2_sound_acquisition_cpu' " "Cpu: Starting RTL generation for module 'main_system_nios2_sound_acquisition_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_sound_acquisition_cpu --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0021_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0021_cpu_gen//main_system_nios2_sound_acquisition_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_sound_acquisition_cpu --dir=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0021_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8427_1907286310226776511.dir/0021_cpu_gen//main_system_nios2_sound_acquisition_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151312373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:13 (*) Starting Nios II generation " "Cpu: # 2020.06.14 18:15:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:13 (*)   Checking for plaintext license. " "Cpu: # 2020.06.14 18:15:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2020.06.14 18:15:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.06.14 18:15:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.06.14 18:15:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Plaintext license not found. " "Cpu: # 2020.06.14 18:15:14 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.06.14 18:15:14 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2020.06.14 18:15:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.06.14 18:15:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.06.14 18:15:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.06.14 18:15:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.06.14 18:15:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)   Creating all objects for CPU " "Cpu: # 2020.06.14 18:15:14 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:14 (*)     Testbench " "Cpu: # 2020.06.14 18:15:14 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:15 (*)     Instruction decoding " "Cpu: # 2020.06.14 18:15:15 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:15 (*)       Instruction fields " "Cpu: # 2020.06.14 18:15:15 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:15 (*)       Instruction decodes " "Cpu: # 2020.06.14 18:15:15 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:15 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.06.14 18:15:15 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:16 (*)       Instruction controls " "Cpu: # 2020.06.14 18:15:16 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:16 (*)     Pipeline frontend " "Cpu: # 2020.06.14 18:15:16 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:16 (*)     Pipeline backend " "Cpu: # 2020.06.14 18:15:16 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:20 (*)   Generating RTL from CPU objects " "Cpu: # 2020.06.14 18:15:20 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:24 (*)   Creating encrypted RTL " "Cpu: # 2020.06.14 18:15:24 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.14 18:15:25 (*) Done Nios II generation " "Cpu: # 2020.06.14 18:15:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'main_system_nios2_sound_acquisition_cpu' " "Cpu: Done RTL generation for module 'main_system_nios2_sound_acquisition_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_sound_acquisition\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_sound_acquisition\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sound_acquisition_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_sound_acquisition_data_master_translator\" " "Nios2_sound_acquisition_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_sound_acquisition_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\" " "Audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sound_acquisition_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_sound_acquisition_data_master_agent\" " "Nios2_sound_acquisition_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_sound_acquisition_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\" " "Audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\" " "Audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151325976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\" " "Router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_021: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_021\" " "Router_021: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_021\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sound_acquisition_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_sound_acquisition_data_master_limiter\" " "Nios2_sound_acquisition_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_sound_acquisition_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\" " "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\" " "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\" " "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151326353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151327747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_008\" " "Avalon_st_adapter_008: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151328470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151328478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_008\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_008\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151328499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system: Done \"main_system\" with 59 modules, 124 files " "Main_system: Done \"main_system\" with 59 modules, 124 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151328503 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "main_system.qsys " "Finished elaborating Platform Designer system entity \"main_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592151330323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leo/desktop/real_time_embedded_systems/lab4_6/hw/hdl/lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leo/desktop/real_time_embedded_systems/lab4_6/hw/hdl/lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab-rtl " "Found design unit 1: Lab-rtl" {  } { { "../hdl/Lab.vhd" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/hdl/Lab.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab " "Found entity 1: Lab" {  } { { "../hdl/Lab.vhd" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/hdl/Lab.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/main_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/main_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system " "Found entity 1: main_system" {  } { { "db/ip/main_system/main_system.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/main_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mailbox " "Found entity 1: altera_avalon_mailbox" {  } { { "db/ip/main_system/submodules/altera_avalon_mailbox.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_mailbox.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/main_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/main_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/main_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/main_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332160 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332208 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332208 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332208 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332208 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151332245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/main_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/main_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332319 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/main_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/main_system/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/main_system/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332491 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592151332496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/main_system/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/main_system/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/main_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151332753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/main_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_SDRAM_controller_input_efifo_module " "Found entity 1: main_system_SDRAM_controller_input_efifo_module" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332787 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_SDRAM_controller " "Found entity 2: main_system_SDRAM_controller" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_audio_0 " "Found entity 1: main_system_audio_0" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_audio_and_video_config_0 " "Found entity 1: main_system_audio_and_video_config_0" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_irq_mapper " "Found entity 1: main_system_irq_mapper" {  } { { "db/ip/main_system/submodules/main_system_irq_mapper.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/main_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: main_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332873 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_jtag_uart_0_scfifo_w " "Found entity 2: main_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332873 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: main_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332873 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_jtag_uart_0_scfifo_r " "Found entity 4: main_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332873 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_jtag_uart_0 " "Found entity 5: main_system_jtag_uart_0" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0 " "Found entity 1: main_system_mm_interconnect_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151332994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151332994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_008" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux " "Found entity 1: main_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: main_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: main_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux " "Found entity 1: main_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: main_system_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux_008 " "Found entity 1: main_system_mm_interconnect_0_cmd_mux_008" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_008.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333164 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router " "Found entity 2: main_system_mm_interconnect_0_router" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333189 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_001 " "Found entity 2: main_system_mm_interconnect_0_router_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333218 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_002 " "Found entity 2: main_system_mm_interconnect_0_router_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333248 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_003 " "Found entity 2: main_system_mm_interconnect_0_router_003" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333261 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_004 " "Found entity 2: main_system_mm_interconnect_0_router_004" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333273 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_009 " "Found entity 2: main_system_mm_interconnect_0_router_009" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333286 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_010 " "Found entity 2: main_system_mm_interconnect_0_router_010" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_012_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333298 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_012 " "Found entity 2: main_system_mm_interconnect_0_router_012" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_018_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_018_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333311 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_018 " "Found entity 2: main_system_mm_interconnect_0_router_018" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592151333316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_021_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_021_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333326 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_021 " "Found entity 2: main_system_mm_interconnect_0_router_021" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux " "Found entity 1: main_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux_005 " "Found entity 1: main_system_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux_008 " "Found entity 1: main_system_mm_interconnect_0_rsp_demux_008" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux " "Found entity 1: main_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: main_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: main_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mutex_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mutex_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mutex_SDRAM " "Found entity 1: main_system_mutex_SDRAM" {  } { { "db/ip/main_system/submodules/main_system_mutex_sdram.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_mutex_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT " "Found entity 1: main_system_nios2_FFT" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151333476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151333476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_ic_data_module " "Found entity 1: main_system_nios2_FFT_cpu_ic_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_nios2_FFT_cpu_ic_tag_module " "Found entity 2: main_system_nios2_FFT_cpu_ic_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_nios2_FFT_cpu_bht_module " "Found entity 3: main_system_nios2_FFT_cpu_bht_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_nios2_FFT_cpu_register_bank_a_module " "Found entity 4: main_system_nios2_FFT_cpu_register_bank_a_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_nios2_FFT_cpu_register_bank_b_module " "Found entity 5: main_system_nios2_FFT_cpu_register_bank_b_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_system_nios2_FFT_cpu_dc_tag_module " "Found entity 6: main_system_nios2_FFT_cpu_dc_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "7 main_system_nios2_FFT_cpu_dc_data_module " "Found entity 7: main_system_nios2_FFT_cpu_dc_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "8 main_system_nios2_FFT_cpu_dc_victim_module " "Found entity 8: main_system_nios2_FFT_cpu_dc_victim_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "9 main_system_nios2_FFT_cpu_nios2_oci_debug " "Found entity 9: main_system_nios2_FFT_cpu_nios2_oci_debug" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_system_nios2_FFT_cpu_nios2_oci_break " "Found entity 10: main_system_nios2_FFT_cpu_nios2_oci_break" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_system_nios2_FFT_cpu_nios2_oci_xbrk " "Found entity 11: main_system_nios2_FFT_cpu_nios2_oci_xbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "12 main_system_nios2_FFT_cpu_nios2_oci_dbrk " "Found entity 12: main_system_nios2_FFT_cpu_nios2_oci_dbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "13 main_system_nios2_FFT_cpu_nios2_oci_itrace " "Found entity 13: main_system_nios2_FFT_cpu_nios2_oci_itrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "14 main_system_nios2_FFT_cpu_nios2_oci_td_mode " "Found entity 14: main_system_nios2_FFT_cpu_nios2_oci_td_mode" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "15 main_system_nios2_FFT_cpu_nios2_oci_dtrace " "Found entity 15: main_system_nios2_FFT_cpu_nios2_oci_dtrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "16 main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "17 main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "18 main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "19 main_system_nios2_FFT_cpu_nios2_oci_fifo " "Found entity 19: main_system_nios2_FFT_cpu_nios2_oci_fifo" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "20 main_system_nios2_FFT_cpu_nios2_oci_pib " "Found entity 20: main_system_nios2_FFT_cpu_nios2_oci_pib" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "21 main_system_nios2_FFT_cpu_nios2_oci_im " "Found entity 21: main_system_nios2_FFT_cpu_nios2_oci_im" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "22 main_system_nios2_FFT_cpu_nios2_performance_monitors " "Found entity 22: main_system_nios2_FFT_cpu_nios2_performance_monitors" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "23 main_system_nios2_FFT_cpu_nios2_avalon_reg " "Found entity 23: main_system_nios2_FFT_cpu_nios2_avalon_reg" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "24 main_system_nios2_FFT_cpu_ociram_sp_ram_module " "Found entity 24: main_system_nios2_FFT_cpu_ociram_sp_ram_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "25 main_system_nios2_FFT_cpu_nios2_ocimem " "Found entity 25: main_system_nios2_FFT_cpu_nios2_ocimem" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "26 main_system_nios2_FFT_cpu_nios2_oci " "Found entity 26: main_system_nios2_FFT_cpu_nios2_oci" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""} { "Info" "ISGN_ENTITY_NAME" "27 main_system_nios2_FFT_cpu " "Found entity 27: main_system_nios2_FFT_cpu" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151334507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_debug_slave_sysclk " "Found entity 1: main_system_nios2_FFT_cpu_debug_slave_sysclk" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151334529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_debug_slave_tck " "Found entity 1: main_system_nios2_FFT_cpu_debug_slave_tck" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_tck.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151334551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_debug_slave_wrapper " "Found entity 1: main_system_nios2_FFT_cpu_debug_slave_wrapper" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151334573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_fft_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_fft_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_mult_cell " "Found entity 1: main_system_nios2_FFT_cpu_mult_cell" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu_mult_cell.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151334592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_fft_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_fft_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_test_bench " "Found entity 1: main_system_nios2_FFT_cpu_test_bench" {  } { { "db/ip/main_system/submodules/main_system_nios2_fft_cpu_test_bench.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_fft_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151334620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition " "Found entity 1: main_system_nios2_sound_acquisition" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151334631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151334631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_ic_data_module " "Found entity 1: main_system_nios2_sound_acquisition_cpu_ic_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_nios2_sound_acquisition_cpu_ic_tag_module " "Found entity 2: main_system_nios2_sound_acquisition_cpu_ic_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_nios2_sound_acquisition_cpu_bht_module " "Found entity 3: main_system_nios2_sound_acquisition_cpu_bht_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_nios2_sound_acquisition_cpu_register_bank_a_module " "Found entity 4: main_system_nios2_sound_acquisition_cpu_register_bank_a_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_nios2_sound_acquisition_cpu_register_bank_b_module " "Found entity 5: main_system_nios2_sound_acquisition_cpu_register_bank_b_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_system_nios2_sound_acquisition_cpu_dc_tag_module " "Found entity 6: main_system_nios2_sound_acquisition_cpu_dc_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "7 main_system_nios2_sound_acquisition_cpu_dc_data_module " "Found entity 7: main_system_nios2_sound_acquisition_cpu_dc_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "8 main_system_nios2_sound_acquisition_cpu_dc_victim_module " "Found entity 8: main_system_nios2_sound_acquisition_cpu_dc_victim_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "9 main_system_nios2_sound_acquisition_cpu_nios2_oci_debug " "Found entity 9: main_system_nios2_sound_acquisition_cpu_nios2_oci_debug" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_system_nios2_sound_acquisition_cpu_nios2_oci_break " "Found entity 10: main_system_nios2_sound_acquisition_cpu_nios2_oci_break" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk " "Found entity 11: main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "12 main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk " "Found entity 12: main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "13 main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace " "Found entity 13: main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "14 main_system_nios2_sound_acquisition_cpu_nios2_oci_td_mode " "Found entity 14: main_system_nios2_sound_acquisition_cpu_nios2_oci_td_mode" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "15 main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace " "Found entity 15: main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "16 main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "17 main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "18 main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "19 main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo " "Found entity 19: main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "20 main_system_nios2_sound_acquisition_cpu_nios2_oci_pib " "Found entity 20: main_system_nios2_sound_acquisition_cpu_nios2_oci_pib" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "21 main_system_nios2_sound_acquisition_cpu_nios2_oci_im " "Found entity 21: main_system_nios2_sound_acquisition_cpu_nios2_oci_im" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "22 main_system_nios2_sound_acquisition_cpu_nios2_performance_monitors " "Found entity 22: main_system_nios2_sound_acquisition_cpu_nios2_performance_monitors" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "23 main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg " "Found entity 23: main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "24 main_system_nios2_sound_acquisition_cpu_ociram_sp_ram_module " "Found entity 24: main_system_nios2_sound_acquisition_cpu_ociram_sp_ram_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "25 main_system_nios2_sound_acquisition_cpu_nios2_ocimem " "Found entity 25: main_system_nios2_sound_acquisition_cpu_nios2_ocimem" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "26 main_system_nios2_sound_acquisition_cpu_nios2_oci " "Found entity 26: main_system_nios2_sound_acquisition_cpu_nios2_oci" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""} { "Info" "ISGN_ENTITY_NAME" "27 main_system_nios2_sound_acquisition_cpu " "Found entity 27: main_system_nios2_sound_acquisition_cpu" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk " "Found entity 1: main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_debug_slave_tck " "Found entity 1: main_system_nios2_sound_acquisition_cpu_debug_slave_tck" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_tck.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper " "Found entity 1: main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_mult_cell " "Found entity 1: main_system_nios2_sound_acquisition_cpu_mult_cell" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_mult_cell.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_test_bench " "Found entity 1: main_system_nios2_sound_acquisition_cpu_test_bench" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_test_bench.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_onchip_memory " "Found entity 1: main_system_onchip_memory" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_onchip_memory_nios2_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_onchip_memory_nios2_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_onchip_memory_nios2_FFT " "Found entity 1: main_system_onchip_memory_nios2_FFT" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory_nios2_fft.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory_nios2_fft.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pio_7_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_7_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pio_7_segments " "Found entity 1: main_system_pio_7_segments" {  } { { "db/ip/main_system/submodules/main_system_pio_7_segments.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_pio_7_segments.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pio_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pio_LEDS " "Found entity 1: main_system_pio_LEDS" {  } { { "db/ip/main_system/submodules/main_system_pio_leds.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_pio_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151335991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151335991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pio_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pio_buttons " "Found entity 1: main_system_pio_buttons" {  } { { "db/ip/main_system/submodules/main_system_pio_buttons.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_pio_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151336005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pio_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pio_switches " "Found entity 1: main_system_pio_switches" {  } { { "db/ip/main_system/submodules/main_system_pio_switches.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_pio_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151336018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pll " "Found entity 1: main_system_pll" {  } { { "db/ip/main_system/submodules/main_system_pll.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151336032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_sysid_qsys_0 " "Found entity 1: main_system_sysid_qsys_0" {  } { { "db/ip/main_system/submodules/main_system_sysid_qsys_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151336056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_timer_0 " "Found entity 1: main_system_timer_0" {  } { { "db/ip/main_system/submodules/main_system_timer_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151336071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/main_system_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_uart_0_tx " "Found entity 1: main_system_uart_0_tx" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336118 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_uart_0_rx_stimulus_source " "Found entity 2: main_system_uart_0_rx_stimulus_source" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336118 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_uart_0_rx " "Found entity 3: main_system_uart_0_rx" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336118 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_uart_0_regs " "Found entity 4: main_system_uart_0_regs" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336118 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_uart_0 " "Found entity 5: main_system_uart_0" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592151336118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151336118 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "HEX1_N Lab.vhd(246) " "VHDL error at Lab.vhd(246): object \"HEX1_N\" is used but not declared" {  } { { "../hdl/Lab.vhd" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/hdl/Lab.vhd" 246 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1592151336122 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out pio_7_segments_external_connection_export Lab.vhd(246) " "VHDL error at Lab.vhd(246): cannot associate formal port \"pio_7_segments_external_connection_export\" of mode \"out\" with an expression" {  } { { "../hdl/Lab.vhd" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/hdl/Lab.vhd" 246 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1592151336123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4_6/hw/quartus/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151336324 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592151337097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 14 18:15:37 2020 " "Processing ended: Sun Jun 14 18:15:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592151337097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:12 " "Elapsed time: 00:02:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592151337097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:30 " "Total CPU time (on all processors): 00:03:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592151337097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151337097 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592151337847 ""}
