# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -suppress 12110 -i -t ps source_work/.rcv_block 
# Start time: 23:54:19 on Oct 04,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: source/rcv_block.sv(33): Module 'rx_data_buff' is not defined.
# ** Error: source/sr_9bit.sv(21): Module 'flex_stp_sr' is not defined.
# ** Error: source/rcv_block.sv(37): Module 'start_bit_det' is not defined.
# ** Error: source/rcv_block.sv(39): Module 'stop_bit_chk' is not defined.
# ** Error: source/timer.sv(20): Module 'flex_counter' is not defined.
# ** Error: source/timer.sv(25): Module 'flex_counter' is not defined.
# Optimization failed
# Error loading design
# End time: 23:54:19 on Oct 04,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
