# Redcued Version of MIPS32 in Verilog
5 stage pipelined processor implemented using RISC architecture
