G. Antonini. 2003. SPICE equivalent circuits of frequency domain responses. IEEE Trans. Electromagnetic Compatabil. 45, 3, 502--512.
Karim Arabi , Resve Saleh , Xiongfei Meng, Power Supply Noise in SoCs: Metrics, Management, and Measurement, IEEE Design & Test, v.24 n.3, p.236-244, May 2007[doi>10.1109/MDT.2007.79]
Tsung-Hao Chen , Charlie Chung-Ping Chen, Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods, Proceedings of the 38th annual Design Automation Conference, p.559-562, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379023]
E. Chiprout, Fast flip-chip power grid analysis via locality and grid shells, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.485-488, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382626]
Abhijit Dharchoudhury , Rajendran Panda , David Blaauw , Ravi Vaidyanathan , Bogdan Tutuianu , David Bearden, Design and analysis of power distribution networks in PowerPC microprocessors, Proceedings of the 35th annual Design Automation Conference, p.738-743, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277229]
Zhuo Feng , Peng Li, Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Nahi H. Abdul Ghani , Farid N. Najm, Fast vectorless power grid verification using an approximate inverse technique, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629962]
Q. He, D. Chen, and D. Jiao. 2012. From layout directly to simulation: A first-principle guided circuit simulator of linear complexity and its efficient parallelization. IEEE Trans. Compon. Packag. Manufact. Technol. 2, 4, 687--699.
Asim Husain, Models For Interconnect Capacitance Extraction, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.167, March 26-28, 2001
Yi-Min Jiang , Kwang-Ting Cheng, Vector generation for power supply noise estimation and verification of deep submicron designs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.2, p.329-340, April 2001[doi>10.1109/92.924055]
Hailin Jiang , Malgorzata Marek-Sadowska, Power gating scheduling for power/ground noise reduction, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391716]
Hailin Jiang , Malgorzata Marek-Sadowska , Sani R. Nassif, Benefits and Costs of Power-Gating Technique, Proceedings of the 2005 International Conference on Computer Design, p.559-566, October 02-05, 2005[doi>10.1109/ICCD.2005.34]
W. Kao, C. Lo, M. Basel, and R. Singh. 2001. Parasitic extraction: Current state of the art and future trends. Proc. IEEE 89, 5, 729--739.
J. N. Kozhaya , S. R. Nassif , F. N. Najm, A multigrid-like technique for power grid analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.10, p.1148-1160, November 2006[doi>10.1109/TCAD.2002.802271]
Y. Le Coz and R. Iverson. 1992. A stochastic algorithm for high speed capacitance extraction in integrated circuits. Solid-State Electron. 35, 7, 1005--1012.
Y. Le Coz and J. Jere. 1993. An improved floating-random-walk algorithm for solving the multi-dielectric Dirichlet problem. IEEE Trans. Microwave Theory Techniq. 41, 2, 325--329.
Yu-Min Lee , Yahong Cao , Tsung-Hao Chen , J. M. Wang , C. C.-P. Chen, HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.797-806, November 2006[doi>10.1109/TCAD.2005.847938]
S. Lin, M. Nagata, K. Shimazaki, K. Satoh, M. Sumita, H. Tsujikawa, and A. Yang. 2004. Full-chip vectorless dynamic PI analysis and verification against 100uV/100ps-resolution measurement. In Proceedings of the Custom Integrated Circuits Conference (CICC'04). 509--512.
Y. Liu, B. Wang, M. Xu, X. Liu, J. Chen, and M. Desmith. 2008. Correlation of on-die capacitance for power delivery network. In Proceedings of the IEEE-EPEP Conference on Electrical Performance on Electronic Packaging (EPEP'08). 123--126.
Changbo Long , Lei He, Distributed sleep transistor network for power reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.9, p.937-946, September 2004[doi>10.1109/TVLSI.2004.832939]
Mattan Kamon , Steve McCormick , Ken Sheperd, Interconnect parasitic extraction in the digital IC design methodology, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.223-231, November 07-11, 1999, San Jose, California, USA
Rajendran Panda , David Blaauw , Rajat Chaudhry , Vladimir Zolotov , Brian Young , Ravi Ramaraju, Model and analysis for combined package and on-chip power grid simulation, Proceedings of the 2000 international symposium on Low power electronics and design, p.179-184, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344574]
Joel Phillips , L. Miguel Silveira, Poor Man's TBR: A Simple Model Reduction Scheme, Proceedings of the conference on Design, automation and test in Europe, p.20938, February 16-20, 2004
Haifeng Qian , S. R. Nassif , S. S. Sapatnekar, Power grid analysis using random walks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.8, p.1204-1224, November 2006[doi>10.1109/TCAD.2005.850863]
Haifeng Qian , S. R. Nassif , S. S. Sapatnekar, Early-stage power grid analysis for uncertain working modes, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.5, p.676-682, May 2005[doi>10.1109/TCAD.2005.846370]
Yiyu Shi , Lei He, Modeling and design for beyond-the-die power integrity, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Jaskirat Singh , Sachin S. Sapatnekar, A fast algorithm for power grid design, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055153]
X.-D. Sheldon Tan , C.-J. Richard Shi, Fast power/ground network optimization based on equivalent circuit modeling, Proceedings of the 38th annual Design Automation Conference, p.550-554, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379021]
J. Zhao, J. Zhang, and J. Fang. 1998. Effects of power/ground via distribution on the power/ground performance of C4/BGA packages. In Proceedings of the IEEE Topical Meeting on Electrical Performance on Electronic Packaging (EPEP'98). 177--180.
H. Zheng, B. Krauter, and L. Pileggi. 2003. On-package decoupling optimization with package macromodels. In Proceedings of the Custom Integrated Circuits Conference (CICC'03). 723--726.
Cheng Zhuo , Jiang Hu , Min Zhao , Kangsheng Chen, Power Grid Analysis and Optimization Using Algebraic Multigrid, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.4, p.738-751, April 2008[doi>10.1109/TCAD.2008.917587]
Cheng Zhuo , Gustavo Wilke , Ritochit Chakraborty , Alaeddin Aydiner , Sourav Chakravarty , Wei-Kai Shih, A silicon-validated methodology for power delivery modeling and simulation, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429434]
Cheng Zhuo , Houle Gan , Wei-Kai Shih, Early-Stage Power Grid Design: Extraction, Modeling and Optimization, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593129]
