--- arqui_exam/output/loop_interchange/loop_interchange/stats.txt	2023-11-12 22:39:51.646559945 -0600
+++ arqui_exam/output/loop_interchange/no_loop_interchange/stats.txt	2023-11-12 22:41:39.950646743 -0600
@@ -1,37 +1,37 @@
 
 ---------- Begin Simulation Statistics ----------
-simSeconds                                   0.072168                       # Number of seconds simulated (Second)
-simTicks                                  72167503000                       # Number of ticks simulated (Tick)
-finalTick                                 72167503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simSeconds                                   0.063491                       # Number of seconds simulated (Second)
+simTicks                                  63490679000                       # Number of ticks simulated (Tick)
+finalTick                                 63490679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
 simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
-hostSeconds                                     51.73                       # Real time elapsed on the host (Second)
-hostTickRate                               1395093987                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
-hostMemory                                     694732                       # Number of bytes of host memory used (Byte)
-simInsts                                     12612215                       # Number of instructions simulated (Count)
-simOps                                       24218930                       # Number of ops (including micro ops) simulated (Count)
-hostInstRate                                   243810                       # Simulator instruction rate (inst/s) ((Count/Second))
-hostOpRate                                     468181                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+hostSeconds                                     51.29                       # Real time elapsed on the host (Second)
+hostTickRate                               1237986014                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                     693708                       # Number of bytes of host memory used (Byte)
+simInsts                                     12615715                       # Number of instructions simulated (Count)
+simOps                                       24229434                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   245989                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     472441                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
 system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
-system.cpu.numCycles                         72167503                       # Number of cpu cycles simulated (Cycle)
-system.cpu.cpi                               5.722001                       # CPI: cycles per instruction (core level) ((Cycle/Count))
-system.cpu.ipc                               0.174764                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+system.cpu.numCycles                         63490679                       # Number of cpu cycles simulated (Cycle)
+system.cpu.cpi                               5.032638                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+system.cpu.ipc                               0.198703                       # IPC: instructions per cycle (core level) ((Count/Cycle))
 system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
 system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
-system.cpu.commitStats0.numInsts             12612284                       # Number of instructions committed (thread level) (Count)
-system.cpu.commitStats0.numOps               24219525                       # Number of ops (including micro ops) committed (thread level) (Count)
+system.cpu.commitStats0.numInsts             12615784                       # Number of instructions committed (thread level) (Count)
+system.cpu.commitStats0.numOps               24230028                       # Number of ops (including micro ops) committed (thread level) (Count)
 system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
 system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
-system.cpu.commitStats0.cpi                  5.722001                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
-system.cpu.commitStats0.ipc                  0.174764                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+system.cpu.commitStats0.cpi                  5.032638                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+system.cpu.commitStats0.ipc                  0.198703                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
 system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
-system.cpu.commitStats0.numFpInsts               5938                       # Number of float instructions (Count)
-system.cpu.commitStats0.numIntInsts          24214428                       # Number of integer instructions (Count)
-system.cpu.commitStats0.numLoadInsts          5530765                       # Number of load instructions (Count)
-system.cpu.commitStats0.numStoreInsts         2015913                       # Number of store instructions (Count)
+system.cpu.commitStats0.numFpInsts               5920                       # Number of float instructions (Count)
+system.cpu.commitStats0.numIntInsts          24224939                       # Number of integer instructions (Count)
+system.cpu.commitStats0.numLoadInsts          5532258                       # Number of load instructions (Count)
+system.cpu.commitStats0.numStoreInsts         2016915                       # Number of store instructions (Count)
 system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
-system.cpu.commitStats0.committedInstType::No_OpClass         1086      0.00%      0.00% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::IntAlu     15166871     62.62%     62.63% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::No_OpClass         1084      0.00%      0.00% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::IntAlu     15174893     62.63%     62.63% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::IntMult      1500015      6.19%     68.82% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::IntDiv         1380      0.01%     68.83% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::FloatAdd          425      0.00%     68.83% # Class of committed instruction. (Count)
@@ -44,10 +44,10 @@
 system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.83% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::SimdAdd          340      0.00%     68.83% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.83% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::SimdAlu          786      0.00%     68.83% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.83% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::SimdCvt          804      0.00%     68.84% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::SimdMisc          943      0.00%     68.84% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::SimdAlu          786      0.00%     68.84% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.84% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::SimdCvt          798      0.00%     68.84% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::SimdMisc          937      0.00%     68.84% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.84% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.84% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.84% # Class of committed instruction. (Count)
@@ -82,9 +82,9 @@
 system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.84% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.84% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.84% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::MemRead      5529807     22.83%     91.67% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::MemWrite      2014758      8.32%     99.99% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::FloatMemRead          958      0.00%    100.00% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::MemRead      5531306     22.83%     91.67% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::MemWrite      2015760      8.32%     99.99% # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedInstType::FloatMemRead          952      0.00%    100.00% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::FloatMemWrite         1155      0.00%    100.00% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
@@ -107,63 +107,63 @@
 system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
 system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedInstType::total     24219525                       # Class of committed instruction. (Count)
-system.cpu.commitStats0.committedControl::IsControl      1024048                       # Class of control type instructions committed (Count)
-system.cpu.commitStats0.committedControl::IsDirectControl      1022911                       # Class of control type instructions committed (Count)
-system.cpu.commitStats0.committedControl::IsIndirectControl         1116                       # Class of control type instructions committed (Count)
-system.cpu.commitStats0.committedControl::IsCondControl      1019956                       # Class of control type instructions committed (Count)
-system.cpu.commitStats0.committedControl::IsUncondControl         4071                       # Class of control type instructions committed (Count)
-system.cpu.commitStats0.committedControl::IsCall          804                       # Class of control type instructions committed (Count)
-system.cpu.commitStats0.committedControl::IsReturn          799                       # Class of control type instructions committed (Count)
-system.cpu.dcache.demandHits::cpu.data        7145011                       # number of demand (read+write) hits (Count)
-system.cpu.dcache.demandHits::total           7145011                       # number of demand (read+write) hits (Count)
-system.cpu.dcache.overallHits::cpu.data       7145011                       # number of overall hits (Count)
-system.cpu.dcache.overallHits::total          7145011                       # number of overall hits (Count)
-system.cpu.dcache.demandMisses::cpu.data       401079                       # number of demand (read+write) misses (Count)
-system.cpu.dcache.demandMisses::total          401079                       # number of demand (read+write) misses (Count)
-system.cpu.dcache.overallMisses::cpu.data       401079                       # number of overall misses (Count)
-system.cpu.dcache.overallMisses::total         401079                       # number of overall misses (Count)
-system.cpu.dcache.demandMissLatency::cpu.data  16449334000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.demandMissLatency::total  16449334000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::cpu.data  16449334000                       # number of overall miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::total  16449334000                       # number of overall miss ticks (Tick)
-system.cpu.dcache.demandAccesses::cpu.data      7546090                       # number of demand (read+write) accesses (Count)
-system.cpu.dcache.demandAccesses::total       7546090                       # number of demand (read+write) accesses (Count)
-system.cpu.dcache.overallAccesses::cpu.data      7546090                       # number of overall (read+write) accesses (Count)
-system.cpu.dcache.overallAccesses::total      7546090                       # number of overall (read+write) accesses (Count)
-system.cpu.dcache.demandMissRate::cpu.data     0.053151                       # miss rate for demand accesses (Ratio)
-system.cpu.dcache.demandMissRate::total      0.053151                       # miss rate for demand accesses (Ratio)
-system.cpu.dcache.overallMissRate::cpu.data     0.053151                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.overallMissRate::total     0.053151                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMissLatency::cpu.data 41012.703233                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.dcache.demandAvgMissLatency::total 41012.703233                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.dcache.overallAvgMissLatency::cpu.data 41012.703233                       # average overall miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMissLatency::total 41012.703233                       # average overall miss latency ((Tick/Count))
+system.cpu.commitStats0.committedInstType::total     24230028                       # Class of committed instruction. (Count)
+system.cpu.commitStats0.committedControl::IsControl      1025552                       # Class of control type instructions committed (Count)
+system.cpu.commitStats0.committedControl::IsDirectControl      1024418                       # Class of control type instructions committed (Count)
+system.cpu.commitStats0.committedControl::IsIndirectControl         1113                       # Class of control type instructions committed (Count)
+system.cpu.commitStats0.committedControl::IsCondControl      1020965                       # Class of control type instructions committed (Count)
+system.cpu.commitStats0.committedControl::IsUncondControl         4566                       # Class of control type instructions committed (Count)
+system.cpu.commitStats0.committedControl::IsCall          803                       # Class of control type instructions committed (Count)
+system.cpu.commitStats0.committedControl::IsReturn          798                       # Class of control type instructions committed (Count)
+system.cpu.dcache.demandHits::cpu.data        7483575                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.demandHits::total           7483575                       # number of demand (read+write) hits (Count)
+system.cpu.dcache.overallHits::cpu.data       7483575                       # number of overall hits (Count)
+system.cpu.dcache.overallHits::total          7483575                       # number of overall hits (Count)
+system.cpu.dcache.demandMisses::cpu.data        65011                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.demandMisses::total           65011                       # number of demand (read+write) misses (Count)
+system.cpu.dcache.overallMisses::cpu.data        65011                       # number of overall misses (Count)
+system.cpu.dcache.overallMisses::total          65011                       # number of overall misses (Count)
+system.cpu.dcache.demandMissLatency::cpu.data   7083249000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.demandMissLatency::total   7083249000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::cpu.data   7083249000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.overallMissLatency::total   7083249000                       # number of overall miss ticks (Tick)
+system.cpu.dcache.demandAccesses::cpu.data      7548586                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.demandAccesses::total       7548586                       # number of demand (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::cpu.data      7548586                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.overallAccesses::total      7548586                       # number of overall (read+write) accesses (Count)
+system.cpu.dcache.demandMissRate::cpu.data     0.008612                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.demandMissRate::total      0.008612                       # miss rate for demand accesses (Ratio)
+system.cpu.dcache.overallMissRate::cpu.data     0.008612                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.overallMissRate::total     0.008612                       # miss rate for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMissLatency::cpu.data 108954.623064                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.demandAvgMissLatency::total 108954.623064                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::cpu.data 108954.623064                       # average overall miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMissLatency::total 108954.623064                       # average overall miss latency ((Tick/Count))
 system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
 system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
 system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
 system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
 system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
 system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dcache.writebacks::writebacks        35242                       # number of writebacks (Count)
-system.cpu.dcache.writebacks::total             35242                       # number of writebacks (Count)
-system.cpu.dcache.demandMshrMisses::cpu.data       401079                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.dcache.demandMshrMisses::total       401079                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.dcache.overallMshrMisses::cpu.data       401079                       # number of overall MSHR misses (Count)
-system.cpu.dcache.overallMshrMisses::total       401079                       # number of overall MSHR misses (Count)
-system.cpu.dcache.demandMshrMissLatency::cpu.data  15647176000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissLatency::total  15647176000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::cpu.data  15647176000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::total  15647176000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissRate::cpu.data     0.053151                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.dcache.demandMshrMissRate::total     0.053151                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.dcache.overallMshrMissRate::cpu.data     0.053151                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.overallMshrMissRate::total     0.053151                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39012.703233                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.demandAvgMshrMissLatency::total 39012.703233                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39012.703233                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::total 39012.703233                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.replacements                 400058                       # number of replacements (Count)
+system.cpu.dcache.writebacks::writebacks        32435                       # number of writebacks (Count)
+system.cpu.dcache.writebacks::total             32435                       # number of writebacks (Count)
+system.cpu.dcache.demandMshrMisses::cpu.data        65011                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.demandMshrMisses::total        65011                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::cpu.data        65011                       # number of overall MSHR misses (Count)
+system.cpu.dcache.overallMshrMisses::total        65011                       # number of overall MSHR misses (Count)
+system.cpu.dcache.demandMshrMissLatency::cpu.data   6953227000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissLatency::total   6953227000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::cpu.data   6953227000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.overallMshrMissLatency::total   6953227000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.dcache.demandMshrMissRate::cpu.data     0.008612                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.demandMshrMissRate::total     0.008612                       # mshr miss ratio for demand accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::cpu.data     0.008612                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.overallMshrMissRate::total     0.008612                       # mshr miss ratio for overall accesses (Ratio)
+system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 106954.623064                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.demandAvgMshrMissLatency::total 106954.623064                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 106954.623064                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.overallAvgMshrMissLatency::total 106954.623064                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.dcache.replacements                  63990                       # number of replacements (Count)
 system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           17                       # number of LockedRMWReadReq hits (Count)
 system.cpu.dcache.LockedRMWReadReq.hits::total           17                       # number of LockedRMWReadReq hits (Count)
 system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
@@ -188,269 +188,269 @@
 system.cpu.dcache.LockedRMWWriteReq.hits::total           20                       # number of LockedRMWWriteReq hits (Count)
 system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           20                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
 system.cpu.dcache.LockedRMWWriteReq.accesses::total           20                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.hits::cpu.data      5160968                       # number of ReadReq hits (Count)
-system.cpu.dcache.ReadReq.hits::total         5160968                       # number of ReadReq hits (Count)
-system.cpu.dcache.ReadReq.misses::cpu.data       369242                       # number of ReadReq misses (Count)
-system.cpu.dcache.ReadReq.misses::total        369242                       # number of ReadReq misses (Count)
-system.cpu.dcache.ReadReq.missLatency::cpu.data  12662945000                       # number of ReadReq miss ticks (Tick)
-system.cpu.dcache.ReadReq.missLatency::total  12662945000                       # number of ReadReq miss ticks (Tick)
-system.cpu.dcache.ReadReq.accesses::cpu.data      5530210                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.accesses::total      5530210                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.missRate::cpu.data     0.066768                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.missRate::total     0.066768                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 34294.432919                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.avgMissLatency::total 34294.432919                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.mshrMisses::cpu.data       369242                       # number of ReadReq MSHR misses (Count)
-system.cpu.dcache.ReadReq.mshrMisses::total       369242                       # number of ReadReq MSHR misses (Count)
-system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  11924461000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.ReadReq.mshrMissLatency::total  11924461000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.066768                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.mshrMissRate::total     0.066768                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 32294.432919                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.avgMshrMissLatency::total 32294.432919                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.hits::cpu.data      1984043                       # number of WriteReq hits (Count)
-system.cpu.dcache.WriteReq.hits::total        1984043                       # number of WriteReq hits (Count)
-system.cpu.dcache.WriteReq.misses::cpu.data        31837                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.misses::total        31837                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.missLatency::cpu.data   3786389000                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.missLatency::total   3786389000                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.accesses::cpu.data      2015880                       # number of WriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.WriteReq.accesses::total      2015880                       # number of WriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.WriteReq.missRate::cpu.data     0.015793                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.missRate::total     0.015793                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 118930.458272                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMissLatency::total 118930.458272                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.mshrMisses::cpu.data        31837                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMisses::total        31837                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   3722715000                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissLatency::total   3722715000                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015793                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.mshrMissRate::total     0.015793                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 116930.458272                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMshrMissLatency::total 116930.458272                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dcache.tags.tagsInUse          1021.342329                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.dcache.tags.totalRefs              1034268                       # Total number of references to valid blocks. (Count)
-system.cpu.dcache.tags.sampledRefs             400058                       # Sample count of references to valid blocks. (Count)
-system.cpu.dcache.tags.avgRefs               2.585295                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.dcache.ReadReq.hits::cpu.data      5498524                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.hits::total         5498524                       # number of ReadReq hits (Count)
+system.cpu.dcache.ReadReq.misses::cpu.data        33180                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.misses::total         33180                       # number of ReadReq misses (Count)
+system.cpu.dcache.ReadReq.missLatency::cpu.data   3297351000                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.missLatency::total   3297351000                       # number of ReadReq miss ticks (Tick)
+system.cpu.dcache.ReadReq.accesses::cpu.data      5531704                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.accesses::total      5531704                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.dcache.ReadReq.missRate::cpu.data     0.005998                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.missRate::total     0.005998                       # miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 99377.667269                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMissLatency::total 99377.667269                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.mshrMisses::cpu.data        33180                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMisses::total        33180                       # number of ReadReq MSHR misses (Count)
+system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3230991000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissLatency::total   3230991000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005998                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.mshrMissRate::total     0.005998                       # mshr miss rate for ReadReq accesses (Ratio)
+system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 97377.667269                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.ReadReq.avgMshrMissLatency::total 97377.667269                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.hits::cpu.data      1985051                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.hits::total        1985051                       # number of WriteReq hits (Count)
+system.cpu.dcache.WriteReq.misses::cpu.data        31831                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.misses::total        31831                       # number of WriteReq misses (Count)
+system.cpu.dcache.WriteReq.missLatency::cpu.data   3785898000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.missLatency::total   3785898000                       # number of WriteReq miss ticks (Tick)
+system.cpu.dcache.WriteReq.accesses::cpu.data      2016882                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.accesses::total      2016882                       # number of WriteReq accesses(hits+misses) (Count)
+system.cpu.dcache.WriteReq.missRate::cpu.data     0.015782                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.missRate::total     0.015782                       # miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 118937.450913                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMissLatency::total 118937.450913                       # average WriteReq miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.mshrMisses::cpu.data        31831                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMisses::total        31831                       # number of WriteReq MSHR misses (Count)
+system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   3722236000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissLatency::total   3722236000                       # number of WriteReq MSHR miss ticks (Tick)
+system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015782                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.mshrMissRate::total     0.015782                       # mshr miss rate for WriteReq accesses (Ratio)
+system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 116937.450913                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.WriteReq.avgMshrMissLatency::total 116937.450913                       # average WriteReq mshr miss latency ((Tick/Count))
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagsInUse          1020.979124                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.dcache.tags.totalRefs              1022692                       # Total number of references to valid blocks. (Count)
+system.cpu.dcache.tags.sampledRefs              63990                       # Sample count of references to valid blocks. (Count)
+system.cpu.dcache.tags.avgRefs              15.982060                       # Average number of references to valid blocks. ((Count/Count))
 system.cpu.dcache.tags.warmupTick              218000                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.dcache.tags.occupancies::cpu.data  1021.342329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.dcache.tags.avgOccs::cpu.data     0.997405                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.avgOccs::total        0.997405                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.occupancies::cpu.data  1020.979124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.dcache.tags.avgOccs::cpu.data     0.997050                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.dcache.tags.avgOccs::total        0.997050                       # Average percentage of cache occupancy ((Ratio/Tick))
 system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
 system.cpu.dcache.tags.ageTaskId_1024::0           25                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::1          418                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::2          445                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::3          135                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::1          129                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::2          821                       # Occupied blocks per task id, per block age (Count)
+system.cpu.dcache.tags.ageTaskId_1024::3           48                       # Occupied blocks per task id, per block age (Count)
 system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
 system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.dcache.tags.tagAccesses           15493342                       # Number of tag accesses (Count)
-system.cpu.dcache.tags.dataAccesses          15493342                       # Number of data accesses (Count)
-system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.dcache.tags.tagAccesses           15162266                       # Number of tag accesses (Count)
+system.cpu.dcache.tags.dataAccesses          15162266                       # Number of data accesses (Count)
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
 system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
-system.cpu.exec_context.thread_0.numCallsReturns         1603                       # Number of times a function call or return occured (Count)
+system.cpu.exec_context.thread_0.numCallsReturns         1601                       # Number of times a function call or return occured (Count)
 system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
 system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
-system.cpu.exec_context.thread_0.numBusyCycles 72167502.999000                       # Number of busy cycles (Cycle)
+system.cpu.exec_context.thread_0.numBusyCycles 63490678.999000                       # Number of busy cycles (Cycle)
 system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
 system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
 system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
 system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
 system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
 system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
-system.cpu.executeStats0.numStoreInsts        7546678                       # Number of stores executed (Count)
+system.cpu.executeStats0.numStoreInsts        7549173                       # Number of stores executed (Count)
 system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
-system.cpu.executeStats0.numFpAluAccesses         5938                       # Number of float alu accesses (Count)
-system.cpu.executeStats0.numFpRegReads           8298                       # Number of times the floating registers were read (Count)
-system.cpu.executeStats0.numFpRegWrites          4312                       # Number of times the floating registers were written (Count)
-system.cpu.executeStats0.numIntAluAccesses     24214428                       # Number of integer alu accesses (Count)
-system.cpu.executeStats0.numIntRegReads      30773601                       # Number of times the integer registers were read (Count)
-system.cpu.executeStats0.numIntRegWrites     20157847                       # Number of times the integer registers were written (Count)
-system.cpu.executeStats0.numMemRefs           7546678                       # Number of memory refs (Count)
-system.cpu.executeStats0.numMiscRegReads      9593520                       # Number of times the Misc registers were read (Count)
+system.cpu.executeStats0.numFpAluAccesses         5920                       # Number of float alu accesses (Count)
+system.cpu.executeStats0.numFpRegReads           8274                       # Number of times the floating registers were read (Count)
+system.cpu.executeStats0.numFpRegWrites          4300                       # Number of times the floating registers were written (Count)
+system.cpu.executeStats0.numIntAluAccesses     24224939                       # Number of integer alu accesses (Count)
+system.cpu.executeStats0.numIntRegReads      30783102                       # Number of times the integer registers were read (Count)
+system.cpu.executeStats0.numIntRegWrites     20164850                       # Number of times the integer registers were written (Count)
+system.cpu.executeStats0.numMemRefs           7549173                       # Number of memory refs (Count)
+system.cpu.executeStats0.numMiscRegReads      9599024                       # Number of times the Misc registers were read (Count)
 system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
 system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
 system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
-system.cpu.fetchStats0.numInsts              12612284                       # Number of instructions fetched (thread level) (Count)
-system.cpu.fetchStats0.numOps                24219525                       # Number of ops (including micro ops) fetched (thread level) (Count)
-system.cpu.fetchStats0.fetchRate             0.174764                       # Number of inst fetches per cycle ((Count/Cycle))
-system.cpu.fetchStats0.numBranches            1024048                       # Number of branches fetched (Count)
-system.cpu.fetchStats0.branchRate            0.014190                       # Number of branch fetches per cycle (Ratio)
+system.cpu.fetchStats0.numInsts              12615784                       # Number of instructions fetched (thread level) (Count)
+system.cpu.fetchStats0.numOps                24230028                       # Number of ops (including micro ops) fetched (thread level) (Count)
+system.cpu.fetchStats0.fetchRate             0.198703                       # Number of inst fetches per cycle ((Count/Cycle))
+system.cpu.fetchStats0.numBranches            1025552                       # Number of branches fetched (Count)
+system.cpu.fetchStats0.branchRate            0.016153                       # Number of branch fetches per cycle (Ratio)
 system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
-system.cpu.icache.demandHits::cpu.inst       20651358                       # number of demand (read+write) hits (Count)
-system.cpu.icache.demandHits::total          20651358                       # number of demand (read+write) hits (Count)
-system.cpu.icache.overallHits::cpu.inst      20651358                       # number of overall hits (Count)
-system.cpu.icache.overallHits::total         20651358                       # number of overall hits (Count)
-system.cpu.icache.demandMisses::cpu.inst         1344                       # number of demand (read+write) misses (Count)
-system.cpu.icache.demandMisses::total            1344                       # number of demand (read+write) misses (Count)
-system.cpu.icache.overallMisses::cpu.inst         1344                       # number of overall misses (Count)
-system.cpu.icache.overallMisses::total           1344                       # number of overall misses (Count)
-system.cpu.icache.demandMissLatency::cpu.inst    125113000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.demandMissLatency::total    125113000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.overallMissLatency::cpu.inst    125113000                       # number of overall miss ticks (Tick)
-system.cpu.icache.overallMissLatency::total    125113000                       # number of overall miss ticks (Tick)
-system.cpu.icache.demandAccesses::cpu.inst     20652702                       # number of demand (read+write) accesses (Count)
-system.cpu.icache.demandAccesses::total      20652702                       # number of demand (read+write) accesses (Count)
-system.cpu.icache.overallAccesses::cpu.inst     20652702                       # number of overall (read+write) accesses (Count)
-system.cpu.icache.overallAccesses::total     20652702                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.demandHits::cpu.inst       20657862                       # number of demand (read+write) hits (Count)
+system.cpu.icache.demandHits::total          20657862                       # number of demand (read+write) hits (Count)
+system.cpu.icache.overallHits::cpu.inst      20657862                       # number of overall hits (Count)
+system.cpu.icache.overallHits::total         20657862                       # number of overall hits (Count)
+system.cpu.icache.demandMisses::cpu.inst         1340                       # number of demand (read+write) misses (Count)
+system.cpu.icache.demandMisses::total            1340                       # number of demand (read+write) misses (Count)
+system.cpu.icache.overallMisses::cpu.inst         1340                       # number of overall misses (Count)
+system.cpu.icache.overallMisses::total           1340                       # number of overall misses (Count)
+system.cpu.icache.demandMissLatency::cpu.inst    124238000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.demandMissLatency::total    124238000                       # number of demand (read+write) miss ticks (Tick)
+system.cpu.icache.overallMissLatency::cpu.inst    124238000                       # number of overall miss ticks (Tick)
+system.cpu.icache.overallMissLatency::total    124238000                       # number of overall miss ticks (Tick)
+system.cpu.icache.demandAccesses::cpu.inst     20659202                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.demandAccesses::total      20659202                       # number of demand (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::cpu.inst     20659202                       # number of overall (read+write) accesses (Count)
+system.cpu.icache.overallAccesses::total     20659202                       # number of overall (read+write) accesses (Count)
 system.cpu.icache.demandMissRate::cpu.inst     0.000065                       # miss rate for demand accesses (Ratio)
 system.cpu.icache.demandMissRate::total      0.000065                       # miss rate for demand accesses (Ratio)
 system.cpu.icache.overallMissRate::cpu.inst     0.000065                       # miss rate for overall accesses (Ratio)
 system.cpu.icache.overallMissRate::total     0.000065                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.demandAvgMissLatency::cpu.inst 93090.029762                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.icache.demandAvgMissLatency::total 93090.029762                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.icache.overallAvgMissLatency::cpu.inst 93090.029762                       # average overall miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMissLatency::total 93090.029762                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::cpu.inst 92714.925373                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.demandAvgMissLatency::total 92714.925373                       # average overall miss latency in ticks ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::cpu.inst 92714.925373                       # average overall miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMissLatency::total 92714.925373                       # average overall miss latency ((Tick/Count))
 system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
 system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
 system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
 system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
 system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
 system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.icache.demandMshrMisses::cpu.inst         1344                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.demandMshrMisses::total         1344                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::cpu.inst         1344                       # number of overall MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::total         1344                       # number of overall MSHR misses (Count)
-system.cpu.icache.demandMshrMissLatency::cpu.inst    122425000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissLatency::total    122425000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::cpu.inst    122425000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::total    122425000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMisses::cpu.inst         1340                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.demandMshrMisses::total         1340                       # number of demand (read+write) MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::cpu.inst         1340                       # number of overall MSHR misses (Count)
+system.cpu.icache.overallMshrMisses::total         1340                       # number of overall MSHR misses (Count)
+system.cpu.icache.demandMshrMissLatency::cpu.inst    121558000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.demandMshrMissLatency::total    121558000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::cpu.inst    121558000                       # number of overall MSHR miss ticks (Tick)
+system.cpu.icache.overallMshrMissLatency::total    121558000                       # number of overall MSHR miss ticks (Tick)
 system.cpu.icache.demandMshrMissRate::cpu.inst     0.000065                       # mshr miss ratio for demand accesses (Ratio)
 system.cpu.icache.demandMshrMissRate::total     0.000065                       # mshr miss ratio for demand accesses (Ratio)
 system.cpu.icache.overallMshrMissRate::cpu.inst     0.000065                       # mshr miss ratio for overall accesses (Ratio)
 system.cpu.icache.overallMshrMissRate::total     0.000065                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 91090.029762                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.demandAvgMshrMissLatency::total 91090.029762                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 91090.029762                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMshrMissLatency::total 91090.029762                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.replacements                   1088                       # number of replacements (Count)
-system.cpu.icache.ReadReq.hits::cpu.inst     20651358                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.hits::total        20651358                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.misses::cpu.inst         1344                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.misses::total          1344                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.missLatency::cpu.inst    125113000                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.missLatency::total    125113000                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.accesses::cpu.inst     20652702                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.icache.ReadReq.accesses::total     20652702                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 90714.925373                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.demandAvgMshrMissLatency::total 90714.925373                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 90714.925373                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.overallAvgMshrMissLatency::total 90714.925373                       # average overall mshr miss latency ((Tick/Count))
+system.cpu.icache.replacements                   1084                       # number of replacements (Count)
+system.cpu.icache.ReadReq.hits::cpu.inst     20657862                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.hits::total        20657862                       # number of ReadReq hits (Count)
+system.cpu.icache.ReadReq.misses::cpu.inst         1340                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.misses::total          1340                       # number of ReadReq misses (Count)
+system.cpu.icache.ReadReq.missLatency::cpu.inst    124238000                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.missLatency::total    124238000                       # number of ReadReq miss ticks (Tick)
+system.cpu.icache.ReadReq.accesses::cpu.inst     20659202                       # number of ReadReq accesses(hits+misses) (Count)
+system.cpu.icache.ReadReq.accesses::total     20659202                       # number of ReadReq accesses(hits+misses) (Count)
 system.cpu.icache.ReadReq.missRate::cpu.inst     0.000065                       # miss rate for ReadReq accesses (Ratio)
 system.cpu.icache.ReadReq.missRate::total     0.000065                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 93090.029762                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMissLatency::total 93090.029762                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1344                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMisses::total         1344                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    122425000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissLatency::total    122425000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 92714.925373                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMissLatency::total 92714.925373                       # average ReadReq miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1340                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMisses::total         1340                       # number of ReadReq MSHR misses (Count)
+system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    121558000                       # number of ReadReq MSHR miss ticks (Tick)
+system.cpu.icache.ReadReq.mshrMissLatency::total    121558000                       # number of ReadReq MSHR miss ticks (Tick)
 system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
 system.cpu.icache.ReadReq.mshrMissRate::total     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 91090.029762                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMshrMissLatency::total 91090.029762                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.icache.tags.tagsInUse           255.806248                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.icache.tags.totalRefs             11129363                       # Total number of references to valid blocks. (Count)
-system.cpu.icache.tags.sampledRefs               1088                       # Sample count of references to valid blocks. (Count)
-system.cpu.icache.tags.avgRefs           10229.193934                       # Average number of references to valid blocks. ((Count/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 90714.925373                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.ReadReq.avgMshrMissLatency::total 90714.925373                       # average ReadReq mshr miss latency ((Tick/Count))
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagsInUse           255.779769                       # Average ticks per tags in use ((Tick/Count))
+system.cpu.icache.tags.totalRefs               118549                       # Total number of references to valid blocks. (Count)
+system.cpu.icache.tags.sampledRefs               1084                       # Sample count of references to valid blocks. (Count)
+system.cpu.icache.tags.avgRefs             109.362546                       # Average number of references to valid blocks. ((Count/Count))
 system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.icache.tags.occupancies::cpu.inst   255.806248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.icache.tags.avgOccs::cpu.inst     0.999243                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.avgOccs::total        0.999243                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.occupancies::cpu.inst   255.779769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.cpu.icache.tags.avgOccs::cpu.inst     0.999140                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.cpu.icache.tags.avgOccs::total        0.999140                       # Average percentage of cache occupancy ((Ratio/Tick))
 system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
-system.cpu.icache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ageTaskId_1024::1           50                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ageTaskId_1024::4          158                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::1           56                       # Occupied blocks per task id, per block age (Count)
+system.cpu.icache.tags.ageTaskId_1024::4          154                       # Occupied blocks per task id, per block age (Count)
 system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.icache.tags.tagAccesses           41306748                       # Number of tag accesses (Count)
-system.cpu.icache.tags.dataAccesses          41306748                       # Number of data accesses (Count)
-system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.icache.tags.tagAccesses           41319744                       # Number of tag accesses (Count)
+system.cpu.icache.tags.dataAccesses          41319744                       # Number of data accesses (Count)
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
 system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
-system.cpu.mmu.dtb.rdAccesses                 5530773                       # TLB accesses on read requests (Count)
-system.cpu.mmu.dtb.wrAccesses                 2015914                       # TLB accesses on write requests (Count)
-system.cpu.mmu.dtb.rdMisses                    245167                       # TLB misses on read requests (Count)
+system.cpu.mmu.dtb.rdAccesses                 5532266                       # TLB accesses on read requests (Count)
+system.cpu.mmu.dtb.wrAccesses                 2016916                       # TLB accesses on write requests (Count)
+system.cpu.mmu.dtb.rdMisses                      1653                       # TLB misses on read requests (Count)
 system.cpu.mmu.dtb.wrMisses                       465                       # TLB misses on write requests (Count)
-system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
 system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
-system.cpu.mmu.itb.wrAccesses                20652741                       # TLB accesses on write requests (Count)
+system.cpu.mmu.itb.wrAccesses                20659239                       # TLB accesses on write requests (Count)
 system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
-system.cpu.mmu.itb.wrMisses                       175                       # TLB misses on write requests (Count)
-system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.power_state.pwrStateResidencyTicks::ON  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.mmu.itb.wrMisses                       171                       # TLB misses on write requests (Count)
+system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
+system.cpu.power_state.pwrStateResidencyTicks::ON  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
 system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
 system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
 system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
 system.cpu.workload.numSyscalls                    38                       # Number of system calls (Count)
-system.l2bus.transDist::ReadResp               370586                       # Transaction distribution (Count)
-system.l2bus.transDist::WritebackDirty          67536                       # Transaction distribution (Count)
-system.l2bus.transDist::CleanEvict             395941                       # Transaction distribution (Count)
-system.l2bus.transDist::ReadExReq               31840                       # Transaction distribution (Count)
-system.l2bus.transDist::ReadExResp              31840                       # Transaction distribution (Count)
-system.l2bus.transDist::ReadSharedReq          370586                       # Transaction distribution (Count)
-system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3776                       # Packet count per connected requestor and responder (Count)
-system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1202222                       # Packet count per connected requestor and responder (Count)
-system.l2bus.pktCount::total                  1205998                       # Packet count per connected requestor and responder (Count)
-system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        86016                       # Cumulative packet size per connected requestor and responder (Byte)
-system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     27924736                       # Cumulative packet size per connected requestor and responder (Byte)
-system.l2bus.pktSize::total                  28010752                       # Cumulative packet size per connected requestor and responder (Byte)
-system.l2bus.snoops                             62331                       # Total snoops (Count)
+system.l2bus.transDist::ReadResp                34520                       # Transaction distribution (Count)
+system.l2bus.transDist::WritebackDirty          64729                       # Transaction distribution (Count)
+system.l2bus.transDist::CleanEvict              62238                       # Transaction distribution (Count)
+system.l2bus.transDist::ReadExReq               31834                       # Transaction distribution (Count)
+system.l2bus.transDist::ReadExResp              31834                       # Transaction distribution (Count)
+system.l2bus.transDist::ReadSharedReq           34520                       # Transaction distribution (Count)
+system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3764                       # Packet count per connected requestor and responder (Count)
+system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       194018                       # Packet count per connected requestor and responder (Count)
+system.l2bus.pktCount::total                   197782                       # Packet count per connected requestor and responder (Count)
+system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        85760                       # Cumulative packet size per connected requestor and responder (Byte)
+system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      6236736                       # Cumulative packet size per connected requestor and responder (Byte)
+system.l2bus.pktSize::total                   6322496                       # Cumulative packet size per connected requestor and responder (Byte)
+system.l2bus.snoops                             61893                       # Total snoops (Count)
 system.l2bus.snoopTraffic                     2066816                       # Total snoop traffic (Byte)
-system.l2bus.snoopFanout::samples              464757                       # Request fanout histogram (Count)
-system.l2bus.snoopFanout::mean               0.000828                       # Request fanout histogram (Count)
-system.l2bus.snoopFanout::stdev              0.028770                       # Request fanout histogram (Count)
+system.l2bus.snoopFanout::samples              128247                       # Request fanout histogram (Count)
+system.l2bus.snoopFanout::mean               0.002994                       # Request fanout histogram (Count)
+system.l2bus.snoopFanout::stdev              0.054638                       # Request fanout histogram (Count)
 system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
-system.l2bus.snoopFanout::0                    464372     99.92%     99.92% # Request fanout histogram (Count)
-system.l2bus.snoopFanout::1                       385      0.08%    100.00% # Request fanout histogram (Count)
+system.l2bus.snoopFanout::0                    127863     99.70%     99.70% # Request fanout histogram (Count)
+system.l2bus.snoopFanout::1                       384      0.30%    100.00% # Request fanout histogram (Count)
 system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
 system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
 system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
 system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
-system.l2bus.snoopFanout::total                464757                       # Request fanout histogram (Count)
-system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
-system.l2bus.reqLayer0.occupancy            874056000                       # Layer occupancy (ticks) (Tick)
+system.l2bus.snoopFanout::total                128247                       # Request fanout histogram (Count)
+system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2bus.reqLayer0.occupancy            196298000                       # Layer occupancy (ticks) (Tick)
 system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
-system.l2bus.respLayer0.occupancy             4032000                       # Layer occupancy (ticks) (Tick)
+system.l2bus.respLayer0.occupancy             4020000                       # Layer occupancy (ticks) (Tick)
 system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
-system.l2bus.respLayer1.occupancy          1203246000                       # Layer occupancy (ticks) (Tick)
+system.l2bus.respLayer1.occupancy           195042000                       # Layer occupancy (ticks) (Tick)
 system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
-system.l2bus.snoop_filter.totRequests          803572                       # Total number of requests made to the snoop filter. (Count)
-system.l2bus.snoop_filter.hitSingleRequests       401146                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.l2bus.snoop_filter.totRequests          131428                       # Total number of requests made to the snoop filter. (Count)
+system.l2bus.snoop_filter.hitSingleRequests        65074                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
 system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.l2bus.snoop_filter.totSnoops               385                       # Total number of snoops made to the snoop filter. (Count)
-system.l2bus.snoop_filter.hitSingleSnoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
+system.l2bus.snoop_filter.totSnoops               384                       # Total number of snoops made to the snoop filter. (Count)
+system.l2bus.snoop_filter.hitSingleSnoops          384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
 system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.l2cache.demandHits::cpu.inst               172                       # number of demand (read+write) hits (Count)
-system.l2cache.demandHits::cpu.data            335834                       # number of demand (read+write) hits (Count)
-system.l2cache.demandHits::total               336006                       # number of demand (read+write) hits (Count)
-system.l2cache.overallHits::cpu.inst              172                       # number of overall hits (Count)
-system.l2cache.overallHits::cpu.data           335834                       # number of overall hits (Count)
-system.l2cache.overallHits::total              336006                       # number of overall hits (Count)
-system.l2cache.demandMisses::cpu.inst            1172                       # number of demand (read+write) misses (Count)
-system.l2cache.demandMisses::cpu.data           65248                       # number of demand (read+write) misses (Count)
-system.l2cache.demandMisses::total              66420                       # number of demand (read+write) misses (Count)
-system.l2cache.overallMisses::cpu.inst           1172                       # number of overall misses (Count)
-system.l2cache.overallMisses::cpu.data          65248                       # number of overall misses (Count)
-system.l2cache.overallMisses::total             66420                       # number of overall misses (Count)
-system.l2cache.demandMissLatency::cpu.inst    114772000                       # number of demand (read+write) miss ticks (Tick)
-system.l2cache.demandMissLatency::cpu.data   7391666000                       # number of demand (read+write) miss ticks (Tick)
-system.l2cache.demandMissLatency::total    7506438000                       # number of demand (read+write) miss ticks (Tick)
-system.l2cache.overallMissLatency::cpu.inst    114772000                       # number of overall miss ticks (Tick)
-system.l2cache.overallMissLatency::cpu.data   7391666000                       # number of overall miss ticks (Tick)
-system.l2cache.overallMissLatency::total   7506438000                       # number of overall miss ticks (Tick)
-system.l2cache.demandAccesses::cpu.inst          1344                       # number of demand (read+write) accesses (Count)
-system.l2cache.demandAccesses::cpu.data        401082                       # number of demand (read+write) accesses (Count)
-system.l2cache.demandAccesses::total           402426                       # number of demand (read+write) accesses (Count)
-system.l2cache.overallAccesses::cpu.inst         1344                       # number of overall (read+write) accesses (Count)
-system.l2cache.overallAccesses::cpu.data       401082                       # number of overall (read+write) accesses (Count)
-system.l2cache.overallAccesses::total          402426                       # number of overall (read+write) accesses (Count)
-system.l2cache.demandMissRate::cpu.inst      0.872024                       # miss rate for demand accesses (Ratio)
-system.l2cache.demandMissRate::cpu.data      0.162680                       # miss rate for demand accesses (Ratio)
-system.l2cache.demandMissRate::total         0.165049                       # miss rate for demand accesses (Ratio)
-system.l2cache.overallMissRate::cpu.inst     0.872024                       # miss rate for overall accesses (Ratio)
-system.l2cache.overallMissRate::cpu.data     0.162680                       # miss rate for overall accesses (Ratio)
-system.l2cache.overallMissRate::total        0.165049                       # miss rate for overall accesses (Ratio)
-system.l2cache.demandAvgMissLatency::cpu.inst 97928.327645                       # average overall miss latency in ticks ((Tick/Count))
-system.l2cache.demandAvgMissLatency::cpu.data 113285.709907                       # average overall miss latency in ticks ((Tick/Count))
-system.l2cache.demandAvgMissLatency::total 113014.724481                       # average overall miss latency in ticks ((Tick/Count))
-system.l2cache.overallAvgMissLatency::cpu.inst 97928.327645                       # average overall miss latency ((Tick/Count))
-system.l2cache.overallAvgMissLatency::cpu.data 113285.709907                       # average overall miss latency ((Tick/Count))
-system.l2cache.overallAvgMissLatency::total 113014.724481                       # average overall miss latency ((Tick/Count))
+system.l2cache.demandHits::cpu.inst               171                       # number of demand (read+write) hits (Count)
+system.l2cache.demandHits::cpu.data               201                       # number of demand (read+write) hits (Count)
+system.l2cache.demandHits::total                  372                       # number of demand (read+write) hits (Count)
+system.l2cache.overallHits::cpu.inst              171                       # number of overall hits (Count)
+system.l2cache.overallHits::cpu.data              201                       # number of overall hits (Count)
+system.l2cache.overallHits::total                 372                       # number of overall hits (Count)
+system.l2cache.demandMisses::cpu.inst            1169                       # number of demand (read+write) misses (Count)
+system.l2cache.demandMisses::cpu.data           64813                       # number of demand (read+write) misses (Count)
+system.l2cache.demandMisses::total              65982                       # number of demand (read+write) misses (Count)
+system.l2cache.overallMisses::cpu.inst           1169                       # number of overall misses (Count)
+system.l2cache.overallMisses::cpu.data          64813                       # number of overall misses (Count)
+system.l2cache.overallMisses::total             65982                       # number of overall misses (Count)
+system.l2cache.demandMissLatency::cpu.inst    113939000                       # number of demand (read+write) miss ticks (Tick)
+system.l2cache.demandMissLatency::cpu.data   6754214000                       # number of demand (read+write) miss ticks (Tick)
+system.l2cache.demandMissLatency::total    6868153000                       # number of demand (read+write) miss ticks (Tick)
+system.l2cache.overallMissLatency::cpu.inst    113939000                       # number of overall miss ticks (Tick)
+system.l2cache.overallMissLatency::cpu.data   6754214000                       # number of overall miss ticks (Tick)
+system.l2cache.overallMissLatency::total   6868153000                       # number of overall miss ticks (Tick)
+system.l2cache.demandAccesses::cpu.inst          1340                       # number of demand (read+write) accesses (Count)
+system.l2cache.demandAccesses::cpu.data         65014                       # number of demand (read+write) accesses (Count)
+system.l2cache.demandAccesses::total            66354                       # number of demand (read+write) accesses (Count)
+system.l2cache.overallAccesses::cpu.inst         1340                       # number of overall (read+write) accesses (Count)
+system.l2cache.overallAccesses::cpu.data        65014                       # number of overall (read+write) accesses (Count)
+system.l2cache.overallAccesses::total           66354                       # number of overall (read+write) accesses (Count)
+system.l2cache.demandMissRate::cpu.inst      0.872388                       # miss rate for demand accesses (Ratio)
+system.l2cache.demandMissRate::cpu.data      0.996908                       # miss rate for demand accesses (Ratio)
+system.l2cache.demandMissRate::total         0.994394                       # miss rate for demand accesses (Ratio)
+system.l2cache.overallMissRate::cpu.inst     0.872388                       # miss rate for overall accesses (Ratio)
+system.l2cache.overallMissRate::cpu.data     0.996908                       # miss rate for overall accesses (Ratio)
+system.l2cache.overallMissRate::total        0.994394                       # miss rate for overall accesses (Ratio)
+system.l2cache.demandAvgMissLatency::cpu.inst 97467.065868                       # average overall miss latency in ticks ((Tick/Count))
+system.l2cache.demandAvgMissLatency::cpu.data 104210.791045                       # average overall miss latency in ticks ((Tick/Count))
+system.l2cache.demandAvgMissLatency::total 104091.312782                       # average overall miss latency in ticks ((Tick/Count))
+system.l2cache.overallAvgMissLatency::cpu.inst 97467.065868                       # average overall miss latency ((Tick/Count))
+system.l2cache.overallAvgMissLatency::cpu.data 104210.791045                       # average overall miss latency ((Tick/Count))
+system.l2cache.overallAvgMissLatency::total 104091.312782                       # average overall miss latency ((Tick/Count))
 system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
 system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
 system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
@@ -459,129 +459,129 @@
 system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
 system.l2cache.writebacks::writebacks           32294                       # number of writebacks (Count)
 system.l2cache.writebacks::total                32294                       # number of writebacks (Count)
-system.l2cache.demandMshrMisses::cpu.inst         1172                       # number of demand (read+write) MSHR misses (Count)
-system.l2cache.demandMshrMisses::cpu.data        65248                       # number of demand (read+write) MSHR misses (Count)
-system.l2cache.demandMshrMisses::total          66420                       # number of demand (read+write) MSHR misses (Count)
-system.l2cache.overallMshrMisses::cpu.inst         1172                       # number of overall MSHR misses (Count)
-system.l2cache.overallMshrMisses::cpu.data        65248                       # number of overall MSHR misses (Count)
-system.l2cache.overallMshrMisses::total         66420                       # number of overall MSHR misses (Count)
-system.l2cache.demandMshrMissLatency::cpu.inst     91332000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2cache.demandMshrMissLatency::cpu.data   6086706000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2cache.demandMshrMissLatency::total   6178038000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2cache.overallMshrMissLatency::cpu.inst     91332000                       # number of overall MSHR miss ticks (Tick)
-system.l2cache.overallMshrMissLatency::cpu.data   6086706000                       # number of overall MSHR miss ticks (Tick)
-system.l2cache.overallMshrMissLatency::total   6178038000                       # number of overall MSHR miss ticks (Tick)
-system.l2cache.demandMshrMissRate::cpu.inst     0.872024                       # mshr miss ratio for demand accesses (Ratio)
-system.l2cache.demandMshrMissRate::cpu.data     0.162680                       # mshr miss ratio for demand accesses (Ratio)
-system.l2cache.demandMshrMissRate::total     0.165049                       # mshr miss ratio for demand accesses (Ratio)
-system.l2cache.overallMshrMissRate::cpu.inst     0.872024                       # mshr miss ratio for overall accesses (Ratio)
-system.l2cache.overallMshrMissRate::cpu.data     0.162680                       # mshr miss ratio for overall accesses (Ratio)
-system.l2cache.overallMshrMissRate::total     0.165049                       # mshr miss ratio for overall accesses (Ratio)
-system.l2cache.demandAvgMshrMissLatency::cpu.inst 77928.327645                       # average overall mshr miss latency ((Tick/Count))
-system.l2cache.demandAvgMshrMissLatency::cpu.data 93285.709907                       # average overall mshr miss latency ((Tick/Count))
-system.l2cache.demandAvgMshrMissLatency::total 93014.724481                       # average overall mshr miss latency ((Tick/Count))
-system.l2cache.overallAvgMshrMissLatency::cpu.inst 77928.327645                       # average overall mshr miss latency ((Tick/Count))
-system.l2cache.overallAvgMshrMissLatency::cpu.data 93285.709907                       # average overall mshr miss latency ((Tick/Count))
-system.l2cache.overallAvgMshrMissLatency::total 93014.724481                       # average overall mshr miss latency ((Tick/Count))
-system.l2cache.replacements                     62331                       # number of replacements (Count)
-system.l2cache.CleanEvict.mshrMisses::writebacks          219                       # number of CleanEvict MSHR misses (Count)
-system.l2cache.CleanEvict.mshrMisses::total          219                       # number of CleanEvict MSHR misses (Count)
+system.l2cache.demandMshrMisses::cpu.inst         1169                       # number of demand (read+write) MSHR misses (Count)
+system.l2cache.demandMshrMisses::cpu.data        64813                       # number of demand (read+write) MSHR misses (Count)
+system.l2cache.demandMshrMisses::total          65982                       # number of demand (read+write) MSHR misses (Count)
+system.l2cache.overallMshrMisses::cpu.inst         1169                       # number of overall MSHR misses (Count)
+system.l2cache.overallMshrMisses::cpu.data        64813                       # number of overall MSHR misses (Count)
+system.l2cache.overallMshrMisses::total         65982                       # number of overall MSHR misses (Count)
+system.l2cache.demandMshrMissLatency::cpu.inst     90559000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2cache.demandMshrMissLatency::cpu.data   5457954000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2cache.demandMshrMissLatency::total   5548513000                       # number of demand (read+write) MSHR miss ticks (Tick)
+system.l2cache.overallMshrMissLatency::cpu.inst     90559000                       # number of overall MSHR miss ticks (Tick)
+system.l2cache.overallMshrMissLatency::cpu.data   5457954000                       # number of overall MSHR miss ticks (Tick)
+system.l2cache.overallMshrMissLatency::total   5548513000                       # number of overall MSHR miss ticks (Tick)
+system.l2cache.demandMshrMissRate::cpu.inst     0.872388                       # mshr miss ratio for demand accesses (Ratio)
+system.l2cache.demandMshrMissRate::cpu.data     0.996908                       # mshr miss ratio for demand accesses (Ratio)
+system.l2cache.demandMshrMissRate::total     0.994394                       # mshr miss ratio for demand accesses (Ratio)
+system.l2cache.overallMshrMissRate::cpu.inst     0.872388                       # mshr miss ratio for overall accesses (Ratio)
+system.l2cache.overallMshrMissRate::cpu.data     0.996908                       # mshr miss ratio for overall accesses (Ratio)
+system.l2cache.overallMshrMissRate::total     0.994394                       # mshr miss ratio for overall accesses (Ratio)
+system.l2cache.demandAvgMshrMissLatency::cpu.inst 77467.065868                       # average overall mshr miss latency ((Tick/Count))
+system.l2cache.demandAvgMshrMissLatency::cpu.data 84210.791045                       # average overall mshr miss latency ((Tick/Count))
+system.l2cache.demandAvgMshrMissLatency::total 84091.312782                       # average overall mshr miss latency ((Tick/Count))
+system.l2cache.overallAvgMshrMissLatency::cpu.inst 77467.065868                       # average overall mshr miss latency ((Tick/Count))
+system.l2cache.overallAvgMshrMissLatency::cpu.data 84210.791045                       # average overall mshr miss latency ((Tick/Count))
+system.l2cache.overallAvgMshrMissLatency::total 84091.312782                       # average overall mshr miss latency ((Tick/Count))
+system.l2cache.replacements                     61893                       # number of replacements (Count)
+system.l2cache.CleanEvict.mshrMisses::writebacks          222                       # number of CleanEvict MSHR misses (Count)
+system.l2cache.CleanEvict.mshrMisses::total          222                       # number of CleanEvict MSHR misses (Count)
 system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
 system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
-system.l2cache.ReadExReq.hits::cpu.data            68                       # number of ReadExReq hits (Count)
-system.l2cache.ReadExReq.hits::total               68                       # number of ReadExReq hits (Count)
-system.l2cache.ReadExReq.misses::cpu.data        31772                       # number of ReadExReq misses (Count)
-system.l2cache.ReadExReq.misses::total          31772                       # number of ReadExReq misses (Count)
-system.l2cache.ReadExReq.missLatency::cpu.data   3626017000                       # number of ReadExReq miss ticks (Tick)
-system.l2cache.ReadExReq.missLatency::total   3626017000                       # number of ReadExReq miss ticks (Tick)
-system.l2cache.ReadExReq.accesses::cpu.data        31840                       # number of ReadExReq accesses(hits+misses) (Count)
-system.l2cache.ReadExReq.accesses::total        31840                       # number of ReadExReq accesses(hits+misses) (Count)
-system.l2cache.ReadExReq.missRate::cpu.data     0.997864                       # miss rate for ReadExReq accesses (Ratio)
-system.l2cache.ReadExReq.missRate::total     0.997864                       # miss rate for ReadExReq accesses (Ratio)
-system.l2cache.ReadExReq.avgMissLatency::cpu.data 114126.180285                       # average ReadExReq miss latency ((Tick/Count))
-system.l2cache.ReadExReq.avgMissLatency::total 114126.180285                       # average ReadExReq miss latency ((Tick/Count))
-system.l2cache.ReadExReq.mshrMisses::cpu.data        31772                       # number of ReadExReq MSHR misses (Count)
-system.l2cache.ReadExReq.mshrMisses::total        31772                       # number of ReadExReq MSHR misses (Count)
-system.l2cache.ReadExReq.mshrMissLatency::cpu.data   2990577000                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2cache.ReadExReq.mshrMissLatency::total   2990577000                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.997864                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2cache.ReadExReq.mshrMissRate::total     0.997864                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 94126.180285                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2cache.ReadExReq.avgMshrMissLatency::total 94126.180285                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2cache.ReadSharedReq.hits::cpu.inst          172                       # number of ReadSharedReq hits (Count)
-system.l2cache.ReadSharedReq.hits::cpu.data       335766                       # number of ReadSharedReq hits (Count)
-system.l2cache.ReadSharedReq.hits::total       335938                       # number of ReadSharedReq hits (Count)
-system.l2cache.ReadSharedReq.misses::cpu.inst         1172                       # number of ReadSharedReq misses (Count)
-system.l2cache.ReadSharedReq.misses::cpu.data        33476                       # number of ReadSharedReq misses (Count)
-system.l2cache.ReadSharedReq.misses::total        34648                       # number of ReadSharedReq misses (Count)
-system.l2cache.ReadSharedReq.missLatency::cpu.inst    114772000                       # number of ReadSharedReq miss ticks (Tick)
-system.l2cache.ReadSharedReq.missLatency::cpu.data   3765649000                       # number of ReadSharedReq miss ticks (Tick)
-system.l2cache.ReadSharedReq.missLatency::total   3880421000                       # number of ReadSharedReq miss ticks (Tick)
-system.l2cache.ReadSharedReq.accesses::cpu.inst         1344                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2cache.ReadSharedReq.accesses::cpu.data       369242                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2cache.ReadSharedReq.accesses::total       370586                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2cache.ReadSharedReq.missRate::cpu.inst     0.872024                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2cache.ReadSharedReq.missRate::cpu.data     0.090661                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2cache.ReadSharedReq.missRate::total     0.093495                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 97928.327645                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 112488.021269                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2cache.ReadSharedReq.avgMissLatency::total 111995.526437                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1172                       # number of ReadSharedReq MSHR misses (Count)
-system.l2cache.ReadSharedReq.mshrMisses::cpu.data        33476                       # number of ReadSharedReq MSHR misses (Count)
-system.l2cache.ReadSharedReq.mshrMisses::total        34648                       # number of ReadSharedReq MSHR misses (Count)
-system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     91332000                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   3096129000                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2cache.ReadSharedReq.mshrMissLatency::total   3187461000                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.872024                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.090661                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2cache.ReadSharedReq.mshrMissRate::total     0.093495                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 77928.327645                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 92488.021269                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2cache.ReadSharedReq.avgMshrMissLatency::total 91995.526437                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2cache.WritebackDirty.hits::writebacks        35242                       # number of WritebackDirty hits (Count)
-system.l2cache.WritebackDirty.hits::total        35242                       # number of WritebackDirty hits (Count)
-system.l2cache.WritebackDirty.accesses::writebacks        35242                       # number of WritebackDirty accesses(hits+misses) (Count)
-system.l2cache.WritebackDirty.accesses::total        35242                       # number of WritebackDirty accesses(hits+misses) (Count)
-system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
-system.l2cache.tags.tagsInUse             4052.665706                       # Average ticks per tags in use ((Tick/Count))
-system.l2cache.tags.totalRefs                  720066                       # Total number of references to valid blocks. (Count)
-system.l2cache.tags.sampledRefs                 62331                       # Sample count of references to valid blocks. (Count)
-system.l2cache.tags.avgRefs                 11.552293                       # Average number of references to valid blocks. ((Count/Count))
+system.l2cache.ReadExReq.hits::cpu.data            66                       # number of ReadExReq hits (Count)
+system.l2cache.ReadExReq.hits::total               66                       # number of ReadExReq hits (Count)
+system.l2cache.ReadExReq.misses::cpu.data        31768                       # number of ReadExReq misses (Count)
+system.l2cache.ReadExReq.misses::total          31768                       # number of ReadExReq misses (Count)
+system.l2cache.ReadExReq.missLatency::cpu.data   3625598000                       # number of ReadExReq miss ticks (Tick)
+system.l2cache.ReadExReq.missLatency::total   3625598000                       # number of ReadExReq miss ticks (Tick)
+system.l2cache.ReadExReq.accesses::cpu.data        31834                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2cache.ReadExReq.accesses::total        31834                       # number of ReadExReq accesses(hits+misses) (Count)
+system.l2cache.ReadExReq.missRate::cpu.data     0.997927                       # miss rate for ReadExReq accesses (Ratio)
+system.l2cache.ReadExReq.missRate::total     0.997927                       # miss rate for ReadExReq accesses (Ratio)
+system.l2cache.ReadExReq.avgMissLatency::cpu.data 114127.360866                       # average ReadExReq miss latency ((Tick/Count))
+system.l2cache.ReadExReq.avgMissLatency::total 114127.360866                       # average ReadExReq miss latency ((Tick/Count))
+system.l2cache.ReadExReq.mshrMisses::cpu.data        31768                       # number of ReadExReq MSHR misses (Count)
+system.l2cache.ReadExReq.mshrMisses::total        31768                       # number of ReadExReq MSHR misses (Count)
+system.l2cache.ReadExReq.mshrMissLatency::cpu.data   2990238000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2cache.ReadExReq.mshrMissLatency::total   2990238000                       # number of ReadExReq MSHR miss ticks (Tick)
+system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.997927                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2cache.ReadExReq.mshrMissRate::total     0.997927                       # mshr miss rate for ReadExReq accesses (Ratio)
+system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 94127.360866                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2cache.ReadExReq.avgMshrMissLatency::total 94127.360866                       # average ReadExReq mshr miss latency ((Tick/Count))
+system.l2cache.ReadSharedReq.hits::cpu.inst          171                       # number of ReadSharedReq hits (Count)
+system.l2cache.ReadSharedReq.hits::cpu.data          135                       # number of ReadSharedReq hits (Count)
+system.l2cache.ReadSharedReq.hits::total          306                       # number of ReadSharedReq hits (Count)
+system.l2cache.ReadSharedReq.misses::cpu.inst         1169                       # number of ReadSharedReq misses (Count)
+system.l2cache.ReadSharedReq.misses::cpu.data        33045                       # number of ReadSharedReq misses (Count)
+system.l2cache.ReadSharedReq.misses::total        34214                       # number of ReadSharedReq misses (Count)
+system.l2cache.ReadSharedReq.missLatency::cpu.inst    113939000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2cache.ReadSharedReq.missLatency::cpu.data   3128616000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2cache.ReadSharedReq.missLatency::total   3242555000                       # number of ReadSharedReq miss ticks (Tick)
+system.l2cache.ReadSharedReq.accesses::cpu.inst         1340                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2cache.ReadSharedReq.accesses::cpu.data        33180                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2cache.ReadSharedReq.accesses::total        34520                       # number of ReadSharedReq accesses(hits+misses) (Count)
+system.l2cache.ReadSharedReq.missRate::cpu.inst     0.872388                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2cache.ReadSharedReq.missRate::cpu.data     0.995931                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2cache.ReadSharedReq.missRate::total     0.991136                       # miss rate for ReadSharedReq accesses (Ratio)
+system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 97467.065868                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 94677.439855                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2cache.ReadSharedReq.avgMissLatency::total 94772.753843                       # average ReadSharedReq miss latency ((Tick/Count))
+system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1169                       # number of ReadSharedReq MSHR misses (Count)
+system.l2cache.ReadSharedReq.mshrMisses::cpu.data        33045                       # number of ReadSharedReq MSHR misses (Count)
+system.l2cache.ReadSharedReq.mshrMisses::total        34214                       # number of ReadSharedReq MSHR misses (Count)
+system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     90559000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   2467716000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2cache.ReadSharedReq.mshrMissLatency::total   2558275000                       # number of ReadSharedReq MSHR miss ticks (Tick)
+system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.872388                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.995931                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2cache.ReadSharedReq.mshrMissRate::total     0.991136                       # mshr miss rate for ReadSharedReq accesses (Ratio)
+system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 77467.065868                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 74677.439855                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2cache.ReadSharedReq.avgMshrMissLatency::total 74772.753843                       # average ReadSharedReq mshr miss latency ((Tick/Count))
+system.l2cache.WritebackDirty.hits::writebacks        32435                       # number of WritebackDirty hits (Count)
+system.l2cache.WritebackDirty.hits::total        32435                       # number of WritebackDirty hits (Count)
+system.l2cache.WritebackDirty.accesses::writebacks        32435                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2cache.WritebackDirty.accesses::total        32435                       # number of WritebackDirty accesses(hits+misses) (Count)
+system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2cache.tags.tagsInUse             4046.743513                       # Average ticks per tags in use ((Tick/Count))
+system.l2cache.tags.totalRefs                  124139                       # Total number of references to valid blocks. (Count)
+system.l2cache.tags.sampledRefs                 61893                       # Sample count of references to valid blocks. (Count)
+system.l2cache.tags.avgRefs                  2.005703                       # Average number of references to valid blocks. ((Count/Count))
 system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
-system.l2cache.tags.occupancies::writebacks     0.326262                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2cache.tags.occupancies::cpu.inst    38.263591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2cache.tags.occupancies::cpu.data  4014.075853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2cache.tags.avgOccs::writebacks      0.000080                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2cache.tags.avgOccs::cpu.inst        0.009342                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2cache.tags.avgOccs::cpu.data        0.979999                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2cache.tags.avgOccs::total           0.989420                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2cache.tags.occupancies::writebacks     0.370850                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2cache.tags.occupancies::cpu.inst    43.182176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2cache.tags.occupancies::cpu.data  4003.190488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
+system.l2cache.tags.avgOccs::writebacks      0.000091                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2cache.tags.avgOccs::cpu.inst        0.010543                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2cache.tags.avgOccs::cpu.data        0.977341                       # Average percentage of cache occupancy ((Ratio/Tick))
+system.l2cache.tags.avgOccs::total           0.987974                       # Average percentage of cache occupancy ((Ratio/Tick))
 system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
-system.l2cache.tags.ageTaskId_1024::0              74                       # Occupied blocks per task id, per block age (Count)
-system.l2cache.tags.ageTaskId_1024::1             106                       # Occupied blocks per task id, per block age (Count)
-system.l2cache.tags.ageTaskId_1024::2             750                       # Occupied blocks per task id, per block age (Count)
-system.l2cache.tags.ageTaskId_1024::3            3166                       # Occupied blocks per task id, per block age (Count)
+system.l2cache.tags.ageTaskId_1024::0              71                       # Occupied blocks per task id, per block age (Count)
+system.l2cache.tags.ageTaskId_1024::1             190                       # Occupied blocks per task id, per block age (Count)
+system.l2cache.tags.ageTaskId_1024::2            1001                       # Occupied blocks per task id, per block age (Count)
+system.l2cache.tags.ageTaskId_1024::3            2834                       # Occupied blocks per task id, per block age (Count)
 system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.l2cache.tags.tagAccesses               6495003                       # Number of tag accesses (Count)
-system.l2cache.tags.dataAccesses              6495003                       # Number of data accesses (Count)
-system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
+system.l2cache.tags.tagAccesses               1117413                       # Number of tag accesses (Count)
+system.l2cache.tags.dataAccesses              1117413                       # Number of data accesses (Count)
+system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
 system.mem_ctrl.avgPriority_writebacks::samples     32294.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrl.avgPriority_cpu.inst::samples      1172.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrl.avgPriority_cpu.data::samples     65247.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrl.avgPriority_cpu.inst::samples      1169.00                       # Average QoS priority value for accepted requests (Count)
+system.mem_ctrl.avgPriority_cpu.data::samples     64807.00                       # Average QoS priority value for accepted requests (Count)
 system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
-system.mem_ctrl.priorityMaxLatency       0.002977496500                       # per QoS priority maximum request to response latency (Second)
+system.mem_ctrl.priorityMaxLatency       0.002731526500                       # per QoS priority maximum request to response latency (Second)
 system.mem_ctrl.numReadWriteTurnArounds          1797                       # Number of turnarounds from READ to WRITE (Count)
 system.mem_ctrl.numWriteReadTurnArounds          1797                       # Number of turnarounds from WRITE to READ (Count)
-system.mem_ctrl.numStayReadState               183607                       # Number of times bus staying in READ state (Count)
-system.mem_ctrl.numStayWriteState               30482                       # Number of times bus staying in WRITE state (Count)
-system.mem_ctrl.readReqs                        66420                       # Number of read requests accepted (Count)
+system.mem_ctrl.numStayReadState               180500                       # Number of times bus staying in READ state (Count)
+system.mem_ctrl.numStayWriteState               30493                       # Number of times bus staying in WRITE state (Count)
+system.mem_ctrl.readReqs                        65982                       # Number of read requests accepted (Count)
 system.mem_ctrl.writeReqs                       32294                       # Number of write requests accepted (Count)
-system.mem_ctrl.readBursts                      66420                       # Number of controller read bursts, including those serviced by the write queue (Count)
+system.mem_ctrl.readBursts                      65982                       # Number of controller read bursts, including those serviced by the write queue (Count)
 system.mem_ctrl.writeBursts                     32294                       # Number of controller write bursts, including those merged in the write queue (Count)
-system.mem_ctrl.servicedByWrQ                       1                       # Number of controller read bursts serviced by the write queue (Count)
+system.mem_ctrl.servicedByWrQ                       6                       # Number of controller read bursts serviced by the write queue (Count)
 system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
 system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
 system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
-system.mem_ctrl.avgWrQLen                       21.66                       # Average write queue length when enqueuing ((Count/Tick))
+system.mem_ctrl.avgWrQLen                       21.75                       # Average write queue length when enqueuing ((Count/Tick))
 system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
 system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
 system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
@@ -590,7 +590,7 @@
 system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
 system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
 system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
-system.mem_ctrl.readPktSize::6                  66420                       # Read request sizes (log2) (Count)
+system.mem_ctrl.readPktSize::6                  65982                       # Read request sizes (log2) (Count)
 system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
 system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
 system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
@@ -598,7 +598,7 @@
 system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
 system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
 system.mem_ctrl.writePktSize::6                 32294                       # Write request sizes (log2) (Count)
-system.mem_ctrl.rdQLenPdf::0                    66419                       # What read queue length does an incoming req see (Count)
+system.mem_ctrl.rdQLenPdf::0                    65976                       # What read queue length does an incoming req see (Count)
 system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
 system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
 system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
@@ -695,13 +695,13 @@
 system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
 system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
 system.mem_ctrl.rdPerTurnAround::samples         1797                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrl.rdPerTurnAround::mean       23.122426                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrl.rdPerTurnAround::gmean      18.901336                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrl.rdPerTurnAround::stdev      74.409618                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrl.rdPerTurnAround::0-127           1778     98.94%     98.94% # Reads before turning the bus around for writes (Count)
-system.mem_ctrl.rdPerTurnAround::128-255           11      0.61%     99.55% # Reads before turning the bus around for writes (Count)
-system.mem_ctrl.rdPerTurnAround::256-383            3      0.17%     99.72% # Reads before turning the bus around for writes (Count)
-system.mem_ctrl.rdPerTurnAround::384-511            3      0.17%     99.89% # Reads before turning the bus around for writes (Count)
+system.mem_ctrl.rdPerTurnAround::mean       21.506956                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrl.rdPerTurnAround::gmean      18.526109                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrl.rdPerTurnAround::stdev      71.288324                       # Reads before turning the bus around for writes (Count)
+system.mem_ctrl.rdPerTurnAround::0-127           1787     99.44%     99.44% # Reads before turning the bus around for writes (Count)
+system.mem_ctrl.rdPerTurnAround::128-255            6      0.33%     99.78% # Reads before turning the bus around for writes (Count)
+system.mem_ctrl.rdPerTurnAround::256-383            1      0.06%     99.83% # Reads before turning the bus around for writes (Count)
+system.mem_ctrl.rdPerTurnAround::384-511            1      0.06%     99.89% # Reads before turning the bus around for writes (Count)
 system.mem_ctrl.rdPerTurnAround::1152-1279            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
 system.mem_ctrl.rdPerTurnAround::2688-2815            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
 system.mem_ctrl.rdPerTurnAround::total           1797                       # Reads before turning the bus around for writes (Count)
@@ -712,189 +712,189 @@
 system.mem_ctrl.wrPerTurnAround::16                35      1.95%      1.95% # Writes before turning the bus around for reads (Count)
 system.mem_ctrl.wrPerTurnAround::18              1762     98.05%    100.00% # Writes before turning the bus around for reads (Count)
 system.mem_ctrl.wrPerTurnAround::total           1797                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue (Byte)
-system.mem_ctrl.bytesReadSys                  4250880                       # Total read bytes from the system interface side (Byte)
+system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue (Byte)
+system.mem_ctrl.bytesReadSys                  4222848                       # Total read bytes from the system interface side (Byte)
 system.mem_ctrl.bytesWrittenSys               2066816                       # Total written bytes from the system interface side (Byte)
-system.mem_ctrl.avgRdBWSys               58902966.33929541                       # Average system read bandwidth in Byte/s ((Byte/Second))
-system.mem_ctrl.avgWrBWSys               28639150.78231265                       # Average system write bandwidth in Byte/s ((Byte/Second))
-system.mem_ctrl.totGap                    72167368000                       # Total gap between requests (Tick)
-system.mem_ctrl.avgGap                      731075.31                       # Average gap between requests ((Tick/Count))
-system.mem_ctrl.requestorReadBytes::cpu.inst        75008                       # Per-requestor bytes read from memory (Byte)
-system.mem_ctrl.requestorReadBytes::cpu.data      4175808                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrl.avgRdBWSys               66511306.32891799                       # Average system read bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrl.avgWrBWSys               32553061.84392831                       # Average system write bandwidth in Byte/s ((Byte/Second))
+system.mem_ctrl.totGap                    63490558000                       # Total gap between requests (Tick)
+system.mem_ctrl.avgGap                      646043.37                       # Average gap between requests ((Tick/Count))
+system.mem_ctrl.requestorReadBytes::cpu.inst        74816                       # Per-requestor bytes read from memory (Byte)
+system.mem_ctrl.requestorReadBytes::cpu.data      4147648                       # Per-requestor bytes read from memory (Byte)
 system.mem_ctrl.requestorWriteBytes::writebacks      2065664                       # Per-requestor bytes write to memory (Byte)
-system.mem_ctrl.requestorReadRate::cpu.inst 1039359.779428699403                       # Per-requestor bytes read from memory rate ((Byte/Second))
-system.mem_ctrl.requestorReadRate::cpu.data 57862719.734116345644                       # Per-requestor bytes read from memory rate ((Byte/Second))
-system.mem_ctrl.requestorWriteRate::writebacks 28623187.918806061149                       # Per-requestor bytes write to memory rate ((Byte/Second))
-system.mem_ctrl.requestorReadAccesses::cpu.inst         1172                       # Per-requestor read serviced memory accesses (Count)
-system.mem_ctrl.requestorReadAccesses::cpu.data        65248                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrl.requestorReadRate::cpu.inst 1178377.695409431821                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrl.requestorReadRate::cpu.data 65326880.501624502242                       # Per-requestor bytes read from memory rate ((Byte/Second))
+system.mem_ctrl.requestorWriteRate::writebacks 32534917.448276150972                       # Per-requestor bytes write to memory rate ((Byte/Second))
+system.mem_ctrl.requestorReadAccesses::cpu.inst         1169                       # Per-requestor read serviced memory accesses (Count)
+system.mem_ctrl.requestorReadAccesses::cpu.data        64813                       # Per-requestor read serviced memory accesses (Count)
 system.mem_ctrl.requestorWriteAccesses::writebacks        32294                       # Per-requestor write serviced memory accesses (Count)
-system.mem_ctrl.requestorReadTotalLat::cpu.inst     31189750                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrl.requestorReadTotalLat::cpu.data   2732287750                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrl.requestorWriteTotalLat::writebacks 999597184250                       # Per-requestor write total memory access latency (Tick)
-system.mem_ctrl.requestorReadAvgLat::cpu.inst     26612.41                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrl.requestorReadAvgLat::cpu.data     41875.43                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrl.requestorWriteAvgLat::writebacks  30953031.04                       # Per-requestor write average memory access latency ((Tick/Count))
-system.mem_ctrl.dram.bytesRead::cpu.inst        75008                       # Number of bytes read from this memory (Byte)
-system.mem_ctrl.dram.bytesRead::cpu.data      4175872                       # Number of bytes read from this memory (Byte)
-system.mem_ctrl.dram.bytesRead::total         4250880                       # Number of bytes read from this memory (Byte)
-system.mem_ctrl.dram.bytesInstRead::cpu.inst        75008                       # Number of instructions bytes read from this memory (Byte)
-system.mem_ctrl.dram.bytesInstRead::total        75008                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrl.requestorReadTotalLat::cpu.inst     30571250                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrl.requestorReadTotalLat::cpu.data   2133987750                       # Per-requestor read total memory access latency (Tick)
+system.mem_ctrl.requestorWriteTotalLat::writebacks 906257062500                       # Per-requestor write total memory access latency (Tick)
+system.mem_ctrl.requestorReadAvgLat::cpu.inst     26151.63                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrl.requestorReadAvgLat::cpu.data     32925.30                       # Per-requestor read average memory access latency ((Tick/Count))
+system.mem_ctrl.requestorWriteAvgLat::writebacks  28062707.08                       # Per-requestor write average memory access latency ((Tick/Count))
+system.mem_ctrl.dram.bytesRead::cpu.inst        74816                       # Number of bytes read from this memory (Byte)
+system.mem_ctrl.dram.bytesRead::cpu.data      4148032                       # Number of bytes read from this memory (Byte)
+system.mem_ctrl.dram.bytesRead::total         4222848                       # Number of bytes read from this memory (Byte)
+system.mem_ctrl.dram.bytesInstRead::cpu.inst        74816                       # Number of instructions bytes read from this memory (Byte)
+system.mem_ctrl.dram.bytesInstRead::total        74816                       # Number of instructions bytes read from this memory (Byte)
 system.mem_ctrl.dram.bytesWritten::writebacks      2066816                       # Number of bytes written to this memory (Byte)
 system.mem_ctrl.dram.bytesWritten::total      2066816                       # Number of bytes written to this memory (Byte)
-system.mem_ctrl.dram.numReads::cpu.inst          1172                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrl.dram.numReads::cpu.data         65248                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrl.dram.numReads::total            66420                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrl.dram.numReads::cpu.inst          1169                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrl.dram.numReads::cpu.data         64813                       # Number of read requests responded to by this memory (Count)
+system.mem_ctrl.dram.numReads::total            65982                       # Number of read requests responded to by this memory (Count)
 system.mem_ctrl.dram.numWrites::writebacks        32294                       # Number of write requests responded to by this memory (Count)
 system.mem_ctrl.dram.numWrites::total           32294                       # Number of write requests responded to by this memory (Count)
-system.mem_ctrl.dram.bwRead::cpu.inst         1039360                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwRead::cpu.data        57863607                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwRead::total           58902966                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwInstRead::cpu.inst      1039360                       # Instruction read bandwidth from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwInstRead::total        1039360                       # Instruction read bandwidth from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwWrite::writebacks     28639151                       # Write bandwidth from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwWrite::total          28639151                       # Write bandwidth from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwTotal::writebacks     28639151                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwTotal::cpu.inst        1039360                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwTotal::cpu.data       57863607                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrl.dram.bwTotal::total          87542117                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrl.dram.readBursts                 66419                       # Number of DRAM read bursts (Count)
+system.mem_ctrl.dram.bwRead::cpu.inst         1178378                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwRead::cpu.data        65332929                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwRead::total           66511306                       # Total read bandwidth from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwInstRead::cpu.inst      1178378                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwInstRead::total        1178378                       # Instruction read bandwidth from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwWrite::writebacks     32553062                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwWrite::total          32553062                       # Write bandwidth from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwTotal::writebacks     32553062                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwTotal::cpu.inst        1178378                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwTotal::cpu.data       65332929                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrl.dram.bwTotal::total          99064368                       # Total bandwidth to/from this memory ((Byte/Second))
+system.mem_ctrl.dram.readBursts                 65976                       # Number of DRAM read bursts (Count)
 system.mem_ctrl.dram.writeBursts                32276                       # Number of DRAM write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::0          4276                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::1          4343                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::2          4022                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::3          4118                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::4          4048                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::5          4050                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::6          4005                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::7          4014                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::8          4048                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::9          4117                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::10         4053                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::11         4202                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::12         4297                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::13         4306                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::14         4353                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankRdBursts::15         4167                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::0          2045                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::1          2077                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::0          4249                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::1          4323                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::2          4000                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::3          4095                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::4          4019                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::5          4022                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::6          3978                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::7          3989                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::8          4034                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::9          4078                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::10         3993                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::11         4172                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::12         4270                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::13         4281                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::14         4325                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankRdBursts::15         4148                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::0          2046                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::1          2078                       # Per bank write bursts (Count)
 system.mem_ctrl.dram.perBankWrBursts::2          1947                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::3          1943                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::4          1945                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::3          1946                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::4          1946                       # Per bank write bursts (Count)
 system.mem_ctrl.dram.perBankWrBursts::5          1950                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::6          1959                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::6          1958                       # Per bank write bursts (Count)
 system.mem_ctrl.dram.perBankWrBursts::7          1946                       # Per bank write bursts (Count)
 system.mem_ctrl.dram.perBankWrBursts::8          2014                       # Per bank write bursts (Count)
 system.mem_ctrl.dram.perBankWrBursts::9          2002                       # Per bank write bursts (Count)
 system.mem_ctrl.dram.perBankWrBursts::10         1946                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::11         2048                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::12         2127                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::13         2102                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::14         2162                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.perBankWrBursts::15         2063                       # Per bank write bursts (Count)
-system.mem_ctrl.dram.totQLat               1518121250                       # Total ticks spent queuing (Tick)
-system.mem_ctrl.dram.totBusLat              332095000                       # Total ticks spent in databus transfers (Tick)
-system.mem_ctrl.dram.totMemAccLat          2763477500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
-system.mem_ctrl.dram.avgQLat                 22856.73                       # Average queueing delay per DRAM burst ((Tick/Count))
+system.mem_ctrl.dram.perBankWrBursts::11         2051                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::12         2129                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::13         2105                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::14         2147                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.perBankWrBursts::15         2065                       # Per bank write bursts (Count)
+system.mem_ctrl.dram.totQLat                927509000                       # Total ticks spent queuing (Tick)
+system.mem_ctrl.dram.totBusLat              329880000                       # Total ticks spent in databus transfers (Tick)
+system.mem_ctrl.dram.totMemAccLat          2164559000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+system.mem_ctrl.dram.avgQLat                 14058.28                       # Average queueing delay per DRAM burst ((Tick/Count))
 system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
-system.mem_ctrl.dram.avgMemAccLat            41606.73                       # Average memory access latency per DRAM burst ((Tick/Count))
-system.mem_ctrl.dram.readRowHits                29139                       # Number of row buffer hits during reads (Count)
-system.mem_ctrl.dram.writeRowHits               27551                       # Number of row buffer hits during writes (Count)
-system.mem_ctrl.dram.readRowHitRate             43.87                       # Row buffer hit rate for reads (Ratio)
-system.mem_ctrl.dram.writeRowHitRate            85.36                       # Row buffer hit rate for writes (Ratio)
-system.mem_ctrl.dram.bytesPerActivate::samples        41999                       # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::mean   150.351770                       # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::gmean    96.980489                       # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::stdev   204.483963                       # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::0-127        30727     73.16%     73.16% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::128-255         4248     10.11%     83.28% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::256-383         1590      3.79%     87.06% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::384-511         3688      8.78%     95.84% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::512-639          115      0.27%     96.12% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::640-767           91      0.22%     96.33% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::768-895           72      0.17%     96.50% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::896-1023           94      0.22%     96.73% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::1024-1151         1374      3.27%    100.00% # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesPerActivate::total        41999                       # Bytes accessed per row activation (Byte)
-system.mem_ctrl.dram.bytesRead                4250816                       # Total bytes read (Byte)
+system.mem_ctrl.dram.avgMemAccLat            32808.28                       # Average memory access latency per DRAM burst ((Tick/Count))
+system.mem_ctrl.dram.readRowHits                55121                       # Number of row buffer hits during reads (Count)
+system.mem_ctrl.dram.writeRowHits               28345                       # Number of row buffer hits during writes (Count)
+system.mem_ctrl.dram.readRowHitRate             83.55                       # Row buffer hit rate for reads (Ratio)
+system.mem_ctrl.dram.writeRowHitRate            87.82                       # Row buffer hit rate for writes (Ratio)
+system.mem_ctrl.dram.bytesPerActivate::samples        14782                       # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::mean   425.351914                       # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::gmean   330.689563                       # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::stdev   271.103030                       # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::0-127         1072      7.25%      7.25% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::128-255         3350     22.66%     29.91% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::256-383         1319      8.92%     38.84% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::384-511         3756     25.41%     64.25% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::512-639         3477     23.52%     87.77% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::640-767          105      0.71%     88.48% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::768-895          100      0.68%     89.16% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::896-1023          119      0.81%     89.96% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::1024-1151         1484     10.04%    100.00% # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesPerActivate::total        14782                       # Bytes accessed per row activation (Byte)
+system.mem_ctrl.dram.bytesRead                4222464                       # Total bytes read (Byte)
 system.mem_ctrl.dram.bytesWritten             2065664                       # Total bytes written (Byte)
-system.mem_ctrl.dram.avgRdBW                58.902080                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
-system.mem_ctrl.dram.avgWrBW                28.623188                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrl.dram.avgRdBW                66.505258                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+system.mem_ctrl.dram.avgWrBW                32.534917                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
 system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
-system.mem_ctrl.dram.busUtil                     0.68                       # Data bus utilization in percentage (Ratio)
-system.mem_ctrl.dram.busUtilRead                 0.46                       # Data bus utilization in percentage for reads (Ratio)
-system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
-system.mem_ctrl.dram.pageHitRate                57.44                       # Row buffer hit rate, read and write combined (Ratio)
-system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
-system.mem_ctrl.dram.rank0.actEnergy        148554840                       # Energy for activate commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank0.preEnergy         78951180                       # Energy for precharge commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank0.readEnergy       234734640                       # Energy for read commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank0.writeEnergy       82538640                       # Energy for write commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank0.refreshEnergy 5696483520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank0.actBackEnergy  13550493150                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank0.preBackEnergy  16301379840                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrl.dram.busUtil                     0.77                       # Data bus utilization in percentage (Ratio)
+system.mem_ctrl.dram.busUtilRead                 0.52                       # Data bus utilization in percentage for reads (Ratio)
+system.mem_ctrl.dram.busUtilWrite                0.25                       # Data bus utilization in percentage for writes (Ratio)
+system.mem_ctrl.dram.pageHitRate                84.95                       # Row buffer hit rate, read and write combined (Ratio)
+system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
+system.mem_ctrl.dram.rank0.actEnergy         52250520                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank0.preEnergy         27768015                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank0.readEnergy       233299500                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank0.writeEnergy       82564740                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank0.refreshEnergy 5011774560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank0.actBackEnergy  14787076800                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank0.preBackEnergy  11928145920                       # Energy for precharge background per rank (pJ) (Joule)
 system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
 system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
 system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank0.totalEnergy    36093135810                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank0.averagePower    500.130035                       # Core power per rank (mW) (Watt)
+system.mem_ctrl.dram.rank0.totalEnergy    32122880055                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank0.averagePower    505.946393                       # Core power per rank (mW) (Watt)
 system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  42246465750                       # Time in different power states (Tick)
-system.mem_ctrl.dram.rank0.pwrStateTime::REF   2409680000                       # Time in different power states (Tick)
+system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  30868247250                       # Time in different power states (Tick)
+system.mem_ctrl.dram.rank0.pwrStateTime::REF   2120040000                       # Time in different power states (Tick)
 system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
 system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrl.dram.rank0.pwrStateTime::ACT  27511357250                       # Time in different power states (Tick)
+system.mem_ctrl.dram.rank0.pwrStateTime::ACT  30502391750                       # Time in different power states (Tick)
 system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrl.dram.rank1.actEnergy        151360860                       # Energy for activate commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank1.preEnergy         80435025                       # Energy for precharge commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank1.readEnergy       239497020                       # Energy for read commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank1.writeEnergy       85942080                       # Energy for write commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank1.refreshEnergy 5696483520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank1.actBackEnergy  13872579630                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank1.preBackEnergy  16030149120                       # Energy for precharge background per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank1.actEnergy         53321520                       # Energy for activate commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank1.preEnergy         28329675                       # Energy for precharge commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank1.readEnergy       237769140                       # Energy for read commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank1.writeEnergy       85915980                       # Energy for write commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank1.refreshEnergy 5011774560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank1.actBackEnergy  15123927990                       # Energy for active background per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank1.preBackEnergy  11644481760                       # Energy for precharge background per rank (pJ) (Joule)
 system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
 system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
 system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank1.totalEnergy    36156447255                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrl.dram.rank1.averagePower    501.007320                       # Core power per rank (mW) (Watt)
+system.mem_ctrl.dram.rank1.totalEnergy    32185520625                       # Total energy per rank (pJ) (Joule)
+system.mem_ctrl.dram.rank1.averagePower    506.933004                       # Core power per rank (mW) (Watt)
 system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  41537846750                       # Time in different power states (Tick)
-system.mem_ctrl.dram.rank1.pwrStateTime::REF   2409680000                       # Time in different power states (Tick)
+system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  30127426000                       # Time in different power states (Tick)
+system.mem_ctrl.dram.rank1.pwrStateTime::REF   2120040000                       # Time in different power states (Tick)
 system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
 system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrl.dram.rank1.pwrStateTime::ACT  28219976250                       # Time in different power states (Tick)
+system.mem_ctrl.dram.rank1.pwrStateTime::ACT  31243213000                       # Time in different power states (Tick)
 system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
-system.membus.transDist::ReadResp               34648                       # Transaction distribution (Count)
+system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.transDist::ReadResp               34214                       # Transaction distribution (Count)
 system.membus.transDist::WritebackDirty         32294                       # Transaction distribution (Count)
-system.membus.transDist::CleanEvict             29871                       # Transaction distribution (Count)
-system.membus.transDist::ReadExReq              31772                       # Transaction distribution (Count)
-system.membus.transDist::ReadExResp             31772                       # Transaction distribution (Count)
-system.membus.transDist::ReadSharedReq          34648                       # Transaction distribution (Count)
-system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       195005                       # Packet count per connected requestor and responder (Count)
-system.membus.pktCount_system.l2cache.mem_side_port::total       195005                       # Packet count per connected requestor and responder (Count)
-system.membus.pktCount::total                  195005                       # Packet count per connected requestor and responder (Count)
-system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      6317696                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.pktSize_system.l2cache.mem_side_port::total      6317696                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.pktSize::total                  6317696                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.transDist::CleanEvict             29437                       # Transaction distribution (Count)
+system.membus.transDist::ReadExReq              31768                       # Transaction distribution (Count)
+system.membus.transDist::ReadExResp             31768                       # Transaction distribution (Count)
+system.membus.transDist::ReadSharedReq          34214                       # Transaction distribution (Count)
+system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       193695                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount_system.l2cache.mem_side_port::total       193695                       # Packet count per connected requestor and responder (Count)
+system.membus.pktCount::total                  193695                       # Packet count per connected requestor and responder (Count)
+system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      6289664                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize_system.l2cache.mem_side_port::total      6289664                       # Cumulative packet size per connected requestor and responder (Byte)
+system.membus.pktSize::total                  6289664                       # Cumulative packet size per connected requestor and responder (Byte)
 system.membus.snoops                                0                       # Total snoops (Count)
 system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
-system.membus.snoopFanout::samples              66420                       # Request fanout histogram (Count)
+system.membus.snoopFanout::samples              65982                       # Request fanout histogram (Count)
 system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
 system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
 system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::0                    66420    100.00%    100.00% # Request fanout histogram (Count)
+system.membus.snoopFanout::0                    65982    100.00%    100.00% # Request fanout histogram (Count)
 system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
 system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
 system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
 system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::total                66420                       # Request fanout histogram (Count)
-system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  72167503000                       # Cumulative time (in ticks) in various power states (Tick)
-system.membus.reqLayer2.occupancy           257761000                       # Layer occupancy (ticks) (Tick)
+system.membus.snoopFanout::total                65982                       # Request fanout histogram (Count)
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63490679000                       # Cumulative time (in ticks) in various power states (Tick)
+system.membus.reqLayer2.occupancy           256889000                       # Layer occupancy (ticks) (Tick)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
-system.membus.respLayer0.occupancy          359250500                       # Layer occupancy (ticks) (Tick)
+system.membus.respLayer0.occupancy          348842000                       # Layer occupancy (ticks) (Tick)
 system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
-system.membus.snoop_filter.totRequests         128585                       # Total number of requests made to the snoop filter. (Count)
-system.membus.snoop_filter.hitSingleRequests        62165                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
+system.membus.snoop_filter.totRequests         127713                       # Total number of requests made to the snoop filter. (Count)
+system.membus.snoop_filter.hitSingleRequests        61731                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
 system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
 system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
 system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
