var searchData=
[
  ['dac_1816',['DAC',['../group__Peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e',1,'stm32f4xx.h']]],
  ['dac_5fbase_1817',['DAC_BASE',['../group__Peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fboff1_1818',['DAC_CR_BOFF1',['../group__Peripheral__Registers__Bits__Definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fboff2_1819',['DAC_CR_BOFF2',['../group__Peripheral__Registers__Bits__Definition.html#gadd6f660a5f15262beca06b9098a559e9',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaen1_1820',['DAC_CR_DMAEN1',['../group__Peripheral__Registers__Bits__Definition.html#ga995c19d8c8de9ee09057ec6151154e17',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaen2_1821',['DAC_CR_DMAEN2',['../group__Peripheral__Registers__Bits__Definition.html#ga6f905c2ac89f976df6c4beffdde58b53',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fen1_1822',['DAC_CR_EN1',['../group__Peripheral__Registers__Bits__Definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fen2_1823',['DAC_CR_EN2',['../group__Peripheral__Registers__Bits__Definition.html#gaa65db2420e02fc6813842f57134d898f',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_1824',['DAC_CR_MAMP1',['../group__Peripheral__Registers__Bits__Definition.html#ga3bcf611b2f0b975513325895bf16e085',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f0_1825',['DAC_CR_MAMP1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f1_1826',['DAC_CR_MAMP1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga6cc15817842cb7992d449c448684f68d',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f2_1827',['DAC_CR_MAMP1_2',['../group__Peripheral__Registers__Bits__Definition.html#ga0fefef1d798a2685b03e44bd9fdac06b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f3_1828',['DAC_CR_MAMP1_3',['../group__Peripheral__Registers__Bits__Definition.html#gafdc83b4feb742c632ba66f55d102432b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_1829',['DAC_CR_MAMP2',['../group__Peripheral__Registers__Bits__Definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f0_1830',['DAC_CR_MAMP2_0',['../group__Peripheral__Registers__Bits__Definition.html#gae8d952192721dbdcea8d707d43096454',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f1_1831',['DAC_CR_MAMP2_1',['../group__Peripheral__Registers__Bits__Definition.html#ga860032e8196838cd36a655c1749139d6',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f2_1832',['DAC_CR_MAMP2_2',['../group__Peripheral__Registers__Bits__Definition.html#ga2147ffa3282e9ff22475e5d6040f269e',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f3_1833',['DAC_CR_MAMP2_3',['../group__Peripheral__Registers__Bits__Definition.html#gaa0fe77a2029873111cbe723a5cba9c57',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ften1_1834',['DAC_CR_TEN1',['../group__Peripheral__Registers__Bits__Definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ften2_1835',['DAC_CR_TEN2',['../group__Peripheral__Registers__Bits__Definition.html#gab8fc527f6ddb787123da09d2085b772f',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_1836',['DAC_CR_TSEL1',['../group__Peripheral__Registers__Bits__Definition.html#gaf951c1a57a1a19e356df57d908f09c6c',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f0_1837',['DAC_CR_TSEL1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga8dfa13ec123c583136e24b7890add45b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f1_1838',['DAC_CR_TSEL1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga265e32c4fc43310acdf3ebea01376766',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f2_1839',['DAC_CR_TSEL1_2',['../group__Peripheral__Registers__Bits__Definition.html#gaa625d7638422e90a616ac93edd4bf408',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_1840',['DAC_CR_TSEL2',['../group__Peripheral__Registers__Bits__Definition.html#ga73b4d0ccff78f7c3862903e7b0e66302',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f0_1841',['DAC_CR_TSEL2_0',['../group__Peripheral__Registers__Bits__Definition.html#ga9753b87f31e7106ecf77b2f01a99b237',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f1_1842',['DAC_CR_TSEL2_1',['../group__Peripheral__Registers__Bits__Definition.html#gac79323a6c81bfa5c8239b23cd3db737a',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f2_1843',['DAC_CR_TSEL2_2',['../group__Peripheral__Registers__Bits__Definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_1844',['DAC_CR_WAVE1',['../group__Peripheral__Registers__Bits__Definition.html#ga90491f31219d07175629eecdcdc9271e',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_5f0_1845',['DAC_CR_WAVE1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga0871e6466e3a7378103c431832ae525a',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_5f1_1846',['DAC_CR_WAVE1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_1847',['DAC_CR_WAVE2',['../group__Peripheral__Registers__Bits__Definition.html#gacf24e48cf288db4a4643057dd09e3a7b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_5f0_1848',['DAC_CR_WAVE2_0',['../group__Peripheral__Registers__Bits__Definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_5f1_1849',['DAC_CR_WAVE2_1',['../group__Peripheral__Registers__Bits__Definition.html#ga4798bf254010b442b4ac4288c2f1b65f',1,'stm32f4xx.h']]],
  ['dac_5fdhr12l1_5fdacc1dhr_1850',['DAC_DHR12L1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga0d34667f8f4b753689c8c936c28471c5',1,'stm32f4xx.h']]],
  ['dac_5fdhr12l2_5fdacc2dhr_1851',['DAC_DHR12L2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga0f66bd794202221e1a55547673b7abab',1,'stm32f4xx.h']]],
  ['dac_5fdhr12ld_5fdacc1dhr_1852',['DAC_DHR12LD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga203db656bfef6fedee17b99fb77b1bdd',1,'stm32f4xx.h']]],
  ['dac_5fdhr12ld_5fdacc2dhr_1853',['DAC_DHR12LD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga8421d613b182aab8d6c58592bcda6c17',1,'stm32f4xx.h']]],
  ['dac_5fdhr12r1_5fdacc1dhr_1854',['DAC_DHR12R1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d',1,'stm32f4xx.h']]],
  ['dac_5fdhr12r2_5fdacc2dhr_1855',['DAC_DHR12R2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga7506e369b37d55826042b540b10e44c7',1,'stm32f4xx.h']]],
  ['dac_5fdhr12rd_5fdacc1dhr_1856',['DAC_DHR12RD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#gaca45719f3d365c9495bdcf6364ae59f8',1,'stm32f4xx.h']]],
  ['dac_5fdhr12rd_5fdacc2dhr_1857',['DAC_DHR12RD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga3edd68db1697af93027e05f6b764c540',1,'stm32f4xx.h']]],
  ['dac_5fdhr8r1_5fdacc1dhr_1858',['DAC_DHR8R1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#gae1fc9f022fe4a08f67c51646177b26cb',1,'stm32f4xx.h']]],
  ['dac_5fdhr8r2_5fdacc2dhr_1859',['DAC_DHR8R2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga7da94dc053e6637efb9ccb57b7ae481c',1,'stm32f4xx.h']]],
  ['dac_5fdhr8rd_5fdacc1dhr_1860',['DAC_DHR8RD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga9aee01ad181fa5b541864ed62907d70d',1,'stm32f4xx.h']]],
  ['dac_5fdhr8rd_5fdacc2dhr_1861',['DAC_DHR8RD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#gae31631eaac76ebecb059918c351ef3c9',1,'stm32f4xx.h']]],
  ['dac_5fdor1_5fdacc1dor_1862',['DAC_DOR1_DACC1DOR',['../group__Peripheral__Registers__Bits__Definition.html#ga5b4192938e039dc25a7df8fcc5f3932a',1,'stm32f4xx.h']]],
  ['dac_5fdor2_5fdacc2dor_1863',['DAC_DOR2_DACC2DOR',['../group__Peripheral__Registers__Bits__Definition.html#gacaaa39c1e82279918918b072fd56db04',1,'stm32f4xx.h']]],
  ['dac_5fsr_5fdmaudr1_1864',['DAC_SR_DMAUDR1',['../group__Peripheral__Registers__Bits__Definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0',1,'stm32f4xx.h']]],
  ['dac_5fsr_5fdmaudr2_1865',['DAC_SR_DMAUDR2',['../group__Peripheral__Registers__Bits__Definition.html#gaf16e48ab85d9261c5b599c56b14aea5d',1,'stm32f4xx.h']]],
  ['dac_5fswtrigr_5fswtrig1_1866',['DAC_SWTRIGR_SWTRIG1',['../group__Peripheral__Registers__Bits__Definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd',1,'stm32f4xx.h']]],
  ['dac_5fswtrigr_5fswtrig2_1867',['DAC_SWTRIGR_SWTRIG2',['../group__Peripheral__Registers__Bits__Definition.html#gaf0e53585b505d21f5c457476bd5a18f8',1,'stm32f4xx.h']]],
  ['dac_5ftypedef_1868',['DAC_TypeDef',['../structDAC__TypeDef.html',1,'']]],
  ['data_20counter_20functions_1869',['Data Counter functions',['../group__DMA__Group2.html',1,'']]],
  ['dbgmcu_1870',['DBGMCU',['../group__Peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fcan1_5fstop_1871',['DBGMCU_APB1_FZ_DBG_CAN1_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga1b404dcea4857bccabbb03d6cce6be8c',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fcan2_5fstop_1872',['DBGMCU_APB1_FZ_DBG_CAN2_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaadc3889d6b84d143c98ecbfd873a9a1a',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c1_5fsmbus_5ftimeout_1873',['DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT',['../group__Peripheral__Registers__Bits__Definition.html#gae83fb5d62c6e6fa1c2fd06084528404e',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c2_5fsmbus_5ftimeout_1874',['DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT',['../group__Peripheral__Registers__Bits__Definition.html#ga8f6320aba695f6c3f97608e478533e96',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fi2c3_5fsmbus_5ftimeout_1875',['DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT',['../group__Peripheral__Registers__Bits__Definition.html#ga7f7e5c708387aa1ddae35b892811b4e9',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fiwdeg_5fstop_1876',['DBGMCU_APB1_FZ_DBG_IWDEG_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gabe48f858edb831fbcb8769421df7d8e9',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fiwdg_5fstop_1877',['DBGMCU_APB1_FZ_DBG_IWDG_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5frtc_5fstop_1878',['DBGMCU_APB1_FZ_DBG_RTC_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga1e20246d389229ff46006b405bb56b1d',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim10_5fstop_1879',['DBGMCU_APB1_FZ_DBG_TIM10_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaab5804342d2ec492c99bcd1287bd09c4',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim11_5fstop_1880',['DBGMCU_APB1_FZ_DBG_TIM11_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaf450001985d6dd008bd5753580f06007',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim12_5fstop_1881',['DBGMCU_APB1_FZ_DBG_TIM12_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga7ca0e04ad8c94e5b7fe29d8b9c20ebff',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim13_5fstop_1882',['DBGMCU_APB1_FZ_DBG_TIM13_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga68ef63b3c086ede54396596798553299',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim14_5fstop_1883',['DBGMCU_APB1_FZ_DBG_TIM14_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gafd3acb3e632c74e326da7016073c7871',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim1_5fstop_1884',['DBGMCU_APB1_FZ_DBG_TIM1_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaf6c8373d4015b8c829bb1fb0d4408901',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim2_5fstop_1885',['DBGMCU_APB1_FZ_DBG_TIM2_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaae3c5b87084934a18748f5ec168f5aef',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim3_5fstop_1886',['DBGMCU_APB1_FZ_DBG_TIM3_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga2fea6834f4ef9fc6b403cd079a001cec',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim4_5fstop_1887',['DBGMCU_APB1_FZ_DBG_TIM4_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga7ac65bf9342bb8acbcb25938e93abc45',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim5_5fstop_1888',['DBGMCU_APB1_FZ_DBG_TIM5_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim6_5fstop_1889',['DBGMCU_APB1_FZ_DBG_TIM6_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gadea6a1e90739bcf1d0723a0566c66de7',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim7_5fstop_1890',['DBGMCU_APB1_FZ_DBG_TIM7_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gafdade78c3d28a668f9826d0b72e5844b',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim8_5fstop_1891',['DBGMCU_APB1_FZ_DBG_TIM8_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gafc43d2269e5091f7c257c42f0326ef71',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5ftim9_5fstop_1892',['DBGMCU_APB1_FZ_DBG_TIM9_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gadefdf86a77ca00a08696ad867886bdea',1,'stm32f4xx.h']]],
  ['dbgmcu_5fapb1_5ffz_5fdbg_5fwwdg_5fstop_1893',['DBGMCU_APB1_FZ_DBG_WWDG_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga8a49d5e849185d09ee6c7594512ffe88',1,'stm32f4xx.h']]],
  ['dbgmcu_5fbase_1894',['DBGMCU_BASE',['../group__Peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fsleep_1895',['DBGMCU_CR_DBG_SLEEP',['../group__Peripheral__Registers__Bits__Definition.html#ga037c80fe1d7308cee68245715ef6cd9a',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstandby_1896',['DBGMCU_CR_DBG_STANDBY',['../group__Peripheral__Registers__Bits__Definition.html#ga107a9396d63c892a8e614897c9d0b132',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5fdbg_5fstop_1897',['DBGMCU_CR_DBG_STOP',['../group__Peripheral__Registers__Bits__Definition.html#gaf511f21a8de5b0b66c862915eee8bf75',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fioen_1898',['DBGMCU_CR_TRACE_IOEN',['../group__Peripheral__Registers__Bits__Definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_1899',['DBGMCU_CR_TRACE_MODE',['../group__Peripheral__Registers__Bits__Definition.html#gaa1395189e10bdbc37bce9ea480e22d10',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f0_1900',['DBGMCU_CR_TRACE_MODE_0',['../group__Peripheral__Registers__Bits__Definition.html#ga2d41a4027853783633d929a43f8d6d85',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f1_1901',['DBGMCU_CR_TRACE_MODE_1',['../group__Peripheral__Registers__Bits__Definition.html#ga7ba3a830051b53d43d850768242c503e',1,'stm32f4xx.h']]],
  ['dbgmcu_5fidcode_5fdev_5fid_1902',['DBGMCU_IDCODE_DEV_ID',['../group__Peripheral__Registers__Bits__Definition.html#gafd961fcddc40341a817a9ec85b7c80ac',1,'stm32f4xx.h']]],
  ['dbgmcu_5fidcode_5frev_5fid_1903',['DBGMCU_IDCODE_REV_ID',['../group__Peripheral__Registers__Bits__Definition.html#ga887eb26364a8693355024ca203323165',1,'stm32f4xx.h']]],
  ['dbgmcu_5ftypedef_1904',['DBGMCU_TypeDef',['../structDBGMCU__TypeDef.html',1,'']]],
  ['dcmi_1905',['DCMI',['../group__Peripheral__declaration.html#ga049d9f61cb078d642e68f3c22bb6d90c',1,'stm32f4xx.h']]],
  ['dcmi_5fbase_1906',['DCMI_BASE',['../group__Peripheral__memory__map.html#ga55b794507e021135486de57129a2505c',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fcapture_1907',['DCMI_CR_CAPTURE',['../group__Peripheral__Registers__Bits__Definition.html#ga7f8b54f16f7e17b3da807b6dae1d649e',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fcm_1908',['DCMI_CR_CM',['../group__Peripheral__Registers__Bits__Definition.html#ga47bacab13c750dc0ecc9aaf935d1f435',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fcre_1909',['DCMI_CR_CRE',['../group__Peripheral__Registers__Bits__Definition.html#ga79e4190a772dc07958573a110106db69',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fcrop_1910',['DCMI_CR_CROP',['../group__Peripheral__Registers__Bits__Definition.html#ga5bb929e7d3b4ea62e80ba66c7bc5c216',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fedm_5f0_1911',['DCMI_CR_EDM_0',['../group__Peripheral__Registers__Bits__Definition.html#ga9efa61252be662ff473d14156f09d32c',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fedm_5f1_1912',['DCMI_CR_EDM_1',['../group__Peripheral__Registers__Bits__Definition.html#ga884b51a3e5bf0d615944f46b1751a97c',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fenable_1913',['DCMI_CR_ENABLE',['../group__Peripheral__Registers__Bits__Definition.html#ga1fa2461ca2f0629c2ddd77fea94bbd06',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fess_1914',['DCMI_CR_ESS',['../group__Peripheral__Registers__Bits__Definition.html#ga46851e2b6011a84ecdfc5218a855ad78',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5ffcrc_5f0_1915',['DCMI_CR_FCRC_0',['../group__Peripheral__Registers__Bits__Definition.html#ga13263970b396f75e00278ff7b78b313d',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5ffcrc_5f1_1916',['DCMI_CR_FCRC_1',['../group__Peripheral__Registers__Bits__Definition.html#ga1658bed43e7d0c3579151498104d5747',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fhspol_1917',['DCMI_CR_HSPOL',['../group__Peripheral__Registers__Bits__Definition.html#gac2042d3da2719b7c9c6708e0566e46c5',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fjpeg_1918',['DCMI_CR_JPEG',['../group__Peripheral__Registers__Bits__Definition.html#gafd10a1f9c5a588f468e550bb56051b03',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fpckpol_1919',['DCMI_CR_PCKPOL',['../group__Peripheral__Registers__Bits__Definition.html#ga00769f93cbcc2693c8fd42f0e8aa31ad',1,'stm32f4xx.h']]],
  ['dcmi_5fcr_5fvspol_1920',['DCMI_CR_VSPOL',['../group__Peripheral__Registers__Bits__Definition.html#ga497c7c4bf6fcc842ffc45eedc876ffdb',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5ferr_5fisc_1921',['DCMI_ICR_ERR_ISC',['../group__Peripheral__Registers__Bits__Definition.html#ga8da69cdd9d4f4c280279fa05fdf235bc',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5fframe_5fisc_1922',['DCMI_ICR_FRAME_ISC',['../group__Peripheral__Registers__Bits__Definition.html#ga7ce2decf4166be0a5376ea2810403030',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5fline_5fisc_1923',['DCMI_ICR_LINE_ISC',['../group__Peripheral__Registers__Bits__Definition.html#gae64182a042ceb8275c54819458b1ca9c',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5fovf_5fisc_1924',['DCMI_ICR_OVF_ISC',['../group__Peripheral__Registers__Bits__Definition.html#ga0318fb46a8594834640d08a9ae06f79e',1,'stm32f4xx.h']]],
  ['dcmi_5ficr_5fvsync_5fisc_1925',['DCMI_ICR_VSYNC_ISC',['../group__Peripheral__Registers__Bits__Definition.html#gaedd101bdda4f13c30d7af5a85156a047',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5ferr_5fie_1926',['DCMI_IER_ERR_IE',['../group__Peripheral__Registers__Bits__Definition.html#gacc9d64d6edc4e8ff9452db0065c12831',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5fframe_5fie_1927',['DCMI_IER_FRAME_IE',['../group__Peripheral__Registers__Bits__Definition.html#ga78d30c219bf7b5ebe0f8ee74cbdae61d',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5fline_5fie_1928',['DCMI_IER_LINE_IE',['../group__Peripheral__Registers__Bits__Definition.html#ga4a06c700c5e779551834862a2d14612e',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5fovf_5fie_1929',['DCMI_IER_OVF_IE',['../group__Peripheral__Registers__Bits__Definition.html#ga4f313352a86f6b09726e63f89e161187',1,'stm32f4xx.h']]],
  ['dcmi_5fier_5fvsync_5fie_1930',['DCMI_IER_VSYNC_IE',['../group__Peripheral__Registers__Bits__Definition.html#gad2f335c69d18e49ffb5314e85ac1f4fc',1,'stm32f4xx.h']]],
  ['dcmi_5firqn_1931',['DCMI_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5ferr_5fmis_1932',['DCMI_MISR_ERR_MIS',['../group__Peripheral__Registers__Bits__Definition.html#ga117dd3b10b1c7a03016fce867a6a8281',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5fframe_5fmis_1933',['DCMI_MISR_FRAME_MIS',['../group__Peripheral__Registers__Bits__Definition.html#ga73b7d7359389df61668089920ed5b28e',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5fline_5fmis_1934',['DCMI_MISR_LINE_MIS',['../group__Peripheral__Registers__Bits__Definition.html#ga77aad6389ea95913c34b2ba3a14cfdca',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5fovf_5fmis_1935',['DCMI_MISR_OVF_MIS',['../group__Peripheral__Registers__Bits__Definition.html#gaacaced5931c5790bdf6fc9ede4591496',1,'stm32f4xx.h']]],
  ['dcmi_5fmisr_5fvsync_5fmis_1936',['DCMI_MISR_VSYNC_MIS',['../group__Peripheral__Registers__Bits__Definition.html#ga1a02749de4576d3631cf35dbb4e4bf5c',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5ferr_5fris_1937',['DCMI_RISR_ERR_RIS',['../group__Peripheral__Registers__Bits__Definition.html#gaf03ca1f0e5e1a7868c07c8237d7e33a3',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5fframe_5fris_1938',['DCMI_RISR_FRAME_RIS',['../group__Peripheral__Registers__Bits__Definition.html#ga99308f49b63dd49db671a2a26d0d07fa',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5fline_5fris_1939',['DCMI_RISR_LINE_RIS',['../group__Peripheral__Registers__Bits__Definition.html#gaf06b386a61d97e046a7f0546478b91b8',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5fovf_5fris_1940',['DCMI_RISR_OVF_RIS',['../group__Peripheral__Registers__Bits__Definition.html#ga510c3f423fdddf8a41b6b69d55b6c66d',1,'stm32f4xx.h']]],
  ['dcmi_5frisr_5fvsync_5fris_1941',['DCMI_RISR_VSYNC_RIS',['../group__Peripheral__Registers__Bits__Definition.html#ga08625c101d8419ca58cc7032f4a936ec',1,'stm32f4xx.h']]],
  ['dcmi_5fsr_5ffne_1942',['DCMI_SR_FNE',['../group__Peripheral__Registers__Bits__Definition.html#ga990aaedf052bc3b9ebd115f06aa43ab2',1,'stm32f4xx.h']]],
  ['dcmi_5fsr_5fhsync_1943',['DCMI_SR_HSYNC',['../group__Peripheral__Registers__Bits__Definition.html#gafb10174e5a89c32d6413ecf77e6610a0',1,'stm32f4xx.h']]],
  ['dcmi_5fsr_5fvsync_1944',['DCMI_SR_VSYNC',['../group__Peripheral__Registers__Bits__Definition.html#ga9608c2fdd5feb3c8c022545f8d7e6adf',1,'stm32f4xx.h']]],
  ['dcmi_5ftypedef_1945',['DCMI_TypeDef',['../structDCMI__TypeDef.html',1,'']]],
  ['dcount_1946',['DCOUNT',['../structSDIO__TypeDef.html#a0366564e2795952d520c0de4be70020f',1,'SDIO_TypeDef']]],
  ['dcr_1947',['DCR',['../structTIM__TypeDef.html#ad3186a43824621f049e7eff37c88ad4e',1,'TIM_TypeDef']]],
  ['dcrdr_1948',['DCRDR',['../group__CMSIS__core__DebugFunctions.html#gab8f4bb076402b61f7be6308075a789c9',1,'CoreDebug_Type']]],
  ['dcrsr_1949',['DCRSR',['../group__CMSIS__core__DebugFunctions.html#gafefa84bce7497652353a1b76d405d983',1,'CoreDebug_Type']]],
  ['dctrl_1950',['DCTRL',['../structSDIO__TypeDef.html#a801519a7af801ad43b88007bf4e2e906',1,'SDIO_TypeDef']]],
  ['debugmonitor_5firqn_1951',['DebugMonitor_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c',1,'stm32f4xx.h']]],
  ['demcr_1952',['DEMCR',['../group__CMSIS__core__DebugFunctions.html#ga5cdd51dbe3ebb7041880714430edd52d',1,'CoreDebug_Type']]],
  ['dfr_1953',['DFR',['../group__CMSIS__core__DebugFunctions.html#ga586a5225467262b378c0f231ccc77f86',1,'SCB_Type']]],
  ['dfsr_1954',['DFSR',['../group__CMSIS__core__DebugFunctions.html#gad7d61d9525fa9162579c3da0b87bff8d',1,'SCB_Type']]],
  ['dhcsr_1955',['DHCSR',['../group__CMSIS__core__DebugFunctions.html#ga25c14c022c73a725a1736e903431095d',1,'CoreDebug_Type']]],
  ['dhr12l1_1956',['DHR12L1',['../structDAC__TypeDef.html#a5eb63912e39085e3e13d64bdb0cf38bd',1,'DAC_TypeDef']]],
  ['dhr12l2_1957',['DHR12L2',['../structDAC__TypeDef.html#a9f612b6b3e065e810e5a2fb254d6a40b',1,'DAC_TypeDef']]],
  ['dhr12ld_1958',['DHR12LD',['../structDAC__TypeDef.html#aea4d055e3697999b44cdcf2702d79d40',1,'DAC_TypeDef']]],
  ['dhr12r1_1959',['DHR12R1',['../structDAC__TypeDef.html#afbfd2855cdb81939b4efc58e08aaf3e5',1,'DAC_TypeDef']]],
  ['dhr12r2_1960',['DHR12R2',['../structDAC__TypeDef.html#ab1f777540c487c26bf27e6fa37a644cc',1,'DAC_TypeDef']]],
  ['dhr12rd_1961',['DHR12RD',['../structDAC__TypeDef.html#affa5cc9fe0cc9eb594d703bdc9d9abd9',1,'DAC_TypeDef']]],
  ['dhr8r1_1962',['DHR8R1',['../structDAC__TypeDef.html#a3a382d341fb608a04390bacb8c00b0f0',1,'DAC_TypeDef']]],
  ['dhr8r2_1963',['DHR8R2',['../structDAC__TypeDef.html#a3b096b71656f8fb32cd18b4c8b1d2334',1,'DAC_TypeDef']]],
  ['dhr8rd_1964',['DHR8RD',['../structDAC__TypeDef.html#a03f8d95bbf0ce3a53cb79506d5bf995a',1,'DAC_TypeDef']]],
  ['dier_1965',['DIER',['../structTIM__TypeDef.html#a25b145e57a694bb384eee08fcd107c3a',1,'TIM_TypeDef']]],
  ['din_1966',['DIN',['../structHASH__TypeDef.html#ac4f283960465f7a1d318ed66d4b88f74',1,'HASH_TypeDef']]],
  ['direction_1967',['Direction',['../structCHAL__DMA__handler.html#ae4c052eb86f25acaa968ef0b805e0e13',1,'CHAL_DMA_handler']]],
  ['disable_1968',['DISABLE',['../group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d',1,'stm32f4xx.h']]],
  ['dlen_1969',['DLEN',['../structSDIO__TypeDef.html#aa98ab507ed05468ca4baccd1731231cd',1,'SDIO_TypeDef']]],
  ['dma_1970',['DMA',['../group__DMA.html',1,'']]],
  ['dma1_1971',['DMA1',['../group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9',1,'stm32f4xx.h']]],
  ['dma1_5fbase_1972',['DMA1_BASE',['../group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72',1,'stm32f4xx.h']]],
  ['dma1_5fstream0_1973',['DMA1_Stream0',['../group__Peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8',1,'stm32f4xx.h']]],
  ['dma1_5fstream0_5fbase_1974',['DMA1_Stream0_BASE',['../group__Peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95',1,'stm32f4xx.h']]],
  ['dma1_5fstream0_5firqn_1975',['DMA1_Stream0_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c',1,'stm32f4xx.h']]],
  ['dma1_5fstream1_1976',['DMA1_Stream1',['../group__Peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2',1,'stm32f4xx.h']]],
  ['dma1_5fstream1_5fbase_1977',['DMA1_Stream1_BASE',['../group__Peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2',1,'stm32f4xx.h']]],
  ['dma1_5fstream1_5firqn_1978',['DMA1_Stream1_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285',1,'stm32f4xx.h']]],
  ['dma1_5fstream2_1979',['DMA1_Stream2',['../group__Peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250',1,'stm32f4xx.h']]],
  ['dma1_5fstream2_5fbase_1980',['DMA1_Stream2_BASE',['../group__Peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d',1,'stm32f4xx.h']]],
  ['dma1_5fstream2_5firqn_1981',['DMA1_Stream2_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8',1,'stm32f4xx.h']]],
  ['dma1_5fstream3_1982',['DMA1_Stream3',['../group__Peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d',1,'stm32f4xx.h']]],
  ['dma1_5fstream3_5fbase_1983',['DMA1_Stream3_BASE',['../group__Peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127',1,'stm32f4xx.h']]],
  ['dma1_5fstream3_5firqn_1984',['DMA1_Stream3_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2',1,'stm32f4xx.h']]],
  ['dma1_5fstream4_1985',['DMA1_Stream4',['../group__Peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb',1,'stm32f4xx.h']]],
  ['dma1_5fstream4_5fbase_1986',['DMA1_Stream4_BASE',['../group__Peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b',1,'stm32f4xx.h']]],
  ['dma1_5fstream4_5firqn_1987',['DMA1_Stream4_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a',1,'stm32f4xx.h']]],
  ['dma1_5fstream5_1988',['DMA1_Stream5',['../group__Peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652',1,'stm32f4xx.h']]],
  ['dma1_5fstream5_5fbase_1989',['DMA1_Stream5_BASE',['../group__Peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654',1,'stm32f4xx.h']]],
  ['dma1_5fstream5_5firqhandler_1990',['DMA1_Stream5_IRQHandler',['../main_8c.html#ac201b60d58b0eba2ce0b55710eb3c4d0',1,'main.c']]],
  ['dma1_5fstream5_5firqn_1991',['DMA1_Stream5_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e',1,'stm32f4xx.h']]],
  ['dma1_5fstream6_1992',['DMA1_Stream6',['../group__Peripheral__declaration.html#gac95127480470900755953f1cfe68567d',1,'stm32f4xx.h']]],
  ['dma1_5fstream6_5fbase_1993',['DMA1_Stream6_BASE',['../group__Peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125',1,'stm32f4xx.h']]],
  ['dma1_5fstream6_5firqn_1994',['DMA1_Stream6_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486',1,'stm32f4xx.h']]],
  ['dma1_5fstream7_1995',['DMA1_Stream7',['../group__Peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26',1,'stm32f4xx.h']]],
  ['dma1_5fstream7_5fbase_1996',['DMA1_Stream7_BASE',['../group__Peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7',1,'stm32f4xx.h']]],
  ['dma1_5fstream7_5firqn_1997',['DMA1_Stream7_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8',1,'stm32f4xx.h']]],
  ['dma2_1998',['DMA2',['../group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d',1,'stm32f4xx.h']]],
  ['dma2_5fbase_1999',['DMA2_BASE',['../group__Peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64',1,'stm32f4xx.h']]],
  ['dma2_5fcr_5freg_2000',['dma2_cr_reg',['../structVGA__t.html#ab42f066d0707696981de59459364cd50',1,'VGA_t']]],
  ['dma2_5fstream0_2001',['DMA2_Stream0',['../group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016',1,'stm32f4xx.h']]],
  ['dma2_5fstream0_5fbase_2002',['DMA2_Stream0_BASE',['../group__Peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d',1,'stm32f4xx.h']]],
  ['dma2_5fstream0_5firqn_2003',['DMA2_Stream0_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb',1,'stm32f4xx.h']]],
  ['dma2_5fstream1_2004',['DMA2_Stream1',['../group__Peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a',1,'stm32f4xx.h']]],
  ['dma2_5fstream1_5fbase_2005',['DMA2_Stream1_BASE',['../group__Peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1',1,'stm32f4xx.h']]],
  ['dma2_5fstream1_5firqn_2006',['DMA2_Stream1_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb',1,'stm32f4xx.h']]],
  ['dma2_5fstream2_2007',['DMA2_Stream2',['../group__Peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1',1,'stm32f4xx.h']]],
  ['dma2_5fstream2_5fbase_2008',['DMA2_Stream2_BASE',['../group__Peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a',1,'stm32f4xx.h']]],
  ['dma2_5fstream2_5firqn_2009',['DMA2_Stream2_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36',1,'stm32f4xx.h']]],
  ['dma2_5fstream3_2010',['DMA2_Stream3',['../group__Peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e',1,'stm32f4xx.h']]],
  ['dma2_5fstream3_5fbase_2011',['DMA2_Stream3_BASE',['../group__Peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17',1,'stm32f4xx.h']]],
  ['dma2_5fstream3_5firqn_2012',['DMA2_Stream3_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4',1,'stm32f4xx.h']]],
  ['dma2_5fstream4_2013',['DMA2_Stream4',['../group__Peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f',1,'stm32f4xx.h']]],
  ['dma2_5fstream4_5fbase_2014',['DMA2_Stream4_BASE',['../group__Peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f',1,'stm32f4xx.h']]],
  ['dma2_5fstream4_5firqn_2015',['DMA2_Stream4_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0',1,'stm32f4xx.h']]],
  ['dma2_5fstream5_2016',['DMA2_Stream5',['../group__Peripheral__declaration.html#gac40f58718761251875b5a897287efd83',1,'stm32f4xx.h']]],
  ['dma2_5fstream5_5fbase_2017',['DMA2_Stream5_BASE',['../group__Peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af',1,'stm32f4xx.h']]],
  ['dma2_5fstream5_5firqhandler_2018',['DMA2_Stream5_IRQHandler',['../stm32__ub__vga__screen_8c.html#aef190d87febc0414eb7a39bd4c2d2169',1,'stm32_ub_vga_screen.c']]],
  ['dma2_5fstream5_5firqn_2019',['DMA2_Stream5_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03',1,'stm32f4xx.h']]],
  ['dma2_5fstream6_2020',['DMA2_Stream6',['../group__Peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc',1,'stm32f4xx.h']]],
  ['dma2_5fstream6_5fbase_2021',['DMA2_Stream6_BASE',['../group__Peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6',1,'stm32f4xx.h']]],
  ['dma2_5fstream6_5firqn_2022',['DMA2_Stream6_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800',1,'stm32f4xx.h']]],
  ['dma2_5fstream7_2023',['DMA2_Stream7',['../group__Peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce',1,'stm32f4xx.h']]],
  ['dma2_5fstream7_5fbase_2024',['DMA2_Stream7_BASE',['../group__Peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d',1,'stm32f4xx.h']]],
  ['dma2_5fstream7_5firqn_2025',['DMA2_Stream7_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77',1,'stm32f4xx.h']]],
  ['dma_5fbuffersize_2026',['DMA_BufferSize',['../structDMA__InitTypeDef.html#a999df57215b28b3b1b3b6836c4952ca5',1,'DMA_InitTypeDef']]],
  ['dma_5fchannel_2027',['DMA_channel',['../group__DMA__channel.html',1,'']]],
  ['dma_5fchannel_2028',['DMA_Channel',['../structDMA__InitTypeDef.html#a68cba36c380e7297b23b09a16c809969',1,'DMA_InitTypeDef']]],
  ['dma_5fchannel_5f0_2029',['DMA_Channel_0',['../group__DMA__channel.html#ga4979fc18bd59701dec52c8fa89b5edb2',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f1_2030',['DMA_Channel_1',['../group__DMA__channel.html#gacad41f71e3a940abd495b0aab3b4e8cb',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f2_2031',['DMA_Channel_2',['../group__DMA__channel.html#ga6b5d9fcfd72335777ce2796af6300574',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f3_2032',['DMA_Channel_3',['../group__DMA__channel.html#gaf835103c99f21d1b1c04d5c98471c1d5',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f4_2033',['DMA_Channel_4',['../group__DMA__channel.html#gac8a40bf3a421b434177e988263a3d787',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f5_2034',['DMA_Channel_5',['../group__DMA__channel.html#gae3dd5d28def40846aea8e3013d63311b',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f6_2035',['DMA_Channel_6',['../group__DMA__channel.html#ga141e89570dabba4f778e8e8df80e7812',1,'stm32f4xx_dma.h']]],
  ['dma_5fchannel_5f7_2036',['DMA_Channel_7',['../group__DMA__channel.html#ga14f1265827ce49dad5075986118cc542',1,'stm32f4xx_dma.h']]],
  ['dma_5fcircular_5fnormal_5fmode_2037',['DMA_circular_normal_mode',['../group__DMA__circular__normal__mode.html',1,'']]],
  ['dma_5fclearflag_2038',['DMA_ClearFlag',['../group__DMA.html#ga510d62b4051f5a5de164e84b266b851d',1,'DMA_ClearFlag(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c'],['../group__DMA__Group4.html#ga510d62b4051f5a5de164e84b266b851d',1,'DMA_ClearFlag(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c']]],
  ['dma_5fclearitpendingbit_2039',['DMA_ClearITPendingBit',['../group__DMA.html#gad5433018889cd36140d98bb380c4e76e',1,'DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c'],['../group__DMA__Group4.html#gad5433018889cd36140d98bb380c4e76e',1,'DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c']]],
  ['dma_5fcmd_2040',['DMA_Cmd',['../group__DMA__Group1.html#gab2bea22f9f6dc62fdd7afb385a0c1f73',1,'DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../group__DMA.html#gab2bea22f9f6dc62fdd7afb385a0c1f73',1,'DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdata_5fbuffer_5fsize_2041',['DMA_data_buffer_size',['../group__DMA__data__buffer__size.html',1,'']]],
  ['dma_5fdata_5ftransfer_5fdirection_2042',['DMA_data_transfer_direction',['../group__DMA__data__transfer__direction.html',1,'']]],
  ['dma_5fdeinit_2043',['DMA_DeInit',['../group__DMA.html#ga38d4a4ab8990299f8a6cf064e1e811d0',1,'DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group__DMA__Group1.html#ga38d4a4ab8990299f8a6cf064e1e811d0',1,'DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdir_2044',['DMA_DIR',['../structDMA__InitTypeDef.html#a91b47435ccf4a40efa97bbbe631789e1',1,'DMA_InitTypeDef']]],
  ['dma_5fdir_5fmemorytomemory_2045',['DMA_DIR_MemoryToMemory',['../group__DMA__data__transfer__direction.html#gafb7d5b786f2fb56a903936cdc6d5e89a',1,'stm32f4xx_dma.h']]],
  ['dma_5fdir_5fmemorytoperipheral_2046',['DMA_DIR_MemoryToPeripheral',['../group__DMA__data__transfer__direction.html#gae1e6aa2722beb09b5be7140205244986',1,'stm32f4xx_dma.h']]],
  ['dma_5fdir_5fperipheraltomemory_2047',['DMA_DIR_PeripheralToMemory',['../group__DMA__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7',1,'stm32f4xx_dma.h']]],
  ['dma_5fdoublebuffermodecmd_2048',['DMA_DoubleBufferModeCmd',['../group__DMA.html#ga7fe09e62ea3125db384829dab59ebe3e',1,'DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../group__DMA__Group3.html#ga7fe09e62ea3125db384829dab59ebe3e',1,'DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdoublebuffermodeconfig_2049',['DMA_DoubleBufferModeConfig',['../group__DMA.html#ga8d0957e50302efaf48a16c62d14c9ca8',1,'DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory):&#160;stm32f4xx_dma.c'],['../group__DMA__Group3.html#ga8d0957e50302efaf48a16c62d14c9ca8',1,'DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory):&#160;stm32f4xx_dma.c']]],
  ['dma_5fexported_5fconstants_2050',['DMA_Exported_Constants',['../group__DMA__Exported__Constants.html',1,'']]],
  ['dma_5ffifo_5fdirect_5fmode_2051',['DMA_fifo_direct_mode',['../group__DMA__fifo__direct__mode.html',1,'']]],
  ['dma_5ffifo_5fstatus_5flevel_2052',['DMA_fifo_status_level',['../group__DMA__fifo__status__level.html',1,'']]],
  ['dma_5ffifo_5fthreshold_5flevel_2053',['DMA_fifo_threshold_level',['../group__DMA__fifo__threshold__level.html',1,'']]],
  ['dma_5ffifomode_2054',['DMA_FIFOMode',['../structDMA__InitTypeDef.html#a56198043a8d5f2e25a87a79cbe2a3aa5',1,'DMA_InitTypeDef']]],
  ['dma_5ffifomode_5fdisable_2055',['DMA_FIFOMode_Disable',['../group__DMA__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifomode_5fenable_2056',['DMA_FIFOMode_Enable',['../group__DMA__fifo__direct__mode.html#ga482bc2af420602d1a8c2aa35049a3857',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5f1quarterfull_2057',['DMA_FIFOStatus_1QuarterFull',['../group__DMA__fifo__status__level.html#ga258d41ce51005eea1c5a69fcf07d8e42',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5f3quartersfull_2058',['DMA_FIFOStatus_3QuartersFull',['../group__DMA__fifo__status__level.html#ga418c64b77f903c558471d22eeabde439',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5fempty_2059',['DMA_FIFOStatus_Empty',['../group__DMA__fifo__status__level.html#gaacba9ad22e39ed92d2b4ae9ebece654c',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5ffull_2060',['DMA_FIFOStatus_Full',['../group__DMA__fifo__status__level.html#gaf7ea7373a08730e773cbc048c9965dc2',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5fhalffull_2061',['DMA_FIFOStatus_HalfFull',['../group__DMA__fifo__status__level.html#ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifostatus_5fless1quarterfull_2062',['DMA_FIFOStatus_Less1QuarterFull',['../group__DMA__fifo__status__level.html#gace4b567c96b1c95618a4894875d8123b',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifothreshold_2063',['DMA_FIFOThreshold',['../structDMA__InitTypeDef.html#a5dbf46e6177ea71b38119e5442a9fb36',1,'DMA_InitTypeDef']]],
  ['dma_5ffifothreshold_5f1quarterfull_2064',['DMA_FIFOThreshold_1QuarterFull',['../group__DMA__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifothreshold_5f3quartersfull_2065',['DMA_FIFOThreshold_3QuartersFull',['../group__DMA__fifo__threshold__level.html#ga6f041008fce4bb341f9a518d803a308b',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifothreshold_5ffull_2066',['DMA_FIFOThreshold_Full',['../group__DMA__fifo__threshold__level.html#ga9f1008e0df7d41d910ed89d7e0872e69',1,'stm32f4xx_dma.h']]],
  ['dma_5ffifothreshold_5fhalffull_2067',['DMA_FIFOThreshold_HalfFull',['../group__DMA__fifo__threshold__level.html#ga626b546865960343fdcfdf33ac8ceb03',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif0_2068',['DMA_FLAG_DMEIF0',['../group__DMA__flags__definition.html#gaf309e18b8d4113c51de6d23794bdaaab',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif1_2069',['DMA_FLAG_DMEIF1',['../group__DMA__flags__definition.html#ga1f52407d92d389200727d1731ed2bf41',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif2_2070',['DMA_FLAG_DMEIF2',['../group__DMA__flags__definition.html#ga69b110e9d83d45faf6e88719cff8f721',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif3_2071',['DMA_FLAG_DMEIF3',['../group__DMA__flags__definition.html#gacb835761b58d15662b0e631697bbf0a4',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif4_2072',['DMA_FLAG_DMEIF4',['../group__DMA__flags__definition.html#gae47ce0553cd8c561d0c5a903accf3411',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif5_2073',['DMA_FLAG_DMEIF5',['../group__DMA__flags__definition.html#ga70a0d9684bfd6e6ef2cce31fc8e33512',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif6_2074',['DMA_FLAG_DMEIF6',['../group__DMA__flags__definition.html#ga1d85ff6756ffbd8284ac435f3781eb4a',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fdmeif7_2075',['DMA_FLAG_DMEIF7',['../group__DMA__flags__definition.html#gae8b9016059eef77580e3845d30c1f42f',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif0_2076',['DMA_FLAG_FEIF0',['../group__DMA__flags__definition.html#ga4e09c71ab9d85493fba241fa90f60eff',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif1_2077',['DMA_FLAG_FEIF1',['../group__DMA__flags__definition.html#ga13a9f5ad620803b1f59c329ea291cdce',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif2_2078',['DMA_FLAG_FEIF2',['../group__DMA__flags__definition.html#ga3e7dfaf220ad350a2b0a3d307ba8896e',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif3_2079',['DMA_FLAG_FEIF3',['../group__DMA__flags__definition.html#ga7d551a54c46071ea3629d38768cd8638',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif4_2080',['DMA_FLAG_FEIF4',['../group__DMA__flags__definition.html#ga81f626454f81551dffa17619f459b99b',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif5_2081',['DMA_FLAG_FEIF5',['../group__DMA__flags__definition.html#ga40621c1df90e9e1ebfb4815df09a2469',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif6_2082',['DMA_FLAG_FEIF6',['../group__DMA__flags__definition.html#gafc0383aab975f70507f76e983c32b8c0',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ffeif7_2083',['DMA_FLAG_FEIF7',['../group__DMA__flags__definition.html#ga4c75ab8fa2339bad9413f133ec9b92d3',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif0_2084',['DMA_FLAG_HTIF0',['../group__DMA__flags__definition.html#gaa76090f6351c3feb8e844460820236c6',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif1_2085',['DMA_FLAG_HTIF1',['../group__DMA__flags__definition.html#ga5e00b692cb6654c1e09f091e4dba807c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif2_2086',['DMA_FLAG_HTIF2',['../group__DMA__flags__definition.html#gae960d87b7770ec11820df758fecf28db',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif3_2087',['DMA_FLAG_HTIF3',['../group__DMA__flags__definition.html#ga10e669df50c5a5fe93b698f75f0574d6',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif4_2088',['DMA_FLAG_HTIF4',['../group__DMA__flags__definition.html#gac1f371142dd0c1a5a19d8ad2cf1d2f2a',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif5_2089',['DMA_FLAG_HTIF5',['../group__DMA__flags__definition.html#ga005ff333f9f114f5966f35b90df0ff9a',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif6_2090',['DMA_FLAG_HTIF6',['../group__DMA__flags__definition.html#gaa2e5cb8680883513cf8fccef6c39c78e',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fhtif7_2091',['DMA_FLAG_HTIF7',['../group__DMA__flags__definition.html#gaa59fb75c0964ea148a2218baba8de255',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif0_2092',['DMA_FLAG_TCIF0',['../group__DMA__flags__definition.html#gae5220ac32b929e3ffce6d6239cc2a39c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif1_2093',['DMA_FLAG_TCIF1',['../group__DMA__flags__definition.html#ga4ec37900b79b667829eced7b442f2c9d',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif2_2094',['DMA_FLAG_TCIF2',['../group__DMA__flags__definition.html#ga26c60c0cd9f24112eb082c7bbba1eff7',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif3_2095',['DMA_FLAG_TCIF3',['../group__DMA__flags__definition.html#gae8dde773a36a6d211d718bace2438def',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif4_2096',['DMA_FLAG_TCIF4',['../group__DMA__flags__definition.html#gaa2a470b95dc9084de45009c600e8cf1d',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif5_2097',['DMA_FLAG_TCIF5',['../group__DMA__flags__definition.html#ga50cb345a0bb8bde37228b0a1d5becc4c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif6_2098',['DMA_FLAG_TCIF6',['../group__DMA__flags__definition.html#ga7b16e37ffcf292fcab6745af7de1e50c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5ftcif7_2099',['DMA_FLAG_TCIF7',['../group__DMA__flags__definition.html#ga5a68888ca361abf00d552bdd70304ea9',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif0_2100',['DMA_FLAG_TEIF0',['../group__DMA__flags__definition.html#ga8a1b602ca53eca06597284af6edd4eca',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif1_2101',['DMA_FLAG_TEIF1',['../group__DMA__flags__definition.html#gaebca425399650686931b35d650ec9872',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif2_2102',['DMA_FLAG_TEIF2',['../group__DMA__flags__definition.html#gaa3e1e5d2a043496524107ecc1ddfe934',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif3_2103',['DMA_FLAG_TEIF3',['../group__DMA__flags__definition.html#ga36854c526eb41566bcf1c4505265433c',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif4_2104',['DMA_FLAG_TEIF4',['../group__DMA__flags__definition.html#ga0216244c5386117a965ef6833b86984e',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif5_2105',['DMA_FLAG_TEIF5',['../group__DMA__flags__definition.html#ga64ee170cb2d0fbe5daa6d3166c65190d',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif6_2106',['DMA_FLAG_TEIF6',['../group__DMA__flags__definition.html#ga2900d2ad700dffbb058b238162018be0',1,'stm32f4xx_dma.h']]],
  ['dma_5fflag_5fteif7_2107',['DMA_FLAG_TEIF7',['../group__DMA__flags__definition.html#ga4f4acb7f0b6c46a1af27733852ef4fc7',1,'stm32f4xx_dma.h']]],
  ['dma_5fflags_5fdefinition_2108',['DMA_flags_definition',['../group__DMA__flags__definition.html',1,'']]],
  ['dma_5fflow_5fcontroller_5fdefinitions_2109',['DMA_flow_controller_definitions',['../group__DMA__flow__controller__definitions.html',1,'']]],
  ['dma_5fflowcontrollerconfig_2110',['DMA_FlowControllerConfig',['../group__DMA.html#ga77f7628f6be9d6d088127eceb090b8b2',1,'DMA_FlowControllerConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FlowCtrl):&#160;stm32f4xx_dma.c'],['../group__DMA__Group1.html#ga77f7628f6be9d6d088127eceb090b8b2',1,'DMA_FlowControllerConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FlowCtrl):&#160;stm32f4xx_dma.c']]],
  ['dma_5fflowctrl_5fmemory_2111',['DMA_FlowCtrl_Memory',['../group__DMA__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1',1,'stm32f4xx_dma.h']]],
  ['dma_5fflowctrl_5fperipheral_2112',['DMA_FlowCtrl_Peripheral',['../group__DMA__flow__controller__definitions.html#ga33a735d51a2b790a25c579753edddd46',1,'stm32f4xx_dma.h']]],
  ['dma_5fgetcmdstatus_2113',['DMA_GetCmdStatus',['../group__DMA.html#gaa4d631cdd6cd020106435f30c0c6fb15',1,'DMA_GetCmdStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group__DMA__Group4.html#gaa4d631cdd6cd020106435f30c0c6fb15',1,'DMA_GetCmdStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetcurrdatacounter_2114',['DMA_GetCurrDataCounter',['../group__DMA.html#ga4a76444a92423f5f15a4328738d6dc46',1,'DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group__DMA__Group2.html#ga4a76444a92423f5f15a4328738d6dc46',1,'DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetcurrentmemorytarget_2115',['DMA_GetCurrentMemoryTarget',['../group__DMA.html#ga74b6624f9faa2f43c9369ddbdeab241c',1,'DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group__DMA__Group3.html#ga74b6624f9faa2f43c9369ddbdeab241c',1,'DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetfifostatus_2116',['DMA_GetFIFOStatus',['../group__DMA.html#ga9893809a7067861ec111f7d712ebf28d',1,'DMA_GetFIFOStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group__DMA__Group4.html#ga9893809a7067861ec111f7d712ebf28d',1,'DMA_GetFIFOStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetflagstatus_2117',['DMA_GetFlagStatus',['../group__DMA.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411',1,'DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c'],['../group__DMA__Group4.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411',1,'DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetitstatus_2118',['DMA_GetITStatus',['../group__DMA__Group4.html#gad0ccf5f6548bd7cf8f2cae30393bb716',1,'DMA_GetITStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c'],['../group__DMA.html#gad0ccf5f6548bd7cf8f2cae30393bb716',1,'DMA_GetITStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c']]],
  ['dma_5fhifcr_5fcdmeif4_2119',['DMA_HIFCR_CDMEIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga0d70d58a4423ac8973c30ddbc7404b44',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcdmeif5_2120',['DMA_HIFCR_CDMEIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga15b404d9e1601cf3627cbf0163b50221',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcdmeif6_2121',['DMA_HIFCR_CDMEIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga7f73fa93a4e01fbf279e920eca139807',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcdmeif7_2122',['DMA_HIFCR_CDMEIF7',['../group__Peripheral__Registers__Bits__Definition.html#gad70bf852fd8c24d79fcc104c950a589f',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcfeif4_2123',['DMA_HIFCR_CFEIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga1e5ea118900178d4fa2d19656c1b48ff',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcfeif5_2124',['DMA_HIFCR_CFEIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga9a4e90af967fa0a76c842384264e0e52',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcfeif6_2125',['DMA_HIFCR_CFEIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga39a0a7f42498f71dedae8140483b7ced',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcfeif7_2126',['DMA_HIFCR_CFEIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fchtif4_2127',['DMA_HIFCR_CHTIF4',['../group__Peripheral__Registers__Bits__Definition.html#gaf8f0afa9a6526f7f4413766417a56be8',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fchtif5_2128',['DMA_HIFCR_CHTIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga2cef7eeccd11737c1ebf5735284046cc',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fchtif6_2129',['DMA_HIFCR_CHTIF6',['../group__Peripheral__Registers__Bits__Definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fchtif7_2130',['DMA_HIFCR_CHTIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fctcif4_2131',['DMA_HIFCR_CTCIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga42e529507a40f0dc4c16da7cc6d659db',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fctcif5_2132',['DMA_HIFCR_CTCIF5',['../group__Peripheral__Registers__Bits__Definition.html#gaa55d19705147a6ee16effe9ec1012a72',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fctcif6_2133',['DMA_HIFCR_CTCIF6',['../group__Peripheral__Registers__Bits__Definition.html#gacd88be16962491e41e586f5109014bc6',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fctcif7_2134',['DMA_HIFCR_CTCIF7',['../group__Peripheral__Registers__Bits__Definition.html#gadf8056629f4948fb236b4339e213cc69',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcteif4_2135',['DMA_HIFCR_CTEIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcteif5_2136',['DMA_HIFCR_CTEIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga33394fe20a3567c8baaeb15ad9aab586',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcteif6_2137',['DMA_HIFCR_CTEIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga69e01e2f6a5cd1c800321e4121f8e788',1,'stm32f4xx.h']]],
  ['dma_5fhifcr_5fcteif7_2138',['DMA_HIFCR_CTEIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga84ab215e0b217547745beefb65dfefdf',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fdmeif4_2139',['DMA_HISR_DMEIF4',['../group__Peripheral__Registers__Bits__Definition.html#gaf716f1bc12ea70f49802d84fb77646e8',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fdmeif5_2140',['DMA_HISR_DMEIF5',['../group__Peripheral__Registers__Bits__Definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fdmeif6_2141',['DMA_HISR_DMEIF6',['../group__Peripheral__Registers__Bits__Definition.html#gab7b58e7ba316d3fc296f4433b3e62c38',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fdmeif7_2142',['DMA_HISR_DMEIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ffeif4_2143',['DMA_HISR_FEIF4',['../group__Peripheral__Registers__Bits__Definition.html#gacab90057201b1da9774308ff3fb6cfa1',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ffeif5_2144',['DMA_HISR_FEIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga0d62494b31bb830433ddd683f4872519',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ffeif6_2145',['DMA_HISR_FEIF6',['../group__Peripheral__Registers__Bits__Definition.html#gafb297f94bde8d1aea580683d466ca8ca',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ffeif7_2146',['DMA_HISR_FEIF7',['../group__Peripheral__Registers__Bits__Definition.html#gadea53385fca360f16c4474db1cf18bc1',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fhtif4_2147',['DMA_HISR_HTIF4',['../group__Peripheral__Registers__Bits__Definition.html#gadba8d24329c676d70560eda0b8c1e5b0',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fhtif5_2148',['DMA_HISR_HTIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga8617bf8160d1027879ffd354e04908d9',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fhtif6_2149',['DMA_HISR_HTIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga0d39c14138e9ff216c203b288137144b',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fhtif7_2150',['DMA_HISR_HTIF7',['../group__Peripheral__Registers__Bits__Definition.html#gaf535d1a3209d2e2e0e616e2d7501525d',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ftcif4_2151',['DMA_HISR_TCIF4',['../group__Peripheral__Registers__Bits__Definition.html#gafcce25c245499f9e62cb757e1871d973',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ftcif5_2152',['DMA_HISR_TCIF5',['../group__Peripheral__Registers__Bits__Definition.html#ga64f15eaf1dd30450d1d35ee517507321',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ftcif6_2153',['DMA_HISR_TCIF6',['../group__Peripheral__Registers__Bits__Definition.html#gad29468aa609150e241d9ae62c477cf45',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5ftcif7_2154',['DMA_HISR_TCIF7',['../group__Peripheral__Registers__Bits__Definition.html#gad20a0a5e103def436d4e329fc0888482',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fteif4_2155',['DMA_HISR_TEIF4',['../group__Peripheral__Registers__Bits__Definition.html#ga9005d4b958193fbd701c879eede467c1',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fteif5_2156',['DMA_HISR_TEIF5',['../group__Peripheral__Registers__Bits__Definition.html#gaf16fb0e5d87f704c89824f961bfb7637',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fteif6_2157',['DMA_HISR_TEIF6',['../group__Peripheral__Registers__Bits__Definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c',1,'stm32f4xx.h']]],
  ['dma_5fhisr_5fteif7_2158',['DMA_HISR_TEIF7',['../group__Peripheral__Registers__Bits__Definition.html#ga960f094539b5afc7f9d5e45b7909afe6',1,'stm32f4xx.h']]],
  ['dma_5finit_2159',['DMA_Init',['../group__DMA.html#gaced8a4149acfb0a50b50e63273a87148',1,'DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c'],['../group__DMA__Group1.html#gaced8a4149acfb0a50b50e63273a87148',1,'DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c']]],
  ['dma_5finittypedef_2160',['DMA_InitTypeDef',['../structDMA__InitTypeDef.html',1,'']]],
  ['dma_5finterrupt_5fenable_5fdefinitions_2161',['DMA_interrupt_enable_definitions',['../group__DMA__interrupt__enable__definitions.html',1,'']]],
  ['dma_5finterrupts_5fdefinitions_2162',['DMA_interrupts_definitions',['../group__DMA__interrupts__definitions.html',1,'']]],
  ['dma_5fit_5fdme_2163',['DMA_IT_DME',['../group__DMA__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif0_2164',['DMA_IT_DMEIF0',['../group__DMA__interrupts__definitions.html#ga8427aa66491c87a653f94f812b31cb17',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif1_2165',['DMA_IT_DMEIF1',['../group__DMA__interrupts__definitions.html#gabdbf66e3cbe14fe1f45c42635127e927',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif2_2166',['DMA_IT_DMEIF2',['../group__DMA__interrupts__definitions.html#ga56f547c35fcac83518aec320f0e38000',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif3_2167',['DMA_IT_DMEIF3',['../group__DMA__interrupts__definitions.html#ga8b3786da4bdd693eb198b7a3a51faf12',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif4_2168',['DMA_IT_DMEIF4',['../group__DMA__interrupts__definitions.html#gab4456201506a52115a5b7938484bcec1',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif5_2169',['DMA_IT_DMEIF5',['../group__DMA__interrupts__definitions.html#ga03c884977c9eac6b98c33707df72f1de',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif6_2170',['DMA_IT_DMEIF6',['../group__DMA__interrupts__definitions.html#ga154421000068d646b9403303aeae09e8',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fdmeif7_2171',['DMA_IT_DMEIF7',['../group__DMA__interrupts__definitions.html#gaed099553b36827c2978208d288f9a848',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffe_2172',['DMA_IT_FE',['../group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif0_2173',['DMA_IT_FEIF0',['../group__DMA__interrupts__definitions.html#ga5202cf7ab467fe1a61c725d1f98f0689',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif1_2174',['DMA_IT_FEIF1',['../group__DMA__interrupts__definitions.html#gaa93c3fc1826e8bf9063ab64734277ca3',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif2_2175',['DMA_IT_FEIF2',['../group__DMA__interrupts__definitions.html#gaeae384e9af7db044cf93e7f270eddd7c',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif3_2176',['DMA_IT_FEIF3',['../group__DMA__interrupts__definitions.html#ga93483a72ed43feb6e5f4392bb2ac9851',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif4_2177',['DMA_IT_FEIF4',['../group__DMA__interrupts__definitions.html#ga8921cc2ba7936c50aee13913cfaedddf',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif5_2178',['DMA_IT_FEIF5',['../group__DMA__interrupts__definitions.html#ga8b63b126eedeeed93051abfe943c7a4a',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif6_2179',['DMA_IT_FEIF6',['../group__DMA__interrupts__definitions.html#gad023ccedd5283ace18de6d0bcac06e0a',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ffeif7_2180',['DMA_IT_FEIF7',['../group__DMA__interrupts__definitions.html#ga742d0f7f8437ab5fa4f1ad0c7fb0112b',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fht_2181',['DMA_IT_HT',['../group__DMA__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif0_2182',['DMA_IT_HTIF0',['../group__DMA__interrupts__definitions.html#gaabb2f6093a51f4f25ac67a21125a8bc2',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif1_2183',['DMA_IT_HTIF1',['../group__DMA__interrupts__definitions.html#ga22e9fbbe3bd5539bf4c087c9ba2735da',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif2_2184',['DMA_IT_HTIF2',['../group__DMA__interrupts__definitions.html#ga759d12e1158b37391b31a79f3a54339c',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif3_2185',['DMA_IT_HTIF3',['../group__DMA__interrupts__definitions.html#gaba176f6d831b4d30fdeddcb2f301f329',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif4_2186',['DMA_IT_HTIF4',['../group__DMA__interrupts__definitions.html#gafda7db2d283c4a71dcad96dc4972799d',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif5_2187',['DMA_IT_HTIF5',['../group__DMA__interrupts__definitions.html#gab67a2a189e63786b23e37febcd9aaad1',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif6_2188',['DMA_IT_HTIF6',['../group__DMA__interrupts__definitions.html#gae43cd288bb0b6f1cbb313dc5690f174f',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fhtif7_2189',['DMA_IT_HTIF7',['../group__DMA__interrupts__definitions.html#gae95460193a9f02e03a6aaf01ecb9a501',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftc_2190',['DMA_IT_TC',['../group__DMA__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif0_2191',['DMA_IT_TCIF0',['../group__DMA__interrupts__definitions.html#ga9de4a37c4fb35a2d3566d8060a8145be',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif1_2192',['DMA_IT_TCIF1',['../group__DMA__interrupts__definitions.html#gae4eb128c7b47473cf984c4d91878d879',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif2_2193',['DMA_IT_TCIF2',['../group__DMA__interrupts__definitions.html#ga04ed284cd063df3e1e72a189bc6d9d86',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif3_2194',['DMA_IT_TCIF3',['../group__DMA__interrupts__definitions.html#gafc40a792a31cfc0d2fbc937e0796533d',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif4_2195',['DMA_IT_TCIF4',['../group__DMA__interrupts__definitions.html#ga36a29ac345571fad0b1c98f36c59d4c5',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif5_2196',['DMA_IT_TCIF5',['../group__DMA__interrupts__definitions.html#gaf4a7f8f3d5914858c59b12fc36e9a176',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif6_2197',['DMA_IT_TCIF6',['../group__DMA__interrupts__definitions.html#ga895e7dfd7ddf4879181e475eb322f1b4',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5ftcif7_2198',['DMA_IT_TCIF7',['../group__DMA__interrupts__definitions.html#ga2761f6621db0231ddc8294a8eb1c8e42',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fte_2199',['DMA_IT_TE',['../group__DMA__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif0_2200',['DMA_IT_TEIF0',['../group__DMA__interrupts__definitions.html#ga7f47bb08f22556f9a655adbce3d6982a',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif1_2201',['DMA_IT_TEIF1',['../group__DMA__interrupts__definitions.html#gaeacbd5c206cc6026d3c03f8182b16aeb',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif2_2202',['DMA_IT_TEIF2',['../group__DMA__interrupts__definitions.html#ga8faa8c4705525ad1cd90290c5a04c589',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif3_2203',['DMA_IT_TEIF3',['../group__DMA__interrupts__definitions.html#ga2d9d67487f27667a88f98f28d83fb8ee',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif4_2204',['DMA_IT_TEIF4',['../group__DMA__interrupts__definitions.html#ga6b91d27a13175cc8e08ac8d58c8bdf19',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif5_2205',['DMA_IT_TEIF5',['../group__DMA__interrupts__definitions.html#ga954167a7b1f01653ca891a1e2f5fc2ef',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif6_2206',['DMA_IT_TEIF6',['../group__DMA__interrupts__definitions.html#gab1c3b881dd5493dee96b49f4ddbb7204',1,'stm32f4xx_dma.h']]],
  ['dma_5fit_5fteif7_2207',['DMA_IT_TEIF7',['../group__DMA__interrupts__definitions.html#ga4d25902b63630db383fd3983581fb8ee',1,'stm32f4xx_dma.h']]],
  ['dma_5fitconfig_2208',['DMA_ITConfig',['../group__DMA__Group4.html#gab9c469a3f5d4aca5c97dee798ffc2f05',1,'DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../group__DMA.html#gab9c469a3f5d4aca5c97dee798ffc2f05',1,'DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5flifcr_5fcdmeif0_2209',['DMA_LIFCR_CDMEIF0',['../group__Peripheral__Registers__Bits__Definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcdmeif1_2210',['DMA_LIFCR_CDMEIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga9a5aea54a390886f7de82e87e6dfc936',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcdmeif2_2211',['DMA_LIFCR_CDMEIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcdmeif3_2212',['DMA_LIFCR_CDMEIF3',['../group__Peripheral__Registers__Bits__Definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcfeif0_2213',['DMA_LIFCR_CFEIF0',['../group__Peripheral__Registers__Bits__Definition.html#gadf6b8892189f3779f7fecf529ed87c74',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcfeif1_2214',['DMA_LIFCR_CFEIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga96cea0049553ab806bbc956f52528c37',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcfeif2_2215',['DMA_LIFCR_CFEIF2',['../group__Peripheral__Registers__Bits__Definition.html#gae0f58173c721a4cee3f3885b352fa2a3',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcfeif3_2216',['DMA_LIFCR_CFEIF3',['../group__Peripheral__Registers__Bits__Definition.html#gad9432964145dc55af9186aea425e9963',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fchtif0_2217',['DMA_LIFCR_CHTIF0',['../group__Peripheral__Registers__Bits__Definition.html#ga44f83ba08feb98240a553403d977b8d1',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fchtif1_2218',['DMA_LIFCR_CHTIF1',['../group__Peripheral__Registers__Bits__Definition.html#gad2f38b0c141a9afb3943276dacdcb969',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fchtif2_2219',['DMA_LIFCR_CHTIF2',['../group__Peripheral__Registers__Bits__Definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fchtif3_2220',['DMA_LIFCR_CHTIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fctcif0_2221',['DMA_LIFCR_CTCIF0',['../group__Peripheral__Registers__Bits__Definition.html#gab7a0b2cc41c63504195714614e59dc8e',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fctcif1_2222',['DMA_LIFCR_CTCIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga7494c54901b8f5bcb4894d20b8cfafed',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fctcif2_2223',['DMA_LIFCR_CTCIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga52d6df2b5ab2b43da273a702fe139b59',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fctcif3_2224',['DMA_LIFCR_CTCIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga5210736d34dc24eb9507975921233137',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcteif0_2225',['DMA_LIFCR_CTEIF0',['../group__Peripheral__Registers__Bits__Definition.html#ga5824a64683ce2039260c952d989bf420',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcteif1_2226',['DMA_LIFCR_CTEIF1',['../group__Peripheral__Registers__Bits__Definition.html#gaf6d8adf52567aee2969492db65d448d4',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcteif2_2227',['DMA_LIFCR_CTEIF2',['../group__Peripheral__Registers__Bits__Definition.html#gaa9d761752657a3d268da5434a04c6c6a',1,'stm32f4xx.h']]],
  ['dma_5flifcr_5fcteif3_2228',['DMA_LIFCR_CTEIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga0a51c601387d1ae49333d5ace8ae86ee',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fdmeif0_2229',['DMA_LISR_DMEIF0',['../group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fdmeif1_2230',['DMA_LISR_DMEIF1',['../group__Peripheral__Registers__Bits__Definition.html#gaa4903814bfc12dd6193416374fbddf8c',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fdmeif2_2231',['DMA_LISR_DMEIF2',['../group__Peripheral__Registers__Bits__Definition.html#gabc7edcd7404f0dcf19a724dfad22026a',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fdmeif3_2232',['DMA_LISR_DMEIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga01fd1397b41221f5bdf6f107cb92e196',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ffeif0_2233',['DMA_LISR_FEIF0',['../group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ffeif1_2234',['DMA_LISR_FEIF1',['../group__Peripheral__Registers__Bits__Definition.html#gafbc4fecde60c09e12f10113a156bb922',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ffeif2_2235',['DMA_LISR_FEIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga99c42b194213872753460ef9b7745213',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ffeif3_2236',['DMA_LISR_FEIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga5367443a1378eef82aed62ca22763952',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fhtif0_2237',['DMA_LISR_HTIF0',['../group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fhtif1_2238',['DMA_LISR_HTIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga04304a9f8891e325247c0aaa4c9fac72',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fhtif2_2239',['DMA_LISR_HTIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fhtif3_2240',['DMA_LISR_HTIF3',['../group__Peripheral__Registers__Bits__Definition.html#gaa10c891ee2ec333b7f87eea5886d574f',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ftcif0_2241',['DMA_LISR_TCIF0',['../group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ftcif1_2242',['DMA_LISR_TCIF1',['../group__Peripheral__Registers__Bits__Definition.html#gae02aec39ded937b3ce816d3df4520d9b',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ftcif2_2243',['DMA_LISR_TCIF2',['../group__Peripheral__Registers__Bits__Definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8',1,'stm32f4xx.h']]],
  ['dma_5flisr_5ftcif3_2244',['DMA_LISR_TCIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fteif0_2245',['DMA_LISR_TEIF0',['../group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fteif1_2246',['DMA_LISR_TEIF1',['../group__Peripheral__Registers__Bits__Definition.html#ga0cd826db0b9ea5544d1a93beb90f8972',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fteif2_2247',['DMA_LISR_TEIF2',['../group__Peripheral__Registers__Bits__Definition.html#ga74d540802cadde42bdd6debae5d8ab89',1,'stm32f4xx.h']]],
  ['dma_5flisr_5fteif3_2248',['DMA_LISR_TEIF3',['../group__Peripheral__Registers__Bits__Definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f',1,'stm32f4xx.h']]],
  ['dma_5fmemory0baseaddr_2249',['DMA_Memory0BaseAddr',['../structDMA__InitTypeDef.html#a93227da797b033f9bc87523e1cfd8bbb',1,'DMA_InitTypeDef']]],
  ['dma_5fmemory_5f0_2250',['DMA_Memory_0',['../group__DMA__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemory_5f1_2251',['DMA_Memory_1',['../group__DMA__memory__targets__definitions.html#ga6d1e13631e4ef9a013d078e613fd7fd5',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemory_5fburst_2252',['DMA_memory_burst',['../group__DMA__memory__burst.html',1,'']]],
  ['dma_5fmemory_5fdata_5fsize_2253',['DMA_memory_data_size',['../group__DMA__memory__data__size.html',1,'']]],
  ['dma_5fmemory_5fincremented_5fmode_2254',['DMA_memory_incremented_mode',['../group__DMA__memory__incremented__mode.html',1,'']]],
  ['dma_5fmemory_5ftargets_5fdefinitions_2255',['DMA_memory_targets_definitions',['../group__DMA__memory__targets__definitions.html',1,'']]],
  ['dma_5fmemoryburst_2256',['DMA_MemoryBurst',['../structDMA__InitTypeDef.html#a10bdf685aa58035632ead27b61fe4ffd',1,'DMA_InitTypeDef']]],
  ['dma_5fmemoryburst_5finc16_2257',['DMA_MemoryBurst_INC16',['../group__DMA__memory__burst.html#ga4ffd4960f794b187229fac1cea3d81c9',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryburst_5finc4_2258',['DMA_MemoryBurst_INC4',['../group__DMA__memory__burst.html#gacf7f57731c663fdc6ca8a6fb18ff31b0',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryburst_5finc8_2259',['DMA_MemoryBurst_INC8',['../group__DMA__memory__burst.html#ga33aca825c5a81e83753ff6fadb3634c0',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryburst_5fsingle_2260',['DMA_MemoryBurst_Single',['../group__DMA__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemorydatasize_2261',['DMA_MemoryDataSize',['../structDMA__InitTypeDef.html#a74bb71921c4d198d6cf1979c120f694f',1,'DMA_InitTypeDef']]],
  ['dma_5fmemorydatasize_5fbyte_2262',['DMA_MemoryDataSize_Byte',['../group__DMA__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemorydatasize_5fhalfword_2263',['DMA_MemoryDataSize_HalfWord',['../group__DMA__memory__data__size.html#ga74c9b4e547f5eaaf35d4fd3d01ed5741',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemorydatasize_5fword_2264',['DMA_MemoryDataSize_Word',['../group__DMA__memory__data__size.html#gaff403722a6f82d4b34c9ef306507bb98',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryinc_2265',['DMA_MemoryInc',['../structDMA__InitTypeDef.html#aaf69c680a297ec01a2ed613289e691a1',1,'DMA_InitTypeDef']]],
  ['dma_5fmemoryinc_5fdisable_2266',['DMA_MemoryInc_Disable',['../group__DMA__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemoryinc_5fenable_2267',['DMA_MemoryInc_Enable',['../group__DMA__memory__incremented__mode.html#ga4e8cb23d039c74bbbf365d7678835bbb',1,'stm32f4xx_dma.h']]],
  ['dma_5fmemorytargetconfig_2268',['DMA_MemoryTargetConfig',['../group__DMA.html#ga4ebcffd32eb6968ac61cfb64a6bae258',1,'DMA_MemoryTargetConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget):&#160;stm32f4xx_dma.c'],['../group__DMA__Group3.html#ga4ebcffd32eb6968ac61cfb64a6bae258',1,'DMA_MemoryTargetConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget):&#160;stm32f4xx_dma.c']]],
  ['dma_5fmode_2269',['DMA_Mode',['../structDMA__InitTypeDef.html#a8adbe6f3e46471d109afaa3111dce220',1,'DMA_InitTypeDef']]],
  ['dma_5fmode_5fcircular_2270',['DMA_Mode_Circular',['../group__DMA__circular__normal__mode.html#ga36327b14c302098fbc5823ac3f1ae020',1,'stm32f4xx_dma.h']]],
  ['dma_5fmode_5fnormal_2271',['DMA_Mode_Normal',['../group__DMA__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheral_5fburst_2272',['DMA_peripheral_burst',['../group__DMA__peripheral__burst.html',1,'']]],
  ['dma_5fperipheral_5fdata_5fsize_2273',['DMA_peripheral_data_size',['../group__DMA__peripheral__data__size.html',1,'']]],
  ['dma_5fperipheral_5fincrement_5foffset_2274',['DMA_peripheral_increment_offset',['../group__DMA__peripheral__increment__offset.html',1,'']]],
  ['dma_5fperipheral_5fincremented_5fmode_2275',['DMA_peripheral_incremented_mode',['../group__DMA__peripheral__incremented__mode.html',1,'']]],
  ['dma_5fperipheralbaseaddr_2276',['DMA_PeripheralBaseAddr',['../structDMA__InitTypeDef.html#a232af556de7c2eec9a82d448730bd86d',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheralburst_2277',['DMA_PeripheralBurst',['../structDMA__InitTypeDef.html#a331a1d487dba9bcba3f58e136bb91bc1',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheralburst_5finc16_2278',['DMA_PeripheralBurst_INC16',['../group__DMA__peripheral__burst.html#ga04ff56ff0a2a5470fc2c4817be4213c2',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralburst_5finc4_2279',['DMA_PeripheralBurst_INC4',['../group__DMA__peripheral__burst.html#gaa8eba5161b3927f1ffb81157f3e39b71',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralburst_5finc8_2280',['DMA_PeripheralBurst_INC8',['../group__DMA__peripheral__burst.html#gaf04ba122268e0f54085ca8e45410fe69',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralburst_5fsingle_2281',['DMA_PeripheralBurst_Single',['../group__DMA__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheraldatasize_2282',['DMA_PeripheralDataSize',['../structDMA__InitTypeDef.html#afb46aaadfb80a7e19277c868bd252554',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheraldatasize_5fbyte_2283',['DMA_PeripheralDataSize_Byte',['../group__DMA__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheraldatasize_5fhalfword_2284',['DMA_PeripheralDataSize_HalfWord',['../group__DMA__peripheral__data__size.html#gab1988e5005ee65c261018f62866e4585',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheraldatasize_5fword_2285',['DMA_PeripheralDataSize_Word',['../group__DMA__peripheral__data__size.html#ga516ea7a40945d8325fe73e079b245ea1',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralinc_2286',['DMA_PeripheralInc',['../structDMA__InitTypeDef.html#ad4d427790f9a089ca0257a358fc263c2',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheralinc_5fdisable_2287',['DMA_PeripheralInc_Disable',['../group__DMA__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31',1,'stm32f4xx_dma.h']]],
  ['dma_5fperipheralinc_5fenable_2288',['DMA_PeripheralInc_Enable',['../group__DMA__peripheral__incremented__mode.html#gaf7921ea423fb60701a091c508cd0f33a',1,'stm32f4xx_dma.h']]],
  ['dma_5fperiphincoffsetsizeconfig_2289',['DMA_PeriphIncOffsetSizeConfig',['../group__DMA__Group1.html#ga210a9861460b3c9b3fa14fdc1a949744',1,'DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_Pincos):&#160;stm32f4xx_dma.c'],['../group__DMA.html#ga210a9861460b3c9b3fa14fdc1a949744',1,'DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_Pincos):&#160;stm32f4xx_dma.c']]],
  ['dma_5fpincos_5fpsize_2290',['DMA_PINCOS_Psize',['../group__DMA__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0',1,'stm32f4xx_dma.h']]],
  ['dma_5fpincos_5fwordaligned_2291',['DMA_PINCOS_WordAligned',['../group__DMA__peripheral__increment__offset.html#gaae8184971db13b62cd9f4dc5aecf9c22',1,'stm32f4xx_dma.h']]],
  ['dma_5fpriority_2292',['DMA_Priority',['../structDMA__InitTypeDef.html#ab9a17bd51778478cbd728c868206dca0',1,'DMA_InitTypeDef']]],
  ['dma_5fpriority_5fhigh_2293',['DMA_Priority_High',['../group__DMA__priority__level.html#gae2441c0b4d4ba9945a6f4f7d08045a8e',1,'stm32f4xx_dma.h']]],
  ['dma_5fpriority_5flevel_2294',['DMA_priority_level',['../group__DMA__priority__level.html',1,'']]],
  ['dma_5fpriority_5flow_2295',['DMA_Priority_Low',['../group__DMA__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179',1,'stm32f4xx_dma.h']]],
  ['dma_5fpriority_5fmedium_2296',['DMA_Priority_Medium',['../group__DMA__priority__level.html#ga8e0d4a958f4288c6c759945789490f38',1,'stm32f4xx_dma.h']]],
  ['dma_5fpriority_5fveryhigh_2297',['DMA_Priority_VeryHigh',['../group__DMA__priority__level.html#gadccd2f8b2ac24ba4fd485dd5b9b48671',1,'stm32f4xx_dma.h']]],
  ['dma_5fprivate_5ffunctions_2298',['DMA_Private_Functions',['../group__DMA__Private__Functions.html',1,'']]],
  ['dma_5fsetcurrdatacounter_2299',['DMA_SetCurrDataCounter',['../group__DMA.html#ga6a11a2c951cff59b125ba8857d44e3f3',1,'DMA_SetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx, uint16_t Counter):&#160;stm32f4xx_dma.c'],['../group__DMA__Group2.html#ga6a11a2c951cff59b125ba8857d44e3f3',1,'DMA_SetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx, uint16_t Counter):&#160;stm32f4xx_dma.c']]],
  ['dma_5fstream0_5fit_5fmask_2300',['DMA_Stream0_IT_MASK',['../CHAL_8h.html#a0a11ce367da8e19eb27cf7f129da4b3d',1,'DMA_Stream0_IT_MASK():&#160;CHAL.h'],['../group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d',1,'DMA_Stream0_IT_MASK():&#160;stm32f4xx_dma.c']]],
  ['dma_5fstream1_5fit_5fmask_2301',['DMA_Stream1_IT_MASK',['../CHAL_8h.html#a145798f7c0cffc0effe3b6588f7a5812',1,'DMA_Stream1_IT_MASK():&#160;CHAL.h'],['../group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812',1,'DMA_Stream1_IT_MASK():&#160;stm32f4xx_dma.c']]],
  ['dma_5fstream2_5fit_5fmask_2302',['DMA_Stream2_IT_MASK',['../group__DMA.html#gab7e71eaed70613ad592acfb37eb37777',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream3_5fit_5fmask_2303',['DMA_Stream3_IT_MASK',['../group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream4_5fit_5fmask_2304',['DMA_Stream4_IT_MASK',['../group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream5_5fit_5fmask_2305',['DMA_Stream5_IT_MASK',['../group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7',1,'DMA_Stream5_IT_MASK():&#160;stm32f4xx_dma.c'],['../CHAL_8h.html#aceb30b7dcde1275d843ea932a00f44d7',1,'DMA_Stream5_IT_MASK():&#160;CHAL.h']]],
  ['dma_5fstream6_5fit_5fmask_2306',['DMA_Stream6_IT_MASK',['../group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream7_5fit_5fmask_2307',['DMA_Stream7_IT_MASK',['../group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e',1,'stm32f4xx_dma.c']]],
  ['dma_5fstream_5ftypedef_2308',['DMA_Stream_TypeDef',['../structDMA__Stream__TypeDef.html',1,'']]],
  ['dma_5fstructinit_2309',['DMA_StructInit',['../group__DMA__Group1.html#ga0f7f95f750a90a6824f4e9b6f58adc7e',1,'DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c'],['../group__DMA.html#ga0f7f95f750a90a6824f4e9b6f58adc7e',1,'DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c']]],
  ['dma_5fsxcr_5fack_2310',['DMA_SxCR_ACK',['../group__Peripheral__Registers__Bits__Definition.html#ga4f597f58faf86d2b78ad931079f57305',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fchsel_2311',['DMA_SxCR_CHSEL',['../group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fchsel_5f0_2312',['DMA_SxCR_CHSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga17d34dad5c7bdb97fdcadaebfed80d90',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fchsel_5f1_2313',['DMA_SxCR_CHSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gafa59d7ef4d7e0895f18ca4ef1210edae',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fchsel_5f2_2314',['DMA_SxCR_CHSEL_2',['../group__Peripheral__Registers__Bits__Definition.html#gae001e60d3fd84c18bb5e2f96b695af38',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fcirc_2315',['DMA_SxCR_CIRC',['../group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fct_2316',['DMA_SxCR_CT',['../group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdbm_2317',['DMA_SxCR_DBM',['../group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdir_2318',['DMA_SxCR_DIR',['../group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdir_5f0_2319',['DMA_SxCR_DIR_0',['../group__Peripheral__Registers__Bits__Definition.html#gadca9547536f3d2f76577275964b4875e',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdir_5f1_2320',['DMA_SxCR_DIR_1',['../group__Peripheral__Registers__Bits__Definition.html#gac52c8d6ecad03bfe531867fa7457f2ae',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fdmeie_2321',['DMA_SxCR_DMEIE',['../group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fen_2322',['DMA_SxCR_EN',['../group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fhtie_2323',['DMA_SxCR_HTIE',['../group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmburst_2324',['DMA_SxCR_MBURST',['../group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmburst_5f0_2325',['DMA_SxCR_MBURST_0',['../group__Peripheral__Registers__Bits__Definition.html#ga1e3931a8f14ffe008b8717e1b3232fca',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmburst_5f1_2326',['DMA_SxCR_MBURST_1',['../group__Peripheral__Registers__Bits__Definition.html#gaf28eac7212392083bbf1b3d475022b74',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fminc_2327',['DMA_SxCR_MINC',['../group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmsize_2328',['DMA_SxCR_MSIZE',['../group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmsize_5f0_2329',['DMA_SxCR_MSIZE_0',['../group__Peripheral__Registers__Bits__Definition.html#ga39adb60b3394b61366691b45b8c2b80f',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fmsize_5f1_2330',['DMA_SxCR_MSIZE_1',['../group__Peripheral__Registers__Bits__Definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpburst_2331',['DMA_SxCR_PBURST',['../group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpburst_5f0_2332',['DMA_SxCR_PBURST_0',['../group__Peripheral__Registers__Bits__Definition.html#gadf0eee1ad1788868a194f95107057a16',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpburst_5f1_2333',['DMA_SxCR_PBURST_1',['../group__Peripheral__Registers__Bits__Definition.html#ga061207b2c654a0dd62e40187c9557eda',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpfctrl_2334',['DMA_SxCR_PFCTRL',['../group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpinc_2335',['DMA_SxCR_PINC',['../group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpincos_2336',['DMA_SxCR_PINCOS',['../group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpl_2337',['DMA_SxCR_PL',['../group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpl_5f0_2338',['DMA_SxCR_PL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpl_5f1_2339',['DMA_SxCR_PL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpsize_2340',['DMA_SxCR_PSIZE',['../group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpsize_5f0_2341',['DMA_SxCR_PSIZE_0',['../group__Peripheral__Registers__Bits__Definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fpsize_5f1_2342',['DMA_SxCR_PSIZE_1',['../group__Peripheral__Registers__Bits__Definition.html#ga8f376d0900380a3045cbeadd6a037302',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5ftcie_2343',['DMA_SxCR_TCIE',['../group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7',1,'stm32f4xx.h']]],
  ['dma_5fsxcr_5fteie_2344',['DMA_SxCR_TEIE',['../group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5fdmdis_2345',['DMA_SxFCR_DMDIS',['../group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffeie_2346',['DMA_SxFCR_FEIE',['../group__Peripheral__Registers__Bits__Definition.html#gaba9ca2264bc381abe0f4183729ab1fb1',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffs_2347',['DMA_SxFCR_FS',['../group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffs_5f0_2348',['DMA_SxFCR_FS_0',['../group__Peripheral__Registers__Bits__Definition.html#gaccf0cb1a99fb8265535b15fc6a428060',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffs_5f1_2349',['DMA_SxFCR_FS_1',['../group__Peripheral__Registers__Bits__Definition.html#ga6b5dd8e40fe393762866522caa0ab842',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffs_5f2_2350',['DMA_SxFCR_FS_2',['../group__Peripheral__Registers__Bits__Definition.html#ga51558a53d17a6deeed3937c15787361c',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffth_2351',['DMA_SxFCR_FTH',['../group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffth_5f0_2352',['DMA_SxFCR_FTH_0',['../group__Peripheral__Registers__Bits__Definition.html#ga63716e11d34bca95927671055aa63fe8',1,'stm32f4xx.h']]],
  ['dma_5fsxfcr_5ffth_5f1_2353',['DMA_SxFCR_FTH_1',['../group__Peripheral__Registers__Bits__Definition.html#gae3d780fc1222a183071c73e62a0524a1',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_2354',['DMA_SxNDT',['../group__Peripheral__Registers__Bits__Definition.html#ga62e0e1a1121885de705e618855ba83b0',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f0_2355',['DMA_SxNDT_0',['../group__Peripheral__Registers__Bits__Definition.html#ga9ae52f0e22e621d60861143ca6027852',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f1_2356',['DMA_SxNDT_1',['../group__Peripheral__Registers__Bits__Definition.html#ga4c4223f0a871ccfee403988befa42d94',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f10_2357',['DMA_SxNDT_10',['../group__Peripheral__Registers__Bits__Definition.html#ga64a0c2548db60b344bbbda72b53089ca',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f11_2358',['DMA_SxNDT_11',['../group__Peripheral__Registers__Bits__Definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f12_2359',['DMA_SxNDT_12',['../group__Peripheral__Registers__Bits__Definition.html#gaa27c8ece8e904ef16ea45be9f7733103',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f13_2360',['DMA_SxNDT_13',['../group__Peripheral__Registers__Bits__Definition.html#ga8f320a375482fe097d3f1579925013bb',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f14_2361',['DMA_SxNDT_14',['../group__Peripheral__Registers__Bits__Definition.html#ga8882d292259d683b075bf6c4e009b3ae',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f15_2362',['DMA_SxNDT_15',['../group__Peripheral__Registers__Bits__Definition.html#ga386a1a2048a470bed80654cd548dea65',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f2_2363',['DMA_SxNDT_2',['../group__Peripheral__Registers__Bits__Definition.html#ga4766cc41262f7b530351ecc5939fc222',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f3_2364',['DMA_SxNDT_3',['../group__Peripheral__Registers__Bits__Definition.html#gaaa43d96546fce4a436e4478a99ac0394',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f4_2365',['DMA_SxNDT_4',['../group__Peripheral__Registers__Bits__Definition.html#ga81412c27b9d192be6c8c251b3a750e3c',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f5_2366',['DMA_SxNDT_5',['../group__Peripheral__Registers__Bits__Definition.html#gaeff6beaa117fca4b6d1bbd87de34f674',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f6_2367',['DMA_SxNDT_6',['../group__Peripheral__Registers__Bits__Definition.html#ga7533a77655a960f82d08edfd2f4bf7ee',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f7_2368',['DMA_SxNDT_7',['../group__Peripheral__Registers__Bits__Definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f8_2369',['DMA_SxNDT_8',['../group__Peripheral__Registers__Bits__Definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca',1,'stm32f4xx.h']]],
  ['dma_5fsxndt_5f9_2370',['DMA_SxNDT_9',['../group__Peripheral__Registers__Bits__Definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698',1,'stm32f4xx.h']]],
  ['dma_5ftypedef_2371',['DMA_TypeDef',['../structDMA__TypeDef.html',1,'']]],
  ['dmabmr_2372',['DMABMR',['../structETH__TypeDef.html#a32b1c260b8ab0b3f67cbfa97f4d910d1',1,'ETH_TypeDef']]],
  ['dmachrbar_2373',['DMACHRBAR',['../structETH__TypeDef.html#a03160db5ffae457bab55c0358c4ef998',1,'ETH_TypeDef']]],
  ['dmachrdr_2374',['DMACHRDR',['../structETH__TypeDef.html#ab4a222f725cc43952993519b20466637',1,'ETH_TypeDef']]],
  ['dmachtbar_2375',['DMACHTBAR',['../structETH__TypeDef.html#abb2eba5ee2a1621abeeb59e3aadc0318',1,'ETH_TypeDef']]],
  ['dmachtdr_2376',['DMACHTDR',['../structETH__TypeDef.html#ab02310e389320a383022b666af621ba9',1,'ETH_TypeDef']]],
  ['dmacr_2377',['DMACR',['../structCRYP__TypeDef.html#ad525241894427fc83a16e3370bb5b1d8',1,'CRYP_TypeDef']]],
  ['dmaier_2378',['DMAIER',['../structETH__TypeDef.html#af35764e78c9cb2a8743822f63134ef42',1,'ETH_TypeDef']]],
  ['dmamfbocr_2379',['DMAMFBOCR',['../structETH__TypeDef.html#aa031754e61b60bbbec393be19fb30036',1,'ETH_TypeDef']]],
  ['dmaomr_2380',['DMAOMR',['../structETH__TypeDef.html#a28b3943a7ad7db88c59a5f690446eacd',1,'ETH_TypeDef']]],
  ['dmar_2381',['DMAR',['../structTIM__TypeDef.html#a4e0fbb52e6dd4bdabcb3f3b2f4bae40c',1,'TIM_TypeDef']]],
  ['dmardlar_2382',['DMARDLAR',['../structETH__TypeDef.html#a46aafb9acbd753c23f89a9f57b68b64f',1,'ETH_TypeDef']]],
  ['dmarpdr_2383',['DMARPDR',['../structETH__TypeDef.html#aedb2e74c294ffed25c952b17e5bc0fc4',1,'ETH_TypeDef']]],
  ['dmarswtr_2384',['DMARSWTR',['../structETH__TypeDef.html#a2dd103ceba1159cefa4307bc31786640',1,'ETH_TypeDef']]],
  ['dmasr_2385',['DMASR',['../structETH__TypeDef.html#aa55a721ec8bb2239012aa7202e75abef',1,'ETH_TypeDef']]],
  ['dmatdlar_2386',['DMATDLAR',['../structETH__TypeDef.html#a480a59fd0e4c6088a693fc8160831154',1,'ETH_TypeDef']]],
  ['dmatpdr_2387',['DMATPDR',['../structETH__TypeDef.html#aab836646e2e03cde9af74e439e875403',1,'ETH_TypeDef']]],
  ['dor1_2388',['DOR1',['../structDAC__TypeDef.html#a50b4f0b0d2a376f729c8d7acf47864c3',1,'DAC_TypeDef']]],
  ['dor2_2389',['DOR2',['../structDAC__TypeDef.html#a1bde8391647d6422b39ab5ba4f13848b',1,'DAC_TypeDef']]],
  ['double_20buffer_20mode_20functions_2390',['Double Buffer mode functions',['../group__DMA__Group3.html',1,'']]],
  ['dout_2391',['DOUT',['../structCRYP__TypeDef.html#a0b3e1f1551d11a01f7b2356e91281e7d',1,'CRYP_TypeDef']]],
  ['dr_2392',['DR',['../structADC__TypeDef.html#a84114accead82bd11a0e12a429cdfed9',1,'ADC_TypeDef::DR()'],['../structCRC__TypeDef.html#a50cb22870dbb9001241cec694994e5ef',1,'CRC_TypeDef::DR()'],['../structDCMI__TypeDef.html#a266cec1031b0be730b0e35523f5e2934',1,'DCMI_TypeDef::DR()'],['../structI2C__TypeDef.html#a5c1551b886fbb8e801b9203f6d7dc7c5',1,'I2C_TypeDef::DR()'],['../structRTC__TypeDef.html#a8750eae683cb3d382476dc7cdcd92b96',1,'RTC_TypeDef::DR()'],['../structSPI__TypeDef.html#ae192c943732b6ab5e5611e860cc05544',1,'SPI_TypeDef::DR()'],['../structUSART__TypeDef.html#accee34aaec89aad4aeef512bba173ae5',1,'USART_TypeDef::DR()'],['../structCRYP__TypeDef.html#ab478a4717a3fa209b9c060ecaf70c9a1',1,'CRYP_TypeDef::DR()'],['../structRNG__TypeDef.html#a89f3352fb11cca430aaecc0c9b49c6d3',1,'RNG_TypeDef::DR()']]],
  ['dtimer_2393',['DTIMER',['../structSDIO__TypeDef.html#a5af1984c7c00890598ca74fc85449f9f',1,'SDIO_TypeDef']]]
];
