<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB CAT1 Peripheral driver library: cy_stc_pll_manual_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB CAT1 Peripheral driver library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcy__stc__pll__manual__config__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cy_stc_pll_manual_config_t Struct Reference<div class="ingroups"><a class="el" href="group__group__sysclk.html">SysClk       (System Clock)</a> &raquo; <a class="el" href="group__group__sysclk__pll.html">Phase Locked Loop (PLL)</a> &raquo; <a class="el" href="group__group__sysclk__pll__structs.html">Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Structure containing information for manual configuration of a PLL. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0bf5e1425fbb3a69aa2b9ec4b921b236"><td class="memItemLeft" align="right" valign="top"><a id="a0bf5e1425fbb3a69aa2b9ec4b921b236"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a0bf5e1425fbb3a69aa2b9ec4b921b236">feedbackDiv</a></td></tr>
<tr class="memdesc:a0bf5e1425fbb3a69aa2b9ec4b921b236"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG register, FEEDBACK_DIV (P) bits. <br /></td></tr>
<tr class="separator:a0bf5e1425fbb3a69aa2b9ec4b921b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7545c17f5208b956d90f86d38ca6974f"><td class="memItemLeft" align="right" valign="top"><a id="a7545c17f5208b956d90f86d38ca6974f"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a7545c17f5208b956d90f86d38ca6974f">referenceDiv</a></td></tr>
<tr class="memdesc:a7545c17f5208b956d90f86d38ca6974f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG register, REFERENCE_DIV (Q) bits. <br /></td></tr>
<tr class="separator:a7545c17f5208b956d90f86d38ca6974f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8bbccfd7d952e84515784c13c99ea9"><td class="memItemLeft" align="right" valign="top"><a id="abe8bbccfd7d952e84515784c13c99ea9"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#abe8bbccfd7d952e84515784c13c99ea9">outputDiv</a></td></tr>
<tr class="memdesc:abe8bbccfd7d952e84515784c13c99ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG register, OUTPUT_DIV bits. <br /></td></tr>
<tr class="separator:abe8bbccfd7d952e84515784c13c99ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af681c23d3186d2a38661c8019bb3a8a6"><td class="memItemLeft" align="right" valign="top"><a id="af681c23d3186d2a38661c8019bb3a8a6"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#af681c23d3186d2a38661c8019bb3a8a6">lfMode</a></td></tr>
<tr class="memdesc:af681c23d3186d2a38661c8019bb3a8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG register, PLL_LF_MODE bit. <br /></td></tr>
<tr class="separator:af681c23d3186d2a38661c8019bb3a8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2b4c76d69fcbd676eb18cf91537c12"><td class="memItemLeft" align="right" valign="top"><a id="a9e2b4c76d69fcbd676eb18cf91537c12"></a>
<a class="el" href="group__group__sysclk__fll__enums.html#ga777e08424e26c9cd8c2602b2114e716b">cy_en_fll_pll_output_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a9e2b4c76d69fcbd676eb18cf91537c12">outputMode</a></td></tr>
<tr class="memdesc:a9e2b4c76d69fcbd676eb18cf91537c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG register, BYPASS_SEL bits. <br /></td></tr>
<tr class="separator:a9e2b4c76d69fcbd676eb18cf91537c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30371f095cdd2863e11c1de133cecf12"><td class="memItemLeft" align="right" valign="top"><a id="a30371f095cdd2863e11c1de133cecf12"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a30371f095cdd2863e11c1de133cecf12">fracDiv</a></td></tr>
<tr class="memdesc:a30371f095cdd2863e11c1de133cecf12"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG2 register, FRAC_DIV bits, only for CAT1C devices. <br /></td></tr>
<tr class="separator:a30371f095cdd2863e11c1de133cecf12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4770d4ae7bc5cec99ce25e55c0dad239"><td class="memItemLeft" align="right" valign="top"><a id="a4770d4ae7bc5cec99ce25e55c0dad239"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a4770d4ae7bc5cec99ce25e55c0dad239">fracDitherEn</a></td></tr>
<tr class="memdesc:a4770d4ae7bc5cec99ce25e55c0dad239"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG2 register, FRAC_DITHER_EN bit, only for CAT1C devices. <br /></td></tr>
<tr class="separator:a4770d4ae7bc5cec99ce25e55c0dad239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee1fcadf7c4172877695f92d7daf51d"><td class="memItemLeft" align="right" valign="top"><a id="adee1fcadf7c4172877695f92d7daf51d"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#adee1fcadf7c4172877695f92d7daf51d">fracEn</a></td></tr>
<tr class="memdesc:adee1fcadf7c4172877695f92d7daf51d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG2 register, FRAC_EN bit, only for CAT1C devices. <br /></td></tr>
<tr class="separator:adee1fcadf7c4172877695f92d7daf51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0387366eb349b01267e12f7fabaec676"><td class="memItemLeft" align="right" valign="top"><a id="a0387366eb349b01267e12f7fabaec676"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a0387366eb349b01267e12f7fabaec676">sscgDepth</a></td></tr>
<tr class="memdesc:a0387366eb349b01267e12f7fabaec676"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG3 register, SSCG_DEPTH bits, only for CAT1C devices. <br /></td></tr>
<tr class="separator:a0387366eb349b01267e12f7fabaec676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e981c1e777100f2aa20645e173b9f50"><td class="memItemLeft" align="right" valign="top"><a id="a0e981c1e777100f2aa20645e173b9f50"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a0e981c1e777100f2aa20645e173b9f50">sscgRate</a></td></tr>
<tr class="memdesc:a0e981c1e777100f2aa20645e173b9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG3 register, SSCG_RATE bits, only for CAT1C devices. <br /></td></tr>
<tr class="separator:a0e981c1e777100f2aa20645e173b9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e5e78968360e94e03f20567c2d09fe"><td class="memItemLeft" align="right" valign="top"><a id="a44e5e78968360e94e03f20567c2d09fe"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a44e5e78968360e94e03f20567c2d09fe">sscgEn</a></td></tr>
<tr class="memdesc:a44e5e78968360e94e03f20567c2d09fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK_PLL_CONFIG3 register, SSCG_EN bit, only for CAT1C devices. <br /></td></tr>
<tr class="separator:a44e5e78968360e94e03f20567c2d09fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb915163762afdae20e1a7407ed11c1"><td class="memItemLeft" align="right" valign="top"><a id="a3fb915163762afdae20e1a7407ed11c1"></a>
<a class="el" href="structcy__stc__dpll__lp__config__t.html">cy_stc_dpll_lp_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a3fb915163762afdae20e1a7407ed11c1">lpPllCfg</a></td></tr>
<tr class="memdesc:a3fb915163762afdae20e1a7407ed11c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL-LP configuration. <br /></td></tr>
<tr class="separator:a3fb915163762afdae20e1a7407ed11c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3228c3783f2c8baeefd3ab26935b76f4"><td class="memItemLeft" align="right" valign="top"><a id="a3228c3783f2c8baeefd3ab26935b76f4"></a>
<a class="el" href="structcy__stc__dpll__hp__config__t.html">cy_stc_dpll_hp_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pll__manual__config__t.html#a3228c3783f2c8baeefd3ab26935b76f4">hpPllCfg</a></td></tr>
<tr class="memdesc:a3228c3783f2c8baeefd3ab26935b76f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL-HP configuration. <br /></td></tr>
<tr class="separator:a3228c3783f2c8baeefd3ab26935b76f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB CAT1 Peripheral driver library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
