{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Creating a Vivado HLS Core\n",
    "\n",
    "\n",
    "This notebook will walk through the process of creating a Vivado HLS core. This notebook assumes that you are familiar with Vivado HLS and have already used Vivado HLS to write, simluate, and debug a C/C++ core for hardware.\n",
    "\n",
    "\n",
    "If you have not already, add Vivado HLS to your executable path. In Cygwin, you can do this by running:\n",
    "\n",
    "``` bash\n",
    "    source C:/Xilinx/Vivado/2017.1/settings64.sh\n",
    "```\n",
    "\n",
    "Or on Linux: \n",
    "\n",
    "``` bash\n",
    "    source /opt/Xilinx/Vivado/2017.1/settings64.sh\n",
    "```\n",
    "\n",
    "These command assume that Vivado has been installed in `C:/Xilinx/Vivado` or `/opt/Xilinx/Vivado/`. If that is not the case, you should modify the commands above to match your installation path. \n",
    "\n",
    "This notebook assumes that you have cloned the [PYNQ-HLS repository](https://github.com/drichmond/PYNQ-HLS) to the home directory (`~`) on your computer. On our computer, this is the `/home/xilinx/` directory. \n",
    "\n",
    "To skip this notebook, run the following commands on your host computer: \n",
    "\n",
    "``` bash\n",
    "     cp ~/PYNQ-HLS/pynqhls/io/ip/ctrlloop/* ~/PYNQ-HLS/tutorial/pynqhls/io/ip/ctrlloop/\n",
    "     make -C ~/PYNQ-HLS/pynqhls/io/ip/ctrlloop/\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Objectives: \n",
    "\n",
    "We will be creating a real-time control loop as a High-Level Synthesis core. The loop will execute with a predictable period and interact with the physical world: Read buttons, set LED values, and print UART data.\n",
    "\n",
    "This notebook will teach you how to : \n",
    "1. Create an AXI-Lite Interface for HLS Core configuration\n",
    "2. Create a protocol-less Output Bus for driving LEDs\n",
    "3. Create a protocol-less Input Bus for reading buttons\n",
    "4. Create an AXI-Master Interface for communicating with an AXI peripheral\n",
    "\n",
    "The AXI Lite interface will be connected to the ZYNQ ARM PS, the Input and Output busses will be connected to pins, and the AXI-Master Interface will be connected to an AXI UART Core."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Creating a Vivado HLS Project\n",
    "\n",
    "\n",
    "We will begin by creating a Vivado HLS project. On your host computer, navigate to the following folder of the PYNQ-HLS repository using your terminal:\n",
    "\n",
    "```bash\n",
    "    cd ~/PYNQ-HLS/tutorial/pynqhls/io/ip/ctrlloop/\n",
    "```\n",
    "\n",
    "In this directory we have provided a makefile that will: \n",
    "\n",
    "1. Create a `ctrlloop` directory with a Vivado HLS project\n",
    "2. Add `ctrlloop.cpp`, `ctrlloop.hpp`, and `main.cpp` files to the project\n",
    "3. Run tests for the `ctrlloop.cpp` file (**These will fail initially**)\n",
    "4. If the tests pass, synthesize the core.\n",
    "\n",
    "To run the makefile, run make from your current directory:\n",
    "\n",
    "``` bash\n",
    "    make\n",
    "```\n",
    "\n",
    "This will build the Vivado HLS project, but the testbench will fail because the method `ctrlloop` is not implemented. Open the project in the Vivado HLS tool by running the command:\n",
    "\n",
    "```bash\n",
    "    vivado_hls -p ~/PYNQ-HLS/tutorial/pynqhls/io/ip/ctrlloop/\n",
    "```\n",
    "\n",
    "This will open the following window:\n",
    "\n",
    "<img src=\"pictures/vivadohls_ctrlloop_splash.png\" alt=\"Ctrlloop Project in Vivado HLS\" style=\"width: 768px;\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Writing Your Core\n",
    "\n",
    "The next step is to implement the `ctrlloop` core. Open the file `ctrlloop.cpp`. You will see the following method body: \n",
    "\n",
    "``` C++\n",
    "\n",
    "#include \"ctrlloop.hpp\"\n",
    "#include \"ap_utils.h\"\n",
    "\n",
    "/* ctrlloop - A control loop function. Using the AP_AUTORESTART bit of the\n",
    " * AP_CTRL register this loop implements a real-time control loop.\n",
    " *\n",
    " * mem - ap_uint<32> - An array representing the peripheral memory space. This\n",
    " * will become an AXI-Master bus through the use of pragmas\n",
    " *\n",
    " * regs - ap_uint<32> - An array representing the internal memory space\n",
    " * (registers) of the core. The function can read and write to locations\n",
    " * here. This will be accessible from the ARM core using the CTRL AXI-Slave bus\n",
    " *\n",
    " * buttons - const ap_uint<4> - An ap_uint representing the current value on the\n",
    " * 4 buttons switches on the PYNQ board. The const specifier will make this\n",
    " * default to a 4-bit input port on the HLS core\n",
    " * \n",
    " * leds - ap_uint<4>& - An ap_uint for assigning values to the LEDs. Using\n",
    " * pragmas this will become a 4-bit output port\n",
    " */\n",
    "void ctrlloop(ap_uint<32> iomem [IOMEM_SPACE_SIZE],\n",
    "\tap_uint<32> regs[REG_SPACE_SIZE],\n",
    "\tconst ap_uint<4> buttons,\n",
    "\tap_uint<4>& leds){\n",
    "\n",
    "\t// Write your code here!\n",
    "}\n",
    "\n",
    "\n",
    "```\n",
    "\n",
    "As you can see, the body of the function `ctrlloop` is blank - **this is okay**. To pass the testbench we have provided in `main.cpp` you will need to fill out the functionality. \n",
    "\n",
    "To pass the testbench, you will need to: \n",
    "\n",
    "- Maintain the state of `leds` across executions (Hint, use a `static` variable)\n",
    "- Increment the state of `leds` every time the code is executed\n",
    "- Assign the argument `leds` when executed\n",
    "- Read the value of `buttons` and store it in `regs[0]`\n",
    "- Send `Hello World` using writes to the IO Memory Interface to an AXI UART Controller described in the [AXI Uartlite User Guide](https://www.xilinx.com/support/documentation/ip_documentation/axi_uartlite/v2_0/pg142-axi-uartlite.pdf)\n",
    "\n",
    "To implement the core in hardware you will need to create the following interfaces: \n",
    "\n",
    "- AXI Master on the `iomem` argument\n",
    "- AXI-Lite Slave on the control registers (Also known as `return`)\n",
    "- No-Protocol on the `leds` argument\n",
    "- No-Protocol on the `buttons` argument\n",
    "\n",
    "To will need to maintain the following behavior:\n",
    "\n",
    "- Delay until 1 second has elapsed (1,000,000 cycles at 100 MHz)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Our Implementation\n",
    "\n",
    "You can define your own implementation, or fill `ctrlloop.cpp` with the implementation below:\n",
    "\n",
    "``` C++\n",
    "#include \"ctrlloop.hpp\"\n",
    "#include \"ap_utils.h\"\n",
    "\n",
    "/* ctrlloop - A control loop function. Using the AP_AUTORESTART bit of the\n",
    " * AP_CTRL register this loop implements a real-time control loop.\n",
    " *\n",
    " * mem - ap_uint<32> - An array representing the peripheral memory space. This\n",
    " * will become an AXI-Master bus through the use of pragmas\n",
    " *\n",
    " * regs - ap_uint<32> - An array representing the internal memory space\n",
    " * (registers) of the core. The function can read and write to locations\n",
    " * here. This will be accessible from the ARM core using the CTRL AXI-Slave bus\n",
    " *\n",
    " * buttons - const ap_uint<4> - An ap_uint representing the current value on the\n",
    " * 4 buttons switches on the PYNQ board. The const specifier will make this\n",
    " * default to a 4-bit input port on the HLS core\n",
    " * \n",
    " * leds - ap_uint<4>& - An ap_uint for assigning values to the LEDs. Using\n",
    " * pragmas this will become a 4-bit output port\n",
    " */\n",
    "void ctrlloop(ap_uint<32> iomem [IOMEM_SPACE_SIZE],\n",
    "\tap_uint<32> regs[REG_SPACE_SIZE],\n",
    "\tconst ap_uint<4> buttons,\n",
    "\tap_uint<4>& leds){\n",
    "/* Define a new AXI-Lite bus named CTRL for HLS Status/Control registers\n",
    "   (return)*/\n",
    "#pragma HLS INTERFACE s_axilite port=return bundle=CTRL\n",
    "/* Define the argument reg as an AXI-Slave port, shared with the bundle\n",
    " * CTRL. Values read and written to reg will be accessible from this AXI-Slave\n",
    " * bus. The address of the registers is equal to REG_SPACE_SIZE (by default) */\n",
    "#pragma HLS INTERFACE s_axilite port=regs   bundle=CTRL\n",
    "/* Define a new AXI-Master bus named MEM represented by the argument\n",
    " * iomem. Writes and reads to iomem will be seen on this AXI port. This bus will\n",
    " * be used to talk to AXI peripherals such as UART, SPI, and I2C */ \n",
    "#pragma HLS INTERFACE m_axi port=iomem bundle=IOMEM\n",
    "/* Define the port leds to be a port with no protocol. This will generate a\n",
    " * 4-bit output port for driving leds*/\n",
    "#pragma HLS INTERFACE ap_none port=leds\n",
    "/* Define the port buttons to be a port with no protocol. This will generate a\n",
    " * 4-bit input port for reading the buttons*/\n",
    "#pragma HLS INTERFACE ap_none port=buttons\n",
    "\n",
    "/* Declare the LED State as a static ap_uint<4> */\n",
    "\tstatic ap_uint<4> led_state = 0;\n",
    "    \n",
    "/* Define that the static variable led_state should be driven to 0 (it's default\n",
    " * value) on reset */\n",
    "#pragma HLS reset variable=led_state\n",
    "\tled_state++;\n",
    "/* Drive the LEDs to the current value of led_state */\n",
    "\tleds = led_state;\n",
    "\n",
    "/* Set the value of reg at index 0 to the value of buttons. */\n",
    "\tregs[0] = buttons;\n",
    "\n",
    "/* Make this function delay until 1000 milliseconds have passed since\n",
    " * it started */\n",
    "\tdelay_until_ms<1000>();\t\n",
    "\treturn;\n",
    "}\n",
    "\n",
    "```\n",
    "\n",
    "### Sub-Functions\n",
    "\n",
    "This relies on two sub-functions: `delay_until_ms` and `write_uart`. We define the `delay_until_ms` function in `ctrlloop.hpp` with the implementation below: \n",
    "\n",
    "``` C++\n",
    "\n",
    "/* delay_until_ms - Delay for a set number of milliseconds. The length of the\n",
    "   delay is equal to the frequency of the overlay (F_OVERLAY_HZ) times the\n",
    "   duration in milliseconds (MILLISECONDS), divided by the number of\n",
    "   milliseconds in a second (MSEC_PER_SEC)\n",
    " */\n",
    "template <unsigned int MILLISECONDS, unsigned int F_OVERLAY_HZ = 50000000ULL>\n",
    "void delay_until_ms(){\n",
    "#define MSEC_PER_SEC 1000\n",
    "#pragma HLS INLINE\n",
    "#pragma HLS PROTOCOL floating\n",
    "\tvolatile char dummy;\n",
    "\tap_uint<64> ctr;\n",
    "\tap_uint<64> cyc = (F_OVERLAY_HZ * MILLISECONDS / MSEC_PER_SEC);\n",
    "\tfor (ctr = 0; ctr < cyc; ++ctr){\n",
    "\t\tdummy = dummy;\n",
    "\t}\n",
    "\treturn;\n",
    "#undef MSEC_PER_SEC\n",
    "}\n",
    "\n",
    "```\n",
    "\n",
    "`write_uart` writes a string of data to the AXI UART Controller we will add to the bitstream in the next notebook. Data is written with a sequence of writes and reads to register locations. These registers and the sequence can be found in the [AXI Uartlite User Guide](https://www.xilinx.com/support/documentation/ip_documentation/axi_uartlite/v2_0/pg142-axi-uartlite.pdf)\n",
    "\n",
    "\n",
    "``` C++\n",
    "\n",
    "/* write_uart -\n",
    " */\n",
    "void write_uart(ap_uint<32> regs[REG_SPACE_SIZE], \n",
    "                const char* str){\n",
    "#pragma HLS INLINE off\n",
    "}\n",
    "\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Interfaces\n",
    "\n",
    "### AXI-Master Interface\n",
    "\n",
    "The AXI-Master interface on `iomem` is declared using the pragma below: \n",
    "\n",
    "``` C\n",
    "\n",
    "#pragma HLS INTERFACE m_axi port=iomem bundle=IOMEM\n",
    "\n",
    "```\n",
    "\n",
    "This defines a AXI-Master interface that will be named `m_axi_IOMEM` in Vivado. AXI-Master is a memory-mapped bus interface driven by the HLS Core. Accesses on the `iomem` array will appear as reads/writes byte addresses on the `m_axi_IOMEM` bus interface of the hardware core. We will use this interface to read and write to AXI-Slave peripherals, like an AXI-UART Controller in this example. \n",
    "\n",
    "\n",
    "### AXI-Lite Interfaces\n",
    "\n",
    "AXI-Lite interfaces are declared using the following pragmas: \n",
    "\n",
    "``` C\n",
    "\n",
    "#pragma HLS INTERFACE s_axilite port=return bundle=CTRL\n",
    "#pragma HLS INTERFACE s_axilite port=regs   bundle=CTRL\n",
    "\n",
    "```\n",
    "This defines a AXI-Lite interface that will be named `s_axi_CTRL` in Vivado. AXI Lite is used for configuration data. It is low-performance and uses few resources. The `pragma` in the first line above defines an AXI-Lite interface for the control registers, called the `return` argument. The second line defines an AXI-Lite interface for the `regs` array. This allows the Zynq ARM PS to issue reads to indices in the array over the AXI-Lite interface. These two interfaces are combined by providing the same name to the `bundle` argument. \n",
    "\n",
    "\n",
    "### No-Protocol Interfaces\n",
    "\n",
    "The No-Protocol Interfaces are defined using the following pragmas: \n",
    "\n",
    "``` C\n",
    "#pragma HLS INTERFACE ap_none port=leds\n",
    "#pragma HLS INTERFACE ap_none port=buttons\n",
    "\n",
    "```\n",
    "\n",
    "This defines two No-Protcol interfaces. They will be named `buttons_V` and `leds_V`. No-Protocol interfaces provide bare wires for direct input and output. The use of `const` on the argument `buttons` tells HLS to create a No-Protocol input interface (no writes), and the absence of `const` on the argument `leds` tells HLS to create a No-Protocol Output interface. \n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " ## Compiling\n",
    "\n",
    "Once you have filled the implementation, click the **Run C Simulation ** and then **Synthesize** button. This will produce the window shown below: \n",
    "\n",
    "<img src=\"pictures/vivadohls_ctrlloop_synth.png\" alt=\"Synthesized ctrlloop function in Vivado HLS\" style=\"width: 768px;\"/>\n",
    "\n",
    "In the center window scroll down to view the ports. The ports list shows us the interface signals for our HLS core. The port names are unimportant in this example - what matters is the protocol field. The protocol field has four types: **s_axi_lite (AXI Lite, Slave Interface)**, **m_axi (AXI Master Interface)**, and **ap_ctrl_hs (Control Signals)**, and **ap_none (No-Protocol Interface)**. \n",
    "\n",
    "For best results in Vivado (and PYNQ) your core should provide **s_axi_lite**, **axis**, or **m_axi** interfaces for data transfer. These ports are automagically recognized by Vivado and can be used in the Block Diagram editor in the **[Building a Bitstream](3-Building-A-Bitstream.ipynb)** notebook.\n",
    "\n",
    "**ap_ctrl_hs** signals provide clock, reset, and interrupt ports.\n",
    "\n",
    "**ap_none** signals are useful for No-Protocol interfaces like GPIO.\n",
    "\n",
    "When the process has completed, save, and exit Vivado HLS. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing and Recompiling the Core\n",
    "\n",
    "Once this process has been completed, you can re-compile the HLS core and run the tests by executing the following commands:\n",
    "\n",
    "```bash\n",
    "    cd ~/PYNQ-HLS/pynqhls/io/ip/ctrlloop\n",
    "    make clean ctrlloop\n",
    "```\n",
    "\n",
    "If the tests pass, proceed to the **[Building a Bitstream](3-Building-A-Bitstream.ipynb)** notebook."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
