// Seed: 966106221
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input tri id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5,
    output uwire id_6,
    output uwire id_7,
    input wand id_8,
    output wire id_9,
    output wor id_10,
    output supply0 id_11,
    input supply1 id_12
);
  wire id_14;
  localparam id_15 = 1;
  assign module_1.id_0 = 0;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd29
) (
    input wire _id_0,
    input wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output tri0 id_6
);
  logic [id_0 : (  -1  )] id_8;
  wire [-1 : 1] id_9;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_1,
      id_4,
      id_2,
      id_6,
      id_6,
      id_1,
      id_4,
      id_4,
      id_6,
      id_2
  );
  assign id_4 = 1;
endmodule
