int F_1 ( unsigned int * V_1 , unsigned int V_2 )\r\n{\r\nint V_3 ;\r\nF_2 ( V_2 , V_1 , 4 , V_3 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nasm ("dcbst 0, %0; sync; icbi 0,%0; sync; isync" : : "r" (addr));\r\nreturn 0 ;\r\n}\r\nint F_3 ( unsigned int * V_1 , unsigned long V_4 , int V_5 )\r\n{\r\nreturn F_1 ( V_1 , F_4 ( V_1 , V_4 , V_5 ) ) ;\r\n}\r\nunsigned int F_4 ( const unsigned int * V_1 ,\r\nunsigned long V_4 , int V_5 )\r\n{\r\nunsigned int V_6 ;\r\nlong V_7 ;\r\nV_7 = V_4 ;\r\nif ( ! ( V_5 & V_8 ) )\r\nV_7 = V_7 - ( unsigned long ) V_1 ;\r\nif ( V_7 < - 0x2000000 || V_7 > 0x1fffffc || V_7 & 0x3 )\r\nreturn 0 ;\r\nV_6 = 0x48000000 | ( V_5 & 0x3 ) | ( V_7 & 0x03FFFFFC ) ;\r\nreturn V_6 ;\r\n}\r\nunsigned int F_5 ( const unsigned int * V_1 ,\r\nunsigned long V_4 , int V_5 )\r\n{\r\nunsigned int V_6 ;\r\nlong V_7 ;\r\nV_7 = V_4 ;\r\nif ( ! ( V_5 & V_8 ) )\r\nV_7 = V_7 - ( unsigned long ) V_1 ;\r\nif ( V_7 < - 0x8000 || V_7 > 0x7FFF || V_7 & 0x3 )\r\nreturn 0 ;\r\nV_6 = 0x40000000 | ( V_5 & 0x3FF0003 ) | ( V_7 & 0xFFFC ) ;\r\nreturn V_6 ;\r\n}\r\nstatic unsigned int F_6 ( unsigned int V_2 )\r\n{\r\nreturn ( V_2 >> 26 ) & 0x3F ;\r\n}\r\nstatic int F_7 ( unsigned int V_2 )\r\n{\r\nreturn F_6 ( V_2 ) == 18 ;\r\n}\r\nstatic int F_8 ( unsigned int V_2 )\r\n{\r\nreturn F_6 ( V_2 ) == 16 ;\r\n}\r\nint F_9 ( unsigned int V_2 )\r\n{\r\nif ( V_2 & V_8 )\r\nreturn 0 ;\r\nreturn F_7 ( V_2 ) || F_8 ( V_2 ) ;\r\n}\r\nstatic unsigned long F_10 ( const unsigned int * V_2 )\r\n{\r\nsigned long V_9 ;\r\nV_9 = * V_2 & 0x3FFFFFC ;\r\nif ( V_9 & 0x2000000 )\r\nV_9 -= 0x4000000 ;\r\nif ( ( * V_2 & V_8 ) == 0 )\r\nV_9 += ( unsigned long ) V_2 ;\r\nreturn ( unsigned long ) V_9 ;\r\n}\r\nstatic unsigned long F_11 ( const unsigned int * V_2 )\r\n{\r\nsigned long V_9 ;\r\nV_9 = * V_2 & 0xFFFC ;\r\nif ( V_9 & 0x8000 )\r\nV_9 -= 0x10000 ;\r\nif ( ( * V_2 & V_8 ) == 0 )\r\nV_9 += ( unsigned long ) V_2 ;\r\nreturn ( unsigned long ) V_9 ;\r\n}\r\nunsigned long F_12 ( const unsigned int * V_2 )\r\n{\r\nif ( F_7 ( * V_2 ) )\r\nreturn F_10 ( V_2 ) ;\r\nelse if ( F_8 ( * V_2 ) )\r\nreturn F_11 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nint F_13 ( const unsigned int * V_2 , unsigned long V_1 )\r\n{\r\nif ( F_7 ( * V_2 ) || F_8 ( * V_2 ) )\r\nreturn F_12 ( V_2 ) == V_1 ;\r\nreturn 0 ;\r\n}\r\nunsigned int F_14 ( const unsigned int * V_10 , const unsigned int * V_11 )\r\n{\r\nunsigned long V_4 ;\r\nV_4 = F_12 ( V_11 ) ;\r\nif ( F_7 ( * V_11 ) )\r\nreturn F_4 ( V_10 , V_4 , * V_11 ) ;\r\nelse if ( F_8 ( * V_11 ) )\r\nreturn F_5 ( V_10 , V_4 , * V_11 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_15 ( int V_12 , unsigned long V_1 )\r\n{\r\nextern unsigned int V_13 ;\r\nunsigned int * V_14 = & V_13 ;\r\nF_3 ( V_14 + ( V_12 / 4 ) + 1 , V_1 , 0 ) ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nasm ("nop;\n");\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nunsigned int V_2 ;\r\nunsigned long V_1 ;\r\nV_1 = ( unsigned long ) & V_2 ;\r\nF_18 ( F_7 ( 0x48000000 ) ) ;\r\nF_18 ( F_7 ( 0x4bffffff ) ) ;\r\nF_18 ( ! F_7 ( 0xcbffffff ) ) ;\r\nF_18 ( ! F_7 ( 0x7bffffff ) ) ;\r\nF_18 ( F_7 ( 0x48000001 ) ) ;\r\nF_18 ( F_7 ( 0x4bfffffd ) ) ;\r\nF_18 ( F_7 ( 0x4bff00fd ) ) ;\r\nF_18 ( ! F_7 ( 0x7bfffffd ) ) ;\r\nV_2 = 0x48000103 ;\r\nF_18 ( F_13 ( & V_2 , 0x100 ) ) ;\r\nV_2 = 0x480420ff ;\r\nF_18 ( F_13 ( & V_2 , 0x420fc ) ) ;\r\nV_2 = 0x49fffffc ;\r\nF_18 ( F_13 ( & V_2 , V_1 + 0x1FFFFFC ) ) ;\r\nV_2 = 0x4bfffffc ;\r\nF_18 ( F_13 ( & V_2 , V_1 - 4 ) ) ;\r\nV_2 = 0x4a000000 ;\r\nF_18 ( F_13 ( & V_2 , V_1 - 0x2000000 ) ) ;\r\nV_2 = F_4 ( & V_2 , V_1 , V_15 ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 ) ) ;\r\nV_2 = F_4 ( & V_2 , V_1 - 0x100 , V_15 ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 - 0x100 ) ) ;\r\nV_2 = F_4 ( & V_2 , V_1 + 0x100 , 0 ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 + 0x100 ) ) ;\r\nV_2 = F_4 ( & V_2 , V_1 - 0x2000000 , V_15 ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 - 0x2000000 ) ) ;\r\nV_2 = F_4 ( & V_2 , V_1 - 0x2000004 , V_15 ) ;\r\nF_18 ( V_2 == 0 ) ;\r\nV_2 = F_4 ( & V_2 , V_1 + 0x2000000 , V_15 ) ;\r\nF_18 ( V_2 == 0 ) ;\r\nV_2 = F_4 ( & V_2 , V_1 + 3 , V_15 ) ;\r\nF_18 ( V_2 == 0 ) ;\r\nV_2 = F_4 ( & V_2 , V_1 , 0xFFFFFFFC ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 ) ) ;\r\nF_18 ( V_2 == 0x48000000 ) ;\r\n}\r\nstatic void T_1 F_19 ( void )\r\n{\r\nunsigned int * V_16 ;\r\nunsigned long V_10 ;\r\nV_16 = ( unsigned int * ) F_20 ( F_16 ) ;\r\nV_10 = F_20 ( F_19 ) ;\r\nF_1 ( V_16 , F_4 ( V_16 , V_10 , V_15 ) ) ;\r\nF_18 ( F_13 ( V_16 , V_10 ) ) ;\r\n}\r\nstatic void T_1 F_21 ( void )\r\n{\r\nunsigned long V_1 ;\r\nunsigned int * V_16 , V_2 , V_5 ;\r\nV_16 = & V_2 ;\r\nV_1 = ( unsigned long ) V_16 ;\r\nF_18 ( F_8 ( 0x40000000 ) ) ;\r\nF_18 ( F_8 ( 0x43ffffff ) ) ;\r\nF_18 ( ! F_8 ( 0xc3ffffff ) ) ;\r\nF_18 ( ! F_8 ( 0x7bffffff ) ) ;\r\nV_2 = 0x43ff0103 ;\r\nF_18 ( F_13 ( & V_2 , 0x100 ) ) ;\r\nV_2 = 0x43ff20ff ;\r\nF_18 ( F_13 ( & V_2 , 0x20fc ) ) ;\r\nV_2 = 0x43ff7ffc ;\r\nF_18 ( F_13 ( & V_2 , V_1 + 0x7FFC ) ) ;\r\nV_2 = 0x43fffffc ;\r\nF_18 ( F_13 ( & V_2 , V_1 - 4 ) ) ;\r\nV_2 = 0x43ff8000 ;\r\nF_18 ( F_13 ( & V_2 , V_1 - 0x8000 ) ) ;\r\nV_5 = 0x3ff000 | V_15 ;\r\nV_2 = F_5 ( V_16 , V_1 , V_5 ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 ) ) ;\r\nV_2 = F_5 ( V_16 , V_1 - 0x100 , V_5 ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 - 0x100 ) ) ;\r\nV_2 = F_5 ( V_16 , V_1 + 0x100 , V_5 ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 + 0x100 ) ) ;\r\nV_2 = F_5 ( V_16 , V_1 - 0x8000 , V_5 ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 - 0x8000 ) ) ;\r\nV_2 = F_5 ( V_16 , V_1 - 0x8004 , V_5 ) ;\r\nF_18 ( V_2 == 0 ) ;\r\nV_2 = F_5 ( V_16 , V_1 + 0x8000 , V_5 ) ;\r\nF_18 ( V_2 == 0 ) ;\r\nV_2 = F_5 ( V_16 , V_1 + 3 , V_5 ) ;\r\nF_18 ( V_2 == 0 ) ;\r\nV_2 = F_5 ( V_16 , V_1 , 0xFFFFFFFC ) ;\r\nF_18 ( F_13 ( & V_2 , V_1 ) ) ;\r\nF_18 ( V_2 == 0x43FF0000 ) ;\r\n}\r\nstatic void T_1 F_22 ( void )\r\n{\r\nunsigned long V_1 ;\r\nunsigned int * V_17 , * V_18 ;\r\nvoid * V_19 ;\r\nV_19 = F_23 ( F_24 ( 0x2000000 + 1 ) ) ;\r\nF_18 ( V_19 ) ;\r\nif ( ! V_19 )\r\nreturn;\r\nV_17 = V_19 ;\r\nV_1 = ( unsigned long ) V_17 ;\r\nF_3 ( V_17 , V_1 , 0 ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nV_18 = V_17 + 1 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nV_17 = V_19 ;\r\nV_1 = ( unsigned long ) V_17 ;\r\nF_3 ( V_17 , V_1 , 0 ) ;\r\nV_18 = V_19 + 0x2000000 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nF_18 ( * V_18 == 0x4a000000 ) ;\r\nV_17 = V_19 + 0x2000000 ;\r\nV_1 = ( unsigned long ) V_17 ;\r\nF_3 ( V_17 , V_1 , 0 ) ;\r\nV_18 = V_19 + 4 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nF_18 ( * V_18 == 0x49fffffc ) ;\r\nV_17 = V_19 ;\r\nV_1 = 0x1000000 + ( unsigned long ) V_19 ;\r\nF_3 ( V_17 , V_1 , V_15 ) ;\r\nV_18 = V_19 + 0x1400000 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nV_17 = V_19 + 0x1000000 ;\r\nV_1 = 0x2000000 + ( unsigned long ) V_19 ;\r\nF_3 ( V_17 , V_1 , 0 ) ;\r\nV_18 = V_19 + 4 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nV_17 = V_19 ;\r\nV_1 = ( unsigned long ) V_17 ;\r\nF_1 ( V_17 , F_5 ( V_17 , V_1 , 0 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nV_18 = V_17 + 1 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nV_17 = V_19 ;\r\nV_1 = ( unsigned long ) V_17 ;\r\nF_1 ( V_17 , F_5 ( V_17 , V_1 , 0xFFFFFFFC ) ) ;\r\nV_18 = V_19 + 0x8000 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nF_18 ( * V_18 == 0x43ff8000 ) ;\r\nV_17 = V_19 + 0x8000 ;\r\nV_1 = ( unsigned long ) V_17 ;\r\nF_1 ( V_17 , F_5 ( V_17 , V_1 , 0xFFFFFFFC ) ) ;\r\nV_18 = V_19 + 4 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nF_18 ( * V_18 == 0x43ff7ffc ) ;\r\nV_17 = V_19 ;\r\nV_1 = 0x3000 + ( unsigned long ) V_19 ;\r\nF_1 ( V_17 , F_5 ( V_17 , V_1 , V_15 ) ) ;\r\nV_18 = V_19 + 0x5000 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nV_17 = V_19 + 0x2000 ;\r\nV_1 = 0x4000 + ( unsigned long ) V_19 ;\r\nF_1 ( V_17 , F_5 ( V_17 , V_1 , 0 ) ) ;\r\nV_18 = V_19 + 4 ;\r\nF_1 ( V_18 , F_14 ( V_18 , V_17 ) ) ;\r\nF_18 ( F_13 ( V_17 , V_1 ) ) ;\r\nF_18 ( F_13 ( V_18 , V_1 ) ) ;\r\nF_25 ( V_19 ) ;\r\n}\r\nstatic int T_1 F_26 ( void )\r\n{\r\nF_27 ( V_20 L_1 ) ;\r\nF_17 () ;\r\nF_21 () ;\r\nF_19 () ;\r\nF_22 () ;\r\nreturn 0 ;\r\n}
