/* Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os) */

module asym_ram_sdp_wide_sync_read(clk, write_enable, read_enable, write_addr, read_addr, write_data, read_data);
  input read_enable;
  input clk;
  output [31:0] read_data;
  input [7:0] write_data;
  input [7:0] write_addr;
  input [5:0] read_addr;
  input write_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:2.26-2.37" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:2.26-2.37" *)
  wire read_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:2.7-2.10" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:2.7-2.10" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:6.19-6.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:6.19-6.28" *)
  wire [31:0] read_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:5.13-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:5.13-5.23" *)
  wire [7:0] write_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:3.13-3.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:3.13-3.23" *)
  wire [7:0] write_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:4.13-4.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:4.13-4.22" *)
  wire [5:0] read_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:2.12-2.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:2.12-2.24" *)
  wire write_enable;
  fabric_asym_ram_sdp_wide_sync_read \$auto$rs_design_edit.cc:561:execute$3095  (
    .clk(clk),
    .read_addr(read_addr),
    .read_data(read_data),
    .read_enable(read_enable),
    .write_addr(write_addr),
    .write_data(write_data),
    .write_enable(write_enable)
  );
  interface_asym_ram_sdp_wide_sync_read \$auto$rs_design_edit.cc:563:execute$3096  (
  );
endmodule

module interface_asym_ram_sdp_wide_sync_read();
endmodule
