

================================================================
== Vitis HLS Report for 'Autoencoder_Pipeline_VITIS_LOOP_58_2'
================================================================
* Date:           Thu Jul 13 23:01:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 4 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%OutputValues_V = alloca i32 1"   --->   Operation 5 'alloca' 'OutputValues_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%OutputValues_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'OutputValues_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OutputValues_V_2 = alloca i32 1"   --->   Operation 7 'alloca' 'OutputValues_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%OutputValues_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'OutputValues_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %d_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d = load i3 %d_1" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 11 'load' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln58 = icmp_eq  i3 %d, i3 4" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 13 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.65ns)   --->   "%add_ln58 = add i3 %d, i3 1" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 15 'add' 'add_ln58' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc34.split, void %VITIS_LOOP_63_3.exitStub" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 16 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16"   --->   Operation 17 'specloopname' 'specloopname_ln191' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i3 %d" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 18 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%switch_ln60 = switch i2 %trunc_ln60, void %arrayidx33.case.3, i2 0, void %for.inc34.split.arrayidx33.exit_crit_edge, i2 1, void %for.inc34.split.arrayidx33.exit_crit_edge1, i2 2, void %arrayidx33.case.2" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 19 'switch' 'switch_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.95>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln60 = store i1 0, i1 %OutputValues_V" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 20 'store' 'store_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx33.exit" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 21 'br' 'br_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln60 = store i1 0, i1 %OutputValues_V_1" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 22 'store' 'store_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx33.exit" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 23 'br' 'br_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln60 = store i1 0, i1 %OutputValues_V_2" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 24 'store' 'store_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 0)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx33.exit" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 25 'br' 'br_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln60 = store i1 0, i1 %OutputValues_V_3" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 26 'store' 'store_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx33.exit" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 27 'br' 'br_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln58 = store i3 %add_ln58, i3 %d_1" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 28 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc34" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 29 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%OutputValues_V_load = load i1 %OutputValues_V"   --->   Operation 30 'load' 'OutputValues_V_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%OutputValues_V_1_load = load i1 %OutputValues_V_1"   --->   Operation 31 'load' 'OutputValues_V_1_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%OutputValues_V_2_load = load i1 %OutputValues_V_2"   --->   Operation 32 'load' 'OutputValues_V_2_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%OutputValues_V_3_load = load i1 %OutputValues_V_3"   --->   Operation 33 'load' 'OutputValues_V_3_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %OutputValues_V_3_out, i1 %OutputValues_V_3_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %OutputValues_V_2_out, i1 %OutputValues_V_2_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %OutputValues_V_1_out, i1 %OutputValues_V_1_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %OutputValues_V_out, i1 %OutputValues_V_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('d') [5]  (0 ns)
	'load' operation ('d', HLS/src/AutoEncoder.cpp:60) on local variable 'd' [13]  (0 ns)
	'add' operation ('add_ln58', HLS/src/AutoEncoder.cpp:58) [17]  (1.65 ns)
	'store' operation ('store_ln58', HLS/src/AutoEncoder.cpp:58) of variable 'add_ln58', HLS/src/AutoEncoder.cpp:58 on local variable 'd' [36]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
