v 20130925 2
N 67700 52900 67400 52900 4
{
T 67500 52900 5 10 1 1 0 0 1
netname=C
}
C 62200 52300 1 0 0 vdc-1.sym
{
T 62900 52950 5 10 1 1 0 0 1
refdes=V1
T 62900 53150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 62900 53350 5 10 0 0 0 0 1
footprint=none
T 62900 52750 5 10 1 1 0 0 1
value=DC 3.3V
}
C 63800 53200 1 270 0 vpulse-1.sym
{
T 63800 52950 5 10 1 1 0 0 1
refdes=VC
T 64650 52500 5 10 0 0 270 0 1
device=vpulse
T 64850 52500 5 10 0 0 270 0 1
footprint=none
T 63800 53250 5 10 1 1 0 0 1
value=pulse 3.3 0 0u 1n 1n 1u 2u
}
C 66600 52600 1 0 0 cnot.sym
{
T 66825 52900 5 10 1 1 0 1 1
refdes=I3
}
C 65000 52600 1 0 0 cnot.sym
{
T 65350 52900 5 10 1 1 0 4 1
refdes=I1
}
N 65400 52600 67000 52600 4
N 67000 53200 65400 53200 4
C 66100 52300 1 0 0 gnd-1.sym
C 63700 52600 1 0 0 gnd-1.sym
C 62400 52000 1 0 0 gnd-1.sym
C 62300 53500 1 0 0 vdd-1.sym
N 62600 48000 62900 48000 4
{
T 62600 48000 5 10 1 1 0 0 1
netname=Q0
}
N 62600 47800 62900 47800 4
{
T 62600 47800 5 10 1 1 0 0 1
netname=Q0#
}
C 66000 53200 1 0 0 vdd-1.sym
C 65800 52600 1 0 0 cnot.sym
{
T 66125 52900 5 10 1 1 0 4 1
refdes=I2
}
C 62900 46900 1 0 0 trflipflop.sym
{
T 63700 47850 5 10 1 1 0 4 1
refdes=F1
T 63700 47575 5 10 1 1 0 4 1
source=trflipflop.sch
}
N 62900 47400 62700 47400 4
{
T 62800 47400 5 10 1 1 0 3 1
netname=E1#
}
C 63500 48400 1 0 0 vdd-1.sym
C 63600 46600 1 0 0 gnd-1.sym
N 64500 48000 64800 48000 4
{
T 64500 48000 5 10 1 1 0 0 1
netname=Q1
}
N 64500 47800 64800 47800 4
{
T 64500 47800 5 10 1 1 0 0 1
netname=Q1#
}
C 64800 46900 1 0 0 trflipflop.sym
{
T 65600 47850 5 10 1 1 0 4 1
refdes=F2
T 65600 47575 5 10 1 1 0 4 1
source=trflipflop.sch
}
C 65400 48400 1 0 0 vdd-1.sym
C 65500 46600 1 0 0 gnd-1.sym
N 66400 48000 66700 48000 4
{
T 66400 48000 5 10 1 1 0 0 1
netname=Q2
}
N 66400 47800 66700 47800 4
{
T 66400 47800 5 10 1 1 0 0 1
netname=Q2#
}
C 66700 46900 1 0 0 trflipflop.sym
{
T 67500 47850 5 10 1 1 0 4 1
refdes=F3
T 67500 47575 5 10 1 1 0 4 1
source=trflipflop.sch
}
C 67300 48400 1 0 0 vdd-1.sym
C 67400 46600 1 0 0 gnd-1.sym
N 68300 48000 68600 48000 4
{
T 68300 48000 5 10 1 1 0 0 1
netname=Q3
}
N 68300 47800 68600 47800 4
{
T 68300 47800 5 10 1 1 0 0 1
netname=Q3#
}
C 63500 50900 1 90 0 linko.sym
{
T 63100 51200 5 10 0 0 90 0 1
device=RESISTOR
T 63450 51200 5 10 1 1 90 5 1
refdes=RQ0
T 63400 51300 5 10 0 1 90 0 1
footprint=jumper2
}
C 63500 50300 1 90 0 linkc.sym
{
T 63100 50600 5 10 0 0 90 0 1
device=RESISTOR
T 63450 50450 5 10 1 1 90 2 1
refdes=RQ1
T 63400 50700 5 10 0 1 90 0 1
footprint=jumper2
}
C 63500 49700 1 90 0 linkc.sym
{
T 63100 50000 5 10 0 0 90 0 1
device=RESISTOR
T 63450 50000 5 10 1 1 90 5 1
refdes=RQ2
T 63400 50100 5 10 0 1 90 0 1
footprint=jumper2
}
C 63500 49100 1 90 0 linko.sym
{
T 63100 49400 5 10 0 0 90 0 1
device=RESISTOR
T 63450 49400 5 10 1 1 90 5 1
refdes=RQ3
T 63400 49500 5 10 0 1 90 0 1
footprint=jumper2
}
N 65200 51500 65200 49600 4
C 65200 50500 1 0 0 linkc.sym
{
T 65600 50600 5 10 0 1 0 0 1
value=0.1
T 65500 50900 5 10 0 0 0 0 1
device=RESISTOR
T 65600 50600 5 10 0 1 0 0 1
footprint=jumper2
T 65350 50650 5 10 1 1 0 0 1
refdes=RR0
}
C 65200 50200 1 0 0 linkc.sym
{
T 65600 50300 5 10 0 1 0 0 1
value=0.1
T 65500 50600 5 10 0 0 0 0 1
device=RESISTOR
T 65600 50300 5 10 0 1 0 0 1
footprint=jumper2
T 65350 50350 5 10 1 1 0 0 1
refdes=RR1
}
C 65200 49800 1 0 0 linkc.sym
{
T 65600 49900 5 10 0 1 0 0 1
value=0.1
T 65500 50200 5 10 0 0 0 0 1
device=RESISTOR
T 65600 49900 5 10 0 1 0 0 1
footprint=jumper2
T 65350 49950 5 10 1 1 0 0 1
refdes=RR2
}
C 65200 49500 1 0 0 linkc.sym
{
T 65600 49600 5 10 0 1 0 0 1
value=0.1
T 65500 49900 5 10 0 0 0 0 1
device=RESISTOR
T 65600 49600 5 10 0 1 0 0 1
footprint=jumper2
T 65350 49650 5 10 1 1 0 0 1
refdes=RR3
}
C 66100 50500 1 0 0 linko.sym
{
T 66400 50900 5 10 0 0 0 0 1
device=RESISTOR
T 66500 50600 5 10 0 1 0 0 1
footprint=jumper2
T 66500 50600 5 10 0 1 0 0 1
value=1e9
T 66250 50650 5 10 1 1 0 0 1
refdes=RG0
}
C 66100 50200 1 0 0 linko.sym
{
T 66400 50600 5 10 0 0 0 0 1
device=RESISTOR
T 66500 50300 5 10 0 1 0 0 1
footprint=jumper2
T 66500 50300 5 10 0 1 0 0 1
value=1e9
T 66250 50350 5 10 1 1 0 0 1
refdes=RG1
}
C 66100 49800 1 0 0 linko.sym
{
T 66400 50200 5 10 0 0 0 0 1
device=RESISTOR
T 66500 49900 5 10 0 1 0 0 1
footprint=jumper2
T 66500 49900 5 10 0 1 0 0 1
value=1e9
T 66250 49950 5 10 1 1 0 0 1
refdes=RG2
}
C 66100 49500 1 0 0 linko.sym
{
T 66400 49900 5 10 0 0 0 0 1
device=RESISTOR
T 66500 49600 5 10 0 1 0 0 1
footprint=jumper2
T 66500 49600 5 10 0 1 0 0 1
value=1e9
T 66250 49650 5 10 1 1 0 0 1
refdes=RG3
}
N 66700 50600 66700 49600 4
C 66600 49300 1 0 0 gnd-1.sym
N 62800 51200 62600 51200 4
{
T 62600 51200 5 10 1 1 0 7 1
netname=Q0
}
N 62800 50600 62600 50600 4
{
T 62600 50600 5 10 1 1 0 7 1
netname=Q1
}
N 62800 50000 62600 50000 4
{
T 62600 50000 5 10 1 1 0 7 1
netname=Q2
}
N 65800 49600 66100 49600 4
{
T 65800 49600 5 10 1 1 0 0 1
netname=E3#
}
N 66100 49900 65800 49900 4
{
T 65800 49900 5 10 1 1 0 0 1
netname=E2#
}
N 65800 50300 66100 50300 4
{
T 65800 50300 5 10 1 1 0 0 1
netname=E1#
}
N 66100 50600 65800 50600 4
{
T 65800 50600 5 10 1 1 0 0 1
netname=E0#
}
N 64800 47400 64600 47400 4
{
T 64700 47400 5 10 1 1 0 3 1
netname=E2#
}
N 66700 47400 66500 47400 4
{
T 66600 47400 5 10 1 1 0 3 1
netname=E3#
}
N 60700 48000 61000 48000 4
{
T 60700 48000 5 10 1 1 0 0 1
netname=C
}
N 60700 47800 61000 47800 4
{
T 60700 47800 5 10 1 1 0 0 1
netname=C#
}
C 61000 46900 1 0 0 trflipflop.sym
{
T 61750 47575 5 10 1 1 0 4 1
source=trflipflop.sch
T 61800 47850 5 10 1 1 0 4 1
refdes=F0
}
N 61000 47400 60600 47400 4
{
T 60900 47400 5 10 1 1 0 3 1
netname=E0#
}
C 61600 48400 1 0 0 vdd-1.sym
C 61700 46600 1 0 0 gnd-1.sym
N 66600 52900 66600 52100 4
{
T 66600 52100 5 10 1 1 0 0 1
netname=C#
}
N 62900 47200 62900 46900 4
N 62900 46900 63700 46900 4
N 64800 47200 64800 46900 4
N 64800 46900 65600 46900 4
N 66700 47200 66700 46900 4
N 66700 46900 67500 46900 4
N 66200 51800 66400 51800 4
{
T 66400 51800 5 10 1 1 0 1 1
netname=Q0#
}
N 66200 51600 66400 51600 4
{
T 66400 51600 5 10 1 1 0 1 1
netname=Q1#
}
C 66000 50700 1 0 1 gnd-1.sym
N 66200 51400 66400 51400 4
{
T 66400 51400 5 10 1 1 0 1 1
netname=Q2#
}
N 66200 51200 66400 51200 4
{
T 66400 51200 5 10 1 1 0 1 1
netname=Q3#
}
C 64500 51200 1 0 1 not.sym
{
T 64150 51500 5 10 1 1 0 4 1
refdes=I5
}
C 64300 51800 1 0 1 vdd-1.sym
N 61000 47200 61000 47400 4
C 62800 50900 1 0 0 2n7002.sym
{
T 63025 51200 5 10 1 1 0 1 1
refdes=M0
T 62900 51700 5 10 0 1 0 0 1
value=2N7002P
T 63300 51500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 64300 51500 5 10 0 1 0 0 1
device=NMOS
}
C 64500 50900 1 0 0 2n7002.sym
{
T 64725 51200 5 10 1 1 0 1 1
refdes=M5
T 64600 51700 5 10 0 1 0 0 1
value=2N7002P
T 65000 51500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 66000 51500 5 10 0 1 0 0 1
device=NMOS
}
C 62800 50300 1 0 0 2n7002.sym
{
T 63025 50600 5 10 1 1 0 1 1
refdes=M1
T 62900 51100 5 10 0 1 0 0 1
value=2N7002P
T 63300 50900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 64300 50900 5 10 0 1 0 0 1
device=NMOS
}
C 62800 49700 1 0 0 2n7002.sym
{
T 62900 50500 5 10 0 1 0 0 1
value=2N7002P
T 63300 50300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 64300 50300 5 10 0 1 0 0 1
device=NMOS
T 63025 50000 5 10 1 1 0 1 1
refdes=M2
}
C 62800 49100 1 0 0 2n7002.sym
{
T 62900 49900 5 10 0 1 0 0 1
value=2N7002P
T 63300 49700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 64300 49700 5 10 0 1 0 0 1
device=NMOS
T 63025 49400 5 10 1 1 0 1 1
refdes=M3
}
N 63200 49600 63200 49800 4
N 63200 50200 63200 50400 4
N 63200 50800 63200 51000 4
N 63200 50900 63400 50900 4
N 63400 50300 63200 50300 4
N 63200 49700 63400 49700 4
N 62800 49400 62600 49400 4
{
T 62600 49400 5 10 1 1 0 7 1
netname=Q3
}
N 63200 51400 63200 51500 4
N 63200 51500 63700 51500 4
N 63200 49200 63200 49100 4
N 63200 49100 63400 49100 4
C 63300 48800 1 0 0 gnd-1.sym
C 64000 50900 1 0 0 gnd-1.sym
C 66200 51000 1 0 1 nand4.sym
{
T 65800 51500 5 10 1 1 0 4 1
refdes=Z
}
C 65700 52000 1 0 0 vdd-1.sym
C 65000 50700 1 0 1 gnd-1.sym
N 64900 51400 64900 51500 4
N 64500 51500 65400 51500 4
N 63700 51500 63700 51000 4
N 63700 51000 64500 51000 4
{
T 64300 50900 5 10 1 1 0 0 1
netname=E
}
N 64500 51000 64500 51200 4
