{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723762012228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723762012232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 19:46:52 2024 " "Processing started: Thu Aug 15 19:46:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723762012232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762012232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762012232 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1723762012453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rowencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowEncoder " "Found entity 1: RowEncoder" {  } { { "RowEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RowEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowcolencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rowcolencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowColEncoder " "Found entity 1: RowColEncoder" {  } { { "RowColEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RowColEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ringcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RingCounter " "Found entity 1: RingCounter" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RingCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file colencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColEncoder " "Found entity 1: ColEncoder" {  } { { "ColEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ColEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderssd_4bits_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderssd_4bits_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderSsd_4bits_Dec " "Found entity 1: DecoderSsd_4bits_Dec" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deconcatener.v 1 1 " "Found 1 design units, including 1 entities, in source file deconcatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Deconcatener " "Found entity 1: Deconcatener" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Saida " "Found entity 1: Saida" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manualcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file manualcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ManualControlUnit " "Found entity 1: ManualControlUnit" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rompadrao.v 1 1 " "Found 1 design units, including 1 entities, in source file rompadrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomPadrao " "Found entity 1: RomPadrao" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefinirsecundario.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefinirsecundario.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirSecundario " "Found entity 1: RomDefinirSecundario" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefinirprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefinirprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirPrincipal " "Found entity 1: RomDefinirPrincipal" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefiniramarelo.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefiniramarelo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirAmarelo " "Found entity 1: RomDefinirAmarelo" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phrasebank.v 1 1 " "Found 1 design units, including 1 entities, in source file phrasebank.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhraseBank " "Found entity 1: PhraseBank" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file displaycontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayControlUnit " "Found entity 1: DisplayControlUnit" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphorecontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphorecontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SemaphoreControlUnit " "Found entity 1: SemaphoreControlUnit" {  } { { "SemaphoreControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/SemaphoreControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timermultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file timermultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerMultiplexer " "Found entity 1: TimerMultiplexer" {  } { { "TimerMultiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/TimerMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatener.v 1 1 " "Found 1 design units, including 1 entities, in source file concatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Concatener " "Found entity 1: Concatener" {  } { { "Concatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Concatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(11) " "Verilog HDL information at Timer.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723762019323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762019323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762019323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock20Hz Entrada.v(12) " "Verilog HDL Implicit Net warning at Entrada.v(12): created implicit net for \"clock20Hz\"" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arquitetura " "Elaborating entity \"Arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723762019368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:inst01 " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:inst01\"" {  } { { "Arquitetura.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider Entrada:inst01\|ClockDivider:inst01 " "Elaborating entity \"ClockDivider\" for hierarchy \"Entrada:inst01\|ClockDivider:inst01\"" {  } { { "Entrada.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadEncoder Entrada:inst01\|keypadEncoder:inst02 " "Elaborating entity \"keypadEncoder\" for hierarchy \"Entrada:inst01\|keypadEncoder:inst02\"" {  } { { "Entrada.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingCounter Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01 " "Elaborating entity \"RingCounter\" for hierarchy \"Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\"" {  } { { "keypadEncoder.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019387 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "RingCounter.v(22) " "Verilog HDL warning at RingCounter.v(22): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RingCounter.v" 22 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1723762019388 "|Entrada|keypadEncoder:inst02|RingCounter:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowEncoder Entrada:inst01\|keypadEncoder:inst02\|RowEncoder:inst02 " "Elaborating entity \"RowEncoder\" for hierarchy \"Entrada:inst01\|keypadEncoder:inst02\|RowEncoder:inst02\"" {  } { { "keypadEncoder.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColEncoder Entrada:inst01\|keypadEncoder:inst02\|ColEncoder:inst03 " "Elaborating entity \"ColEncoder\" for hierarchy \"Entrada:inst01\|keypadEncoder:inst02\|ColEncoder:inst03\"" {  } { { "keypadEncoder.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowColEncoder Entrada:inst01\|keypadEncoder:inst02\|RowColEncoder:inst04 " "Elaborating entity \"RowColEncoder\" for hierarchy \"Entrada:inst01\|keypadEncoder:inst02\|RowColEncoder:inst04\"" {  } { { "keypadEncoder.v" "inst04" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:inst02 " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:inst02\"" {  } { { "Arquitetura.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ManualControlUnit Sistema:inst02\|ManualControlUnit:inst01 " "Elaborating entity \"ManualControlUnit\" for hierarchy \"Sistema:inst02\|ManualControlUnit:inst01\"" {  } { { "Sistema.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank Sistema:inst02\|RegisterBank:regBank01 " "Elaborating entity \"RegisterBank\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\"" {  } { { "Sistema.v" "regBank01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Unit " "Elaborating entity \"Register\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Unit\"" {  } { { "RegisterBank.v" "reg_TempoPrincipalVerde_Unit" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Ten " "Elaborating entity \"Register\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Ten\"" {  } { { "RegisterBank.v" "reg_TempoPrincipalVerde_Ten" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Concatener Sistema:inst02\|RegisterBank:regBank01\|Concatener:Concat_Tpv " "Elaborating entity \"Concatener\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Concatener:Concat_Tpv\"" {  } { { "RegisterBank.v" "Concat_Tpv" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Unit " "Elaborating entity \"Register\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Unit\"" {  } { { "RegisterBank.v" "reg_TempoSecundariaVerde_Unit" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Ten " "Elaborating entity \"Register\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Ten\"" {  } { { "RegisterBank.v" "reg_TempoSecundariaVerde_Ten" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerMultiplexer Sistema:inst02\|TimerMultiplexer:TimerMux01 " "Elaborating entity \"TimerMultiplexer\" for hierarchy \"Sistema:inst02\|TimerMultiplexer:TimerMux01\"" {  } { { "Sistema.v" "TimerMux01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Sistema:inst02\|Timer:Timer01 " "Elaborating entity \"Timer\" for hierarchy \"Sistema:inst02\|Timer:Timer01\"" {  } { { "Sistema.v" "Timer01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SemaphoreControlUnit Sistema:inst02\|SemaphoreControlUnit:SCU01 " "Elaborating entity \"SemaphoreControlUnit\" for hierarchy \"Sistema:inst02\|SemaphoreControlUnit:SCU01\"" {  } { { "Sistema.v" "SCU01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saida Saida:inst03 " "Elaborating entity \"Saida\" for hierarchy \"Saida:inst03\"" {  } { { "Arquitetura.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhraseBank Saida:inst03\|PhraseBank:inst01 " "Elaborating entity \"PhraseBank\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\"" {  } { { "Saida.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019413 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.data_a 0 PhraseBank.v(21) " "Net \"Numbers.data_a\" at PhraseBank.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019413 "|PhraseBank"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.waddr_a 0 PhraseBank.v(21) " "Net \"Numbers.waddr_a\" at PhraseBank.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019413 "|PhraseBank"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.we_a 0 PhraseBank.v(21) " "Net \"Numbers.we_a\" at PhraseBank.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019413 "|PhraseBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deconcatener Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00 " "Elaborating entity \"Deconcatener\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\"" {  } { { "PhraseBank.v" "inst00" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(7) " "Verilog HDL assignment warning at Deconcatener.v(7): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 "|Deconcatener"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(8) " "Verilog HDL assignment warning at Deconcatener.v(8): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 "|Deconcatener"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(10) " "Verilog HDL assignment warning at Deconcatener.v(10): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 "|Deconcatener"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(11) " "Verilog HDL assignment warning at Deconcatener.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 "|Deconcatener"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(13) " "Verilog HDL assignment warning at Deconcatener.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 "|Deconcatener"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(14) " "Verilog HDL assignment warning at Deconcatener.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 "|Deconcatener"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(16) " "Verilog HDL assignment warning at Deconcatener.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 "|Deconcatener"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(17) " "Verilog HDL assignment warning at Deconcatener.v(17): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019414 "|Deconcatener"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomPadrao Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01 " "Elaborating entity \"RomPadrao\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\"" {  } { { "PhraseBank.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019415 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomPadrao.v(11) " "Net \"phrase.data_a\" at RomPadrao.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019416 "|PhraseBank|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomPadrao.v(11) " "Net \"phrase.waddr_a\" at RomPadrao.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019416 "|PhraseBank|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.data_a 0 RomPadrao.v(57) " "Net \"Numbers.data_a\" at RomPadrao.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019416 "|PhraseBank|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.waddr_a 0 RomPadrao.v(57) " "Net \"Numbers.waddr_a\" at RomPadrao.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019416 "|PhraseBank|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomPadrao.v(11) " "Net \"phrase.we_a\" at RomPadrao.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019416 "|PhraseBank|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.we_a 0 RomPadrao.v(57) " "Net \"Numbers.we_a\" at RomPadrao.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019416 "|PhraseBank|RomPadrao:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirPrincipal Saida:inst03\|PhraseBank:inst01\|RomDefinirPrincipal:inst02 " "Elaborating entity \"RomDefinirPrincipal\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomDefinirPrincipal:inst02\"" {  } { { "PhraseBank.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019416 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.data_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019417 "|Saida|PhraseBank:inst01|RomDefinirPrincipal:inst02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.waddr_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019417 "|Saida|PhraseBank:inst01|RomDefinirPrincipal:inst02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.we_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019417 "|Saida|PhraseBank:inst01|RomDefinirPrincipal:inst02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirSecundario Saida:inst03\|PhraseBank:inst01\|RomDefinirSecundario:inst03 " "Elaborating entity \"RomDefinirSecundario\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomDefinirSecundario:inst03\"" {  } { { "PhraseBank.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019418 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.data_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019421 "|Saida|PhraseBank:inst01|RomDefinirSecundario:inst03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.waddr_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019421 "|Saida|PhraseBank:inst01|RomDefinirSecundario:inst03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.we_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019421 "|Saida|PhraseBank:inst01|RomDefinirSecundario:inst03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirAmarelo Saida:inst03\|PhraseBank:inst01\|RomDefinirAmarelo:inst04 " "Elaborating entity \"RomDefinirAmarelo\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomDefinirAmarelo:inst04\"" {  } { { "PhraseBank.v" "inst04" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019422 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.data_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019422 "|Saida|PhraseBank:inst01|RomDefinirAmarelo:inst04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.waddr_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019422 "|Saida|PhraseBank:inst01|RomDefinirAmarelo:inst04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.we_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019422 "|Saida|PhraseBank:inst01|RomDefinirAmarelo:inst04"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayControlUnit Saida:inst03\|DisplayControlUnit:inst02 " "Elaborating entity \"DisplayControlUnit\" for hierarchy \"Saida:inst03\|DisplayControlUnit:inst02\"" {  } { { "Saida.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderSsd_4bits_Dec DecoderSsd_4bits_Dec:inst05 " "Elaborating entity \"DecoderSsd_4bits_Dec\" for hierarchy \"DecoderSsd_4bits_Dec:inst05\"" {  } { { "Arquitetura.v" "inst05" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762019424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecoderSsd_4bits_Dec.v(24) " "Verilog HDL assignment warning at DecoderSsd_4bits_Dec.v(24): truncated value with size 32 to match size of target (4)" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019425 "|Arquitetura|DecoderSsd_4bits_Dec:inst05"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecoderSsd_4bits_Dec.v(25) " "Verilog HDL assignment warning at DecoderSsd_4bits_Dec.v(25): truncated value with size 32 to match size of target (4)" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723762019425 "|Arquitetura|DecoderSsd_4bits_Dec:inst05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.data_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.data_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019425 "|Arquitetura|DecoderSsd_4bits_Dec:inst05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.waddr_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.waddr_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019425 "|Arquitetura|DecoderSsd_4bits_Dec:inst05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.we_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.we_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723762019425 "|Arquitetura|DecoderSsd_4bits_Dec:inst05"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\|phrase " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomPadrao.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\|Numbers " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\|Numbers\" is uninferred due to inappropriate RAM size" {  } { { "RomPadrao.v" "Numbers" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 57 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|Numbers " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|Numbers\" is uninferred due to inappropriate RAM size" {  } { { "PhraseBank.v" "Numbers" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DecoderSsd_4bits_Dec:inst05\|seven_seg " "RAM logic \"DecoderSsd_4bits_Dec:inst05\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DecoderSsd_4bits_Dec:inst06\|seven_seg " "RAM logic \"DecoderSsd_4bits_Dec:inst06\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DecoderSsd_4bits_Dec:inst07\|seven_seg " "RAM logic \"DecoderSsd_4bits_Dec:inst07\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomDefinirAmarelo:inst04\|phrase " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomDefinirAmarelo:inst04\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomDefinirAmarelo.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomDefinirSecundario:inst03\|phrase " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomDefinirSecundario:inst03\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomDefinirSecundario.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomDefinirPrincipal:inst02\|phrase " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomDefinirPrincipal:inst02\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomDefinirPrincipal.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723762019662 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1723762019662 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/projeto01.ram1_RomPadrao_116b6f86.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/projeto01.ram1_RomPadrao_116b6f86.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1723762019679 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/projeto01.ram0_PhraseBank_af041c1.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/projeto01.ram0_PhraseBank_af041c1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1723762019686 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/projeto01.ram0_DecoderSsd_4bits_Dec_c69e66dc.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/projeto01.ram0_DecoderSsd_4bits_Dec_c69e66dc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1723762019807 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod3\"" {  } { { "Deconcatener.v" "Mod3" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div3\"" {  } { { "Deconcatener.v" "Div3" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div1\"" {  } { { "Deconcatener.v" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod1\"" {  } { { "Deconcatener.v" "Mod1" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div2\"" {  } { { "Deconcatener.v" "Div2" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod2\"" {  } { { "Deconcatener.v" "Mod2" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div0\"" {  } { { "Deconcatener.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod0\"" {  } { { "Deconcatener.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DecoderSsd_4bits_Dec:inst05\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DecoderSsd_4bits_Dec:inst05\|Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DecoderSsd_4bits_Dec:inst05\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DecoderSsd_4bits_Dec:inst05\|Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723762019844 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1723762019844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod3\"" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762020012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod3 " "Instantiated megafunction \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020012 ""}  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723762020012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div3\"" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762020256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div3 " "Instantiated megafunction \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020256 ""}  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Deconcatener.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723762020256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DecoderSsd_4bits_Dec:inst05\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DecoderSsd_4bits_Dec:inst05\|lpm_divide:Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762020334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DecoderSsd_4bits_Dec:inst05\|lpm_divide:Div0 " "Instantiated megafunction \"DecoderSsd_4bits_Dec:inst05\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020334 ""}  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723762020334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DecoderSsd_4bits_Dec:inst05\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DecoderSsd_4bits_Dec:inst05\|lpm_divide:Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762020439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DecoderSsd_4bits_Dec:inst05\|lpm_divide:Mod0 " "Instantiated megafunction \"DecoderSsd_4bits_Dec:inst05\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723762020439 ""}  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723762020439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723762020473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762020473 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Register.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Register.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1723762020672 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1723762020673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Blon VCC " "Pin \"LCD_Blon\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|LCD_Blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_On VCC " "Pin \"LCD_On\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|LCD_On"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataDezena\[1\] GND " "Pin \"dataDezena\[1\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|dataDezena[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataDezena\[2\] GND " "Pin \"dataDezena\[2\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|dataDezena[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataDezena\[6\] VCC " "Pin \"dataDezena\[6\]\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|dataDezena[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataDezena\[0\] GND " "Pin \"outrodataDezena\[0\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataDezena[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataDezena\[1\] GND " "Pin \"outrodataDezena\[1\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataDezena[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataDezena\[2\] GND " "Pin \"outrodataDezena\[2\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataDezena[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataDezena\[3\] GND " "Pin \"outrodataDezena\[3\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataDezena[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataDezena\[4\] GND " "Pin \"outrodataDezena\[4\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataDezena[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataDezena\[5\] GND " "Pin \"outrodataDezena\[5\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataDezena[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataDezena\[6\] VCC " "Pin \"outrodataDezena\[6\]\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataDezena[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataUnidade\[0\] GND " "Pin \"outrodataUnidade\[0\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataUnidade[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataUnidade\[1\] GND " "Pin \"outrodataUnidade\[1\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataUnidade[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataUnidade\[2\] GND " "Pin \"outrodataUnidade\[2\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataUnidade[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataUnidade\[3\] GND " "Pin \"outrodataUnidade\[3\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataUnidade[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataUnidade\[4\] GND " "Pin \"outrodataUnidade\[4\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataUnidade[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataUnidade\[5\] GND " "Pin \"outrodataUnidade\[5\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataUnidade[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outrodataUnidade\[6\] VCC " "Pin \"outrodataUnidade\[6\]\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|outrodataUnidade[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coldezena\[0\] GND " "Pin \"coldezena\[0\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|coldezena[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coldezena\[1\] GND " "Pin \"coldezena\[1\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|coldezena[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coldezena\[2\] GND " "Pin \"coldezena\[2\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|coldezena[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coldezena\[3\] GND " "Pin \"coldezena\[3\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|coldezena[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coldezena\[4\] GND " "Pin \"coldezena\[4\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|coldezena[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coldezena\[5\] GND " "Pin \"coldezena\[5\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|coldezena[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coldezena\[6\] VCC " "Pin \"coldezena\[6\]\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|coldezena[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colunidade\[0\] GND " "Pin \"colunidade\[0\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|colunidade[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colunidade\[1\] GND " "Pin \"colunidade\[1\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|colunidade[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colunidade\[2\] GND " "Pin \"colunidade\[2\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|colunidade[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colunidade\[3\] GND " "Pin \"colunidade\[3\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|colunidade[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colunidade\[4\] GND " "Pin \"colunidade\[4\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|colunidade[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colunidade\[5\] GND " "Pin \"colunidade\[5\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|colunidade[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colunidade\[6\] VCC " "Pin \"colunidade\[6\]\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723762020881 "|Arquitetura|colunidade[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723762020881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723762020958 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723762021591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762021630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723762021744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723762021744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "850 " "Implemented 850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723762021806 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723762021806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "785 " "Implemented 785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723762021806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723762021806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723762021839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 19:47:01 2024 " "Processing ended: Thu Aug 15 19:47:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723762021839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723762021839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723762021839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723762021839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1723762022830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723762022834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 19:47:02 2024 " "Processing started: Thu Aug 15 19:47:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723762022834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723762022834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723762022834 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723762022897 ""}
{ "Info" "0" "" "Project  = projeto01" {  } {  } 0 0 "Project  = projeto01" 0 0 "Fitter" 0 0 1723762022897 ""}
{ "Info" "0" "" "Revision = projeto01" {  } {  } 0 0 "Revision = projeto01" 0 0 "Fitter" 0 0 1723762022897 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1723762022944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto01 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projeto01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723762022950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723762022995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723762022996 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723762023244 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723762023247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723762023301 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723762023301 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723762023305 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723762023305 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723762023305 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723762023305 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723762023305 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723762023305 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1723762023307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto01.sdc " "Synopsys Design Constraints File file not found: 'projeto01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723762024125 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723762024125 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1723762024131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1723762024132 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1723762024132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024170 ""}  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "Automatically promoted node Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst01\|ClockDivider:inst01\|Clock1Hz~0 " "Destination node Entrada:inst01\|ClockDivider:inst01\|Clock1Hz~0" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "Automatically promoted node Entrada:inst01\|ClockDivider:inst01\|clock500Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst01\|ClockDivider:inst01\|clock500Hz~0 " "Destination node Entrada:inst01\|ClockDivider:inst01\|clock500Hz~0" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E~output " "Destination node E~output" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst01\|keypadEncoder:inst02\|Freeze~0  " "Automatically promoted node Entrada:inst01\|keypadEncoder:inst02\|Freeze~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\|ring.1110 " "Destination node Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\|ring.1110" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RingCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\|ring.1101 " "Destination node Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\|ring.1101" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RingCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\|ring.1011 " "Destination node Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\|ring.1011" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RingCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\|ring.0111 " "Destination node Entrada:inst01\|keypadEncoder:inst02\|RingCounter:inst01\|ring.0111" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RingCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "davDEBUG~output " "Destination node davDEBUG~output" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "keypadEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "Automatically promoted node Entrada:inst01\|ClockDivider:inst01\|clock20Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst01\|ClockDivider:inst01\|clock20Hz~0 " "Destination node Entrada:inst01\|ClockDivider:inst01\|clock20Hz~0" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "Automatically promoted node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|Selector0~0 " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|Selector0~0" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "Automatically promoted node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "Automatically promoted node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|WideOr0~0 " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|WideOr0~0" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "Automatically promoted node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|WideOr0~0 " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|WideOr0~0" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "Automatically promoted node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|WideOr1~0 " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|WideOr1~0" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida:inst03\|PhraseBank:inst01\|Phrase\[3\]~6 " "Destination node Saida:inst03\|PhraseBank:inst01\|Phrase\[3\]~6" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida:inst03\|PhraseBank:inst01\|Phrase\[3\]~17 " "Destination node Saida:inst03\|PhraseBank:inst01\|Phrase\[3\]~17" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "Automatically promoted node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ManualControlUnit:inst01\|WideOr1~0 " "Destination node Sistema:inst02\|ManualControlUnit:inst01\|WideOr1~0" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida:inst03\|PhraseBank:inst01\|Phrase\[3\]~6 " "Destination node Saida:inst03\|PhraseBank:inst01\|Phrase\[3\]~6" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida:inst03\|PhraseBank:inst01\|Phrase\[3\]~17 " "Destination node Saida:inst03\|PhraseBank:inst01\|Phrase\[3\]~17" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 1738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723762024171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723762024171 ""}  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723762024171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723762024372 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723762024373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723762024373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723762024374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723762024375 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723762024376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723762024376 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723762024376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723762024395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1723762024395 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723762024395 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723762024502 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1723762024505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723762026105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723762026263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723762026291 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723762028990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723762028990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723762029214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X46_Y49 X57_Y60 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60" {  } { { "loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60"} { { 12 { 0 ""} 46 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1723762031577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723762031577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1723762033054 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723762033054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723762033057 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1723762033155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723762033168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723762033366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723762033366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723762033543 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723762034050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.fit.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723762034404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5833 " "Peak virtual memory: 5833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723762034665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 19:47:14 2024 " "Processing ended: Thu Aug 15 19:47:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723762034665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723762034665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723762034665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723762034665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723762035542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723762035545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 19:47:15 2024 " "Processing started: Thu Aug 15 19:47:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723762035545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723762035545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723762035545 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723762037546 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723762037646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723762037872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 19:47:17 2024 " "Processing ended: Thu Aug 15 19:47:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723762037872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723762037872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723762037872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723762037872 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723762038461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723762038835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723762038840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 19:47:18 2024 " "Processing started: Thu Aug 15 19:47:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723762038840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762038840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto01 -c projeto01 " "Command: quartus_sta projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762038841 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1723762038908 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762038997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto01.sdc " "Synopsys Design Constraints File file not found: 'projeto01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039383 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039384 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entrada:inst01\|ClockDivider:inst01\|Clock1Hz Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " "create_clock -period 1.000 -name Entrada:inst01\|ClockDivider:inst01\|Clock1Hz Entrada:inst01\|ClockDivider:inst01\|Clock1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name col\[0\] col\[0\] " "create_clock -period 1.000 -name col\[0\] col\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entrada:inst01\|ClockDivider:inst01\|clock20Hz Entrada:inst01\|ClockDivider:inst01\|clock20Hz " "create_clock -period 1.000 -name Entrada:inst01\|ClockDivider:inst01\|clock20Hz Entrada:inst01\|ClockDivider:inst01\|clock20Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " "create_clock -period 1.000 -name Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entrada:inst01\|ClockDivider:inst01\|clock500Hz Entrada:inst01\|ClockDivider:inst01\|clock500Hz " "create_clock -period 1.000 -name Entrada:inst01\|ClockDivider:inst01\|clock500Hz Entrada:inst01\|ClockDivider:inst01\|clock500Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723762039386 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039386 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039390 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1723762039391 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1723762039399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1723762039425 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.181 " "Worst-case setup slack is -6.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.181             -87.549 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "   -6.181             -87.549 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.129            -148.591 clock  " "   -4.129            -148.591 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.989             -15.575 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "   -3.989             -15.575 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.828             -14.673 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "   -3.828             -14.673 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.818             -14.628 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "   -3.818             -14.628 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.668             -13.875 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "   -3.668             -13.875 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.594             -21.354 col\[0\]  " "   -2.594             -21.354 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531              -9.497 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "   -2.531              -9.497 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270              -8.639 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "   -2.270              -8.639 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.009              -8.036 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "   -2.009              -8.036 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728             -11.724 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -1.728             -11.724 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.016 " "Worst-case hold slack is -0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.016 col\[0\]  " "   -0.016              -0.016 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 clock  " "    0.390               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "    0.404               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "    0.429               0.000 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "    0.447               0.000 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.144               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "    2.144               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.440               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "    2.440               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.195               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "    3.195               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.611               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "    3.611               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.785               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "    3.785               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.009               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "    4.009               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -100.660 clock  " "   -3.000            -100.660 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 col\[0\]  " "   -3.000             -17.135 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "   -1.285             -24.415 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -19.275 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -1.285             -19.275 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "   -1.285              -5.140 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039452 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1723762039574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1723762039848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.499 " "Worst-case setup slack is -5.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.499             -77.430 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "   -5.499             -77.430 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.747            -127.354 clock  " "   -3.747            -127.354 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.521             -13.721 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "   -3.521             -13.721 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.362             -12.864 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "   -3.362             -12.864 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.360             -12.882 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "   -3.360             -12.882 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -12.146 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "   -3.210             -12.146 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.627             -21.562 col\[0\]  " "   -2.627             -21.562 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203              -8.238 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "   -2.203              -8.238 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.964              -7.452 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "   -1.964              -7.452 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.766              -7.064 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "   -1.766              -7.064 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.465              -9.621 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -1.465              -9.621 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.017 " "Worst-case hold slack is 0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 col\[0\]  " "    0.017               0.000 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clock  " "    0.349               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "    0.354               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "    0.388               0.000 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "    0.403               0.000 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.944               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "    1.944               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.232               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "    2.232               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.892               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "    2.892               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.291               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "    3.291               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.432               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "    3.432               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.660               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "    3.660               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -100.660 clock  " "   -3.000            -100.660 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 col\[0\]  " "   -3.000             -17.135 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "   -1.285             -24.415 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -19.275 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -1.285             -19.275 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "   -1.285              -5.140 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "   -1.285              -5.140 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762039866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762039866 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1723762040057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1723762040131 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.949 " "Worst-case setup slack is -2.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.949             -40.593 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "   -2.949             -40.593 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.908              -7.489 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "   -1.908              -7.489 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871              -7.066 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "   -1.871              -7.066 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826              -6.999 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "   -1.826              -6.999 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732              -6.520 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "   -1.732              -6.520 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.600             -35.473 clock  " "   -1.600             -35.473 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.206              -4.824 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "   -1.206              -4.824 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.079              -3.970 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "   -1.079              -3.970 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943              -3.578 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "   -0.943              -3.578 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623              -3.203 col\[0\]  " "   -0.623              -3.203 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -1.633 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -0.327              -1.633 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.260 " "Worst-case hold slack is -0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -0.831 col\[0\]  " "   -0.260              -0.831 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock  " "    0.181               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "    0.182               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "    0.199               0.000 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "    0.207               0.000 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.345               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "    1.345               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "    1.451               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.912               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "    1.912               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.134               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "    2.134               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.214               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "    2.214               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.319               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "    2.319               0.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.174 clock  " "   -3.000             -84.174 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.332 col\[0\]  " "   -3.000             -19.332 col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz  " "   -1.000             -19.000 Entrada:inst01\|ClockDivider:inst01\|Clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -1.000             -15.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Entrada:inst01\|ClockDivider:inst01\|clock20Hz  " "   -1.000              -4.000 Entrada:inst01\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens  " "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit  " "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirAmareloUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens  " "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit  " "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirPrincipalUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens  " "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioTens " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit  " "   -1.000              -4.000 Sistema:inst02\|ManualControlUnit:inst01\|PresentState.DefinirSecundarioUnit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723762040161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040161 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723762040739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 19:47:20 2024 " "Processing ended: Thu Aug 15 19:47:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723762040739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723762040739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723762040739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762040739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723762041707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723762041711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 19:47:21 2024 " "Processing started: Thu Aug 15 19:47:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723762041711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723762041711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723762041711 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_7_1200mv_85c_slow.vo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_7_1200mv_85c_slow.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723762042162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_7_1200mv_0c_slow.vo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_7_1200mv_0c_slow.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723762042249 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_min_1200mv_0c_fast.vo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_min_1200mv_0c_fast.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723762042335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01.vo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723762042412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_7_1200mv_85c_v_slow.sdo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723762042465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_7_1200mv_0c_v_slow.sdo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723762042526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_min_1200mv_0c_v_fast.sdo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723762042582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_v.sdo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_v.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723762042637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723762042676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 19:47:22 2024 " "Processing ended: Thu Aug 15 19:47:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723762042676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723762042676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723762042676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723762042676 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723762043284 ""}
