

================================================================
== Vitis HLS Report for 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:40:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Pipeline_N_Pipeline_M  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Compute.cpp:67]   --->   Operation 12 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Compute.cpp:64]   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%brmerge282_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge282"   --->   Operation 17 'read' 'brmerge282_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%size_n_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n_load"   --->   Operation 18 'read' 'size_n_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cond_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond"   --->   Operation 19 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %mul"   --->   Operation 20 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cond90_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond90"   --->   Operation 21 'read' 'cond90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%size_m_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m_load"   --->   Operation 22 'read' 'size_m_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111"   --->   Operation 23 'read' 'cmp111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m0_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %m0"   --->   Operation 24 'read' 'm0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 0, i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 26 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 0, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 27 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body58" [../kernel/Compute.cpp:64]   --->   Operation 28 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../kernel/Compute.cpp:64]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.73ns)   --->   "%icmp_ln64 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../kernel/Compute.cpp:64]   --->   Operation 30 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "%add_ln64 = add i11 %indvar_flatten_load, i11 1" [../kernel/Compute.cpp:64]   --->   Operation 31 'add' 'add_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc165, void %for.inc168.exitStub" [../kernel/Compute.cpp:64]   --->   Operation 32 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%m1_load = load i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 33 'load' 'm1_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%icmp_ln67 = icmp_eq  i7 %m1_load, i7 64" [../kernel/Compute.cpp:67]   --->   Operation 34 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.30ns)   --->   "%select_ln64 = select i1 %icmp_ln67, i7 0, i7 %m1_load" [../kernel/Compute.cpp:64]   --->   Operation 35 'select' 'select_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_ugt  i7 %select_ln64, i7 30" [../kernel/Compute.cpp:82]   --->   Operation 36 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln64, i32 5, i32 6" [../kernel/Compute.cpp:83]   --->   Operation 37 'partselect' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.43ns)   --->   "%icmp_ln83 = icmp_eq  i2 %tmp, i2 0" [../kernel/Compute.cpp:83]   --->   Operation 38 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln64)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%and_ln80 = and i1 %brmerge282_read, i1 %icmp_ln82" [../kernel/Compute.cpp:80]   --->   Operation 39 'and' 'and_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln80_1 = and i1 %and_ln80, i1 %icmp_ln83" [../kernel/Compute.cpp:80]   --->   Operation 40 'and' 'and_ln80_1' <Predicate = (!icmp_ln64)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln80_1, void %if.end86_ifconv, void %if.then72" [../kernel/Compute.cpp:80]   --->   Operation 41 'br' 'br_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln67 = add i7 %select_ln64, i7 1" [../kernel/Compute.cpp:67]   --->   Operation 42 'add' 'add_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln64 = store i11 %add_ln64, i11 %indvar_flatten" [../kernel/Compute.cpp:64]   --->   Operation 43 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 %add_ln67, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 44 'store' 'store_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 45 'load' 'n1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln64_1 = add i5 %n1_load, i5 1" [../kernel/Compute.cpp:64]   --->   Operation 46 'add' 'add_ln64_1' <Predicate = (icmp_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.27ns)   --->   "%select_ln64_1 = select i1 %icmp_ln67, i5 %add_ln64_1, i5 %n1_load" [../kernel/Compute.cpp:64]   --->   Operation 47 'select' 'select_ln64_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %select_ln64_1" [../kernel/Compute.cpp:64]   --->   Operation 48 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add91 = add i5 %select_ln64_1, i5 %cond90_read" [../kernel/Compute.cpp:64]   --->   Operation 49 'add' 'add91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%add106 = add i27 %mul_read, i27 %zext_ln64" [../kernel/Compute.cpp:64]   --->   Operation 50 'add' 'add106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%add106_cast = zext i27 %add106" [../kernel/Compute.cpp:64]   --->   Operation 51 'zext' 'add106_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_159 = trunc i5 %select_ln64_1" [../kernel/Compute.cpp:64]   --->   Operation 52 'trunc' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%add = add i5 %select_ln64_1, i5 %cond_read" [../kernel/Compute.cpp:64]   --->   Operation 53 'add' 'add' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%add_cast = zext i5 %add" [../kernel/Compute.cpp:64]   --->   Operation 54 'zext' 'add_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%aBuffer_addr_1 = getelementptr i32 %aBuffer, i64 0, i64 %add_cast" [../kernel/Compute.cpp:64]   --->   Operation 55 'getelementptr' 'aBuffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.88ns)   --->   "%inBoundsN = icmp_ult  i32 %add106_cast, i32 %size_n_load_read" [../kernel/Compute.cpp:64]   --->   Operation 56 'icmp' 'inBoundsN' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.46ns)   --->   "%read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_31" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:84]   --->   Operation 57 'read' 'read' <Predicate = (and_ln80_1)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %read, i5 %aBuffer_addr_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:87]   --->   Operation 58 'store' 'store_ln150' <Predicate = (and_ln80_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end86_ifconv" [../kernel/Compute.cpp:97]   --->   Operation 59 'br' 'br_ln97' <Predicate = (and_ln80_1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 %select_ln64_1, i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 60 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%add91_cast = zext i5 %add91" [../kernel/Compute.cpp:64]   --->   Operation 61 'zext' 'add91_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %add91_cast" [../kernel/Compute.cpp:64]   --->   Operation 62 'getelementptr' 'aBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 63 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.88>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Pipeline_N_Pipeline_M_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_159, i6 0" [../kernel/Compute.cpp:64]   --->   Operation 66 'bitconcatenate' 'mul1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %select_ln64" [../kernel/Compute.cpp:67]   --->   Operation 67 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:70]   --->   Operation 68 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 69 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 70 [1/1] (0.98ns)   --->   "%bVal = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bPipes_31" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103]   --->   Operation 70 'read' 'bVal' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 71 [1/1] (0.72ns)   --->   "%add115 = add i10 %mul1, i10 %zext_ln67" [../kernel/Compute.cpp:64]   --->   Operation 71 'add' 'add115' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%add115_cast = zext i10 %add115" [../kernel/Compute.cpp:64]   --->   Operation 72 'zext' 'add115_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln64" [../kernel/Compute.cpp:64]   --->   Operation 73 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%add1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 0" [../kernel/Compute.cpp:64]   --->   Operation 74 'bitconcatenate' 'add1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %add115_cast" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 75 'getelementptr' 'cBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 76 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_4 : Operation 77 [1/1] (0.88ns)   --->   "%inBoundsM = icmp_ult  i32 %add1, i32 %size_m_load_read" [../kernel/Compute.cpp:125]   --->   Operation 77 'icmp' 'inBoundsM' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %aVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 78 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 79 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 80 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (4.90ns)   --->   "%res_16 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 81 'fmul' 'res_16' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 1" [../kernel/Compute.cpp:125]   --->   Operation 82 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.88ns)   --->   "%inBoundsM_1 = icmp_ult  i32 %or_ln, i32 %size_m_load_read" [../kernel/Compute.cpp:125]   --->   Operation 83 'icmp' 'inBoundsM_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 84 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln32_3 = bitcast i32 %tmp_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 85 'bitcast' 'bitcast_ln32_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (4.90ns)   --->   "%res_17 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 86 'fmul' 'res_17' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln125_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 2" [../kernel/Compute.cpp:125]   --->   Operation 87 'bitconcatenate' 'or_ln125_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.88ns)   --->   "%inBoundsM_2 = icmp_ult  i32 %or_ln125_s, i32 %size_m_load_read" [../kernel/Compute.cpp:125]   --->   Operation 88 'icmp' 'inBoundsM_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 89 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln32_5 = bitcast i32 %tmp_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 90 'bitcast' 'bitcast_ln32_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (4.90ns)   --->   "%res_18 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 91 'fmul' 'res_18' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln125_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 3" [../kernel/Compute.cpp:125]   --->   Operation 92 'bitconcatenate' 'or_ln125_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.88ns)   --->   "%inBoundsM_3 = icmp_ult  i32 %or_ln125_1, i32 %size_m_load_read" [../kernel/Compute.cpp:125]   --->   Operation 93 'icmp' 'inBoundsM_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 94 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln32_7 = bitcast i32 %tmp_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 95 'bitcast' 'bitcast_ln32_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (4.90ns)   --->   "%res_19 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 96 'fmul' 'res_19' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln125_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 4" [../kernel/Compute.cpp:125]   --->   Operation 97 'bitconcatenate' 'or_ln125_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.88ns)   --->   "%inBoundsM_4 = icmp_ult  i32 %or_ln125_2, i32 %size_m_load_read" [../kernel/Compute.cpp:125]   --->   Operation 98 'icmp' 'inBoundsM_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 99 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln32_9 = bitcast i32 %tmp_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 100 'bitcast' 'bitcast_ln32_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (4.90ns)   --->   "%res_20 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 101 'fmul' 'res_20' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln125_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 5" [../kernel/Compute.cpp:125]   --->   Operation 102 'bitconcatenate' 'or_ln125_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.88ns)   --->   "%inBoundsM_5 = icmp_ult  i32 %or_ln125_3, i32 %size_m_load_read" [../kernel/Compute.cpp:125]   --->   Operation 103 'icmp' 'inBoundsM_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 104 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln32_11 = bitcast i32 %tmp_8" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 105 'bitcast' 'bitcast_ln32_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (4.90ns)   --->   "%res_21 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 106 'fmul' 'res_21' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln125_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 6" [../kernel/Compute.cpp:125]   --->   Operation 107 'bitconcatenate' 'or_ln125_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.88ns)   --->   "%inBoundsM_6 = icmp_ult  i32 %or_ln125_4, i32 %size_m_load_read" [../kernel/Compute.cpp:125]   --->   Operation 108 'icmp' 'inBoundsM_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 109 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln32_13 = bitcast i32 %tmp_10" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 110 'bitcast' 'bitcast_ln32_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (4.90ns)   --->   "%res_22 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 111 'fmul' 'res_22' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln125_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 7" [../kernel/Compute.cpp:125]   --->   Operation 112 'bitconcatenate' 'or_ln125_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.88ns)   --->   "%inBoundsM_7 = icmp_ult  i32 %or_ln125_5, i32 %size_m_load_read" [../kernel/Compute.cpp:125]   --->   Operation 113 'icmp' 'inBoundsM_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 114 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln32_15 = bitcast i32 %tmp_12" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 115 'bitcast' 'bitcast_ln32_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (4.90ns)   --->   "%res_23 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_15" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 116 'fmul' 'res_23' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 117 [1/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 117 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_5 : Operation 118 [1/1] (0.42ns)   --->   "%cPrev_1 = select i1 %cmp111_read, i256 0, i256 %cPrev" [../kernel/Compute.cpp:117]   --->   Operation 118 'select' 'cPrev_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/2] (4.90ns)   --->   "%res_16 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 119 'fmul' 'res_16' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln170_1 = trunc i256 %cPrev_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 120 'trunc' 'trunc_ln170_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/2] (4.90ns)   --->   "%res_17 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 121 'fmul' 'res_17' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 122 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/2] (4.90ns)   --->   "%res_18 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 123 'fmul' 'res_18' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 124 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (4.90ns)   --->   "%res_19 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 125 'fmul' 'res_19' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 126 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/2] (4.90ns)   --->   "%res_20 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 127 'fmul' 'res_20' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 128 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (4.90ns)   --->   "%res_21 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 129 'fmul' 'res_21' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 130 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (4.90ns)   --->   "%res_22 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 131 'fmul' 'res_22' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 132 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/2] (4.90ns)   --->   "%res_23 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_15" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 133 'fmul' 'res_23' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_1, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 134 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i32 %trunc_ln170_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 135 'bitcast' 'bitcast_ln32_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [3/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_2, i32 %res_16" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 136 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln32_4 = bitcast i32 %tmp_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 137 'bitcast' 'bitcast_ln32_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [3/3] (6.14ns)   --->   "%res_3 = fadd i32 %bitcast_ln32_4, i32 %res_17" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 138 'fadd' 'res_3' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln32_6 = bitcast i32 %tmp_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 139 'bitcast' 'bitcast_ln32_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [3/3] (6.14ns)   --->   "%res_5 = fadd i32 %bitcast_ln32_6, i32 %res_18" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 140 'fadd' 'res_5' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln32_8 = bitcast i32 %tmp_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 141 'bitcast' 'bitcast_ln32_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [3/3] (6.14ns)   --->   "%res_7 = fadd i32 %bitcast_ln32_8, i32 %res_19" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 142 'fadd' 'res_7' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln32_10 = bitcast i32 %tmp_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 143 'bitcast' 'bitcast_ln32_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [3/3] (6.14ns)   --->   "%res_9 = fadd i32 %bitcast_ln32_10, i32 %res_20" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 144 'fadd' 'res_9' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln32_12 = bitcast i32 %tmp_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 145 'bitcast' 'bitcast_ln32_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [3/3] (6.14ns)   --->   "%res_11 = fadd i32 %bitcast_ln32_12, i32 %res_21" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 146 'fadd' 'res_11' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln32_14 = bitcast i32 %tmp_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 147 'bitcast' 'bitcast_ln32_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [3/3] (6.14ns)   --->   "%res_13 = fadd i32 %bitcast_ln32_14, i32 %res_22" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 148 'fadd' 'res_13' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln32_16 = bitcast i32 %tmp_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 149 'bitcast' 'bitcast_ln32_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [3/3] (6.14ns)   --->   "%res_15 = fadd i32 %bitcast_ln32_16, i32 %res_23" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 150 'fadd' 'res_15' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.14>
ST_7 : Operation 151 [2/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_2, i32 %res_16" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 151 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [2/3] (6.14ns)   --->   "%res_3 = fadd i32 %bitcast_ln32_4, i32 %res_17" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 152 'fadd' 'res_3' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [2/3] (6.14ns)   --->   "%res_5 = fadd i32 %bitcast_ln32_6, i32 %res_18" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 153 'fadd' 'res_5' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [2/3] (6.14ns)   --->   "%res_7 = fadd i32 %bitcast_ln32_8, i32 %res_19" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 154 'fadd' 'res_7' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [2/3] (6.14ns)   --->   "%res_9 = fadd i32 %bitcast_ln32_10, i32 %res_20" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 155 'fadd' 'res_9' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [2/3] (6.14ns)   --->   "%res_11 = fadd i32 %bitcast_ln32_12, i32 %res_21" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 156 'fadd' 'res_11' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [2/3] (6.14ns)   --->   "%res_13 = fadd i32 %bitcast_ln32_14, i32 %res_22" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 157 'fadd' 'res_13' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [2/3] (6.14ns)   --->   "%res_15 = fadd i32 %bitcast_ln32_16, i32 %res_23" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 158 'fadd' 'res_15' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.37>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln296)   --->   "%inBounds = and i1 %inBoundsN, i1 %inBoundsM" [../kernel/Compute.cpp:127]   --->   Operation 159 'and' 'inBounds' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_2, i32 %res_16" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 160 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296 = select i1 %inBounds, i32 %res, i32 %bitcast_ln32_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 161 'select' 'select_ln296' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_1)   --->   "%inBounds_1 = and i1 %inBoundsN, i1 %inBoundsM_1" [../kernel/Compute.cpp:127]   --->   Operation 162 'and' 'inBounds_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/3] (6.14ns)   --->   "%res_3 = fadd i32 %bitcast_ln32_4, i32 %res_17" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 163 'fadd' 'res_3' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_1 = select i1 %inBounds_1, i32 %res_3, i32 %bitcast_ln32_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 164 'select' 'select_ln296_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_2)   --->   "%inBounds_2 = and i1 %inBoundsN, i1 %inBoundsM_2" [../kernel/Compute.cpp:127]   --->   Operation 165 'and' 'inBounds_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/3] (6.14ns)   --->   "%res_5 = fadd i32 %bitcast_ln32_6, i32 %res_18" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 166 'fadd' 'res_5' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_2 = select i1 %inBounds_2, i32 %res_5, i32 %bitcast_ln32_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 167 'select' 'select_ln296_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_3)   --->   "%inBounds_3 = and i1 %inBoundsN, i1 %inBoundsM_3" [../kernel/Compute.cpp:127]   --->   Operation 168 'and' 'inBounds_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/3] (6.14ns)   --->   "%res_7 = fadd i32 %bitcast_ln32_8, i32 %res_19" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 169 'fadd' 'res_7' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_3 = select i1 %inBounds_3, i32 %res_7, i32 %bitcast_ln32_8" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 170 'select' 'select_ln296_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_4)   --->   "%inBounds_4 = and i1 %inBoundsN, i1 %inBoundsM_4" [../kernel/Compute.cpp:127]   --->   Operation 171 'and' 'inBounds_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/3] (6.14ns)   --->   "%res_9 = fadd i32 %bitcast_ln32_10, i32 %res_20" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 172 'fadd' 'res_9' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_4 = select i1 %inBounds_4, i32 %res_9, i32 %bitcast_ln32_10" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 173 'select' 'select_ln296_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_5)   --->   "%inBounds_5 = and i1 %inBoundsN, i1 %inBoundsM_5" [../kernel/Compute.cpp:127]   --->   Operation 174 'and' 'inBounds_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/3] (6.14ns)   --->   "%res_11 = fadd i32 %bitcast_ln32_12, i32 %res_21" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 175 'fadd' 'res_11' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_5 = select i1 %inBounds_5, i32 %res_11, i32 %bitcast_ln32_12" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 176 'select' 'select_ln296_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_6)   --->   "%inBounds_6 = and i1 %inBoundsN, i1 %inBoundsM_6" [../kernel/Compute.cpp:127]   --->   Operation 177 'and' 'inBounds_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/3] (6.14ns)   --->   "%res_13 = fadd i32 %bitcast_ln32_14, i32 %res_22" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 178 'fadd' 'res_13' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_6 = select i1 %inBounds_6, i32 %res_13, i32 %bitcast_ln32_14" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 179 'select' 'select_ln296_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_7)   --->   "%inBounds_7 = and i1 %inBoundsN, i1 %inBoundsM_7" [../kernel/Compute.cpp:127]   --->   Operation 180 'and' 'inBounds_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/3] (6.14ns)   --->   "%res_15 = fadd i32 %bitcast_ln32_16, i32 %res_23" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 181 'fadd' 'res_15' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_7 = select i1 %inBounds_7, i32 %res_15, i32 %bitcast_ln32_16" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 182 'select' 'select_ln296_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 194 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %select_ln296" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 183 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i32 %select_ln296_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 184 'bitcast' 'bitcast_ln36_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln36_2 = bitcast i32 %select_ln296_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 185 'bitcast' 'bitcast_ln36_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i32 %select_ln296_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 186 'bitcast' 'bitcast_ln36_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln36_4 = bitcast i32 %select_ln296_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 187 'bitcast' 'bitcast_ln36_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln36_5 = bitcast i32 %select_ln296_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 188 'bitcast' 'bitcast_ln36_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln36_6 = bitcast i32 %select_ln296_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 189 'bitcast' 'bitcast_ln36_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln36_7 = bitcast i32 %select_ln296_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 190 'bitcast' 'bitcast_ln36_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln36_7, i32 %bitcast_ln36_6, i32 %bitcast_ln36_5, i32 %bitcast_ln36_4, i32 %bitcast_ln36_3, i32 %bitcast_ln36_2, i32 %bitcast_ln36_1, i32 %bitcast_ln36" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 191 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (1.20ns)   --->   "%store_ln150 = store i256 %tmp_14, i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 192 'store' 'store_ln150' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body58" [../kernel/Compute.cpp:67]   --->   Operation 193 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.494ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln67', ../kernel/Compute.cpp:67) of constant 0 on local variable 'm1', ../kernel/Compute.cpp:67 [28]  (0.387 ns)
	'load' operation 7 bit ('m1_load', ../kernel/Compute.cpp:67) on local variable 'm1', ../kernel/Compute.cpp:67 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln67', ../kernel/Compute.cpp:67) [40]  (0.706 ns)
	'select' operation 7 bit ('select_ln64', ../kernel/Compute.cpp:64) [41]  (0.308 ns)
	'add' operation 7 bit ('add_ln67', ../kernel/Compute.cpp:67) [168]  (0.706 ns)
	'store' operation 0 bit ('store_ln67', ../kernel/Compute.cpp:67) of variable 'add_ln67', ../kernel/Compute.cpp:67 on local variable 'm1', ../kernel/Compute.cpp:67 [171]  (0.387 ns)

 <State 2>: 2.716ns
The critical path consists of the following:
	'load' operation 5 bit ('n1_load', ../kernel/Compute.cpp:64) on local variable 'n1', ../kernel/Compute.cpp:64 [37]  (0.000 ns)
	'add' operation 5 bit ('add_ln64_1', ../kernel/Compute.cpp:64) [42]  (0.707 ns)
	'select' operation 5 bit ('select_ln64_1', ../kernel/Compute.cpp:64) [43]  (0.278 ns)
	'add' operation 27 bit ('add106', ../kernel/Compute.cpp:64) [48]  (0.850 ns)
	'icmp' operation 1 bit ('inBoundsN', ../kernel/Compute.cpp:64) [55]  (0.880 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('aBuffer_addr', ../kernel/Compute.cpp:64) [47]  (0.000 ns)
	'load' operation 32 bit ('aVal', ../kernel/Compute.cpp:101) on array 'aBuffer' [69]  (0.699 ns)

 <State 4>: 5.889ns
The critical path consists of the following:
	fifo read operation ('bVal', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103) on port 'bPipes_31' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103) [70]  (0.988 ns)
	'fmul' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129) [83]  (4.901 ns)

 <State 5>: 4.901ns
The critical path consists of the following:
	'fmul' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129) [83]  (4.901 ns)

 <State 6>: 6.149ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133) [86]  (6.149 ns)

 <State 7>: 6.149ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133) [86]  (6.149 ns)

 <State 8>: 6.376ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133) [86]  (6.149 ns)
	'select' operation 32 bit ('select_ln296', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137) [87]  (0.227 ns)

 <State 9>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln150', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141) of variable 'tmp_14', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137 on array 'cBuffer' [167]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
