// Seed: 417280857
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_7;
  id_8(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3(id_7)
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wand id_5
    , id_21,
    output tri0 id_6,
    input wire id_7
    , id_22,
    input logic id_8,
    output tri id_9,
    output supply0 id_10,
    input wor id_11,
    input wand id_12,
    output logic id_13
    , id_23,
    output supply1 id_14,
    output tri0 id_15,
    output tri1 id_16,
    input wire id_17,
    output supply1 id_18,
    input supply1 id_19
);
  assign id_9 = 1;
  wire id_24;
  wire id_25;
  wire id_26;
  initial begin
    id_13 <= id_8;
  end
  assign id_23 = 1'b0;
  wor id_27 = id_22 ? (1) : 1;
  assign id_18 = 1 ? 1 : 0;
  module_0(
      id_21, id_27, id_26, id_23, id_27, id_22, id_25
  );
  wire id_28;
  tri  id_29 = 1;
endmodule
