# Reading pref.tcl
# do BinToSegDecoder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {BinToSegDecoder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:30 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." BinToSegDecoder.vo 
# -- Compiling module BinToSegDecoder
# -- Compiling module hard_block
# 
# Top level modules:
# 	BinToSegDecoder
# End time: 23:53:33 on Nov 15,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim {/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:33 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim" /share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt 
# -- Compiling module BinToSegDecoder_vlg_tst
# 
# Top level modules:
# 	BinToSegDecoder_vlg_tst
# End time: 23:53:34 on Nov 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cyclone10lp_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps -L altera_ver -L cyclone10lp_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 23:53:35 on Nov 15,2023
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclone10lp
#             //vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/gate_work
#             //vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./BinToSegDecoder_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim ///share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:56 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim" ///share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt 
# ** Error: (vlog-7) Failed to open design unit file "///share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:54:56 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vsim -t 1ps -L altera_ver -L cyclone10lp_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.BinToSegDecoder_vlg_tst
# vsim -t 1ps -L altera_ver -L cyclone10lp_ver -L gate_work -L work -voptargs=""+acc"" gate_work.BinToSegDecoder_vlg_tst 
# Start time: 23:53:35 on Nov 15,2023
# Loading work.BinToSegDecoder_vlg_tst
# Loading work.BinToSegDecoder
# Loading work.hard_block
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
add wave -position end  sim:/BinToSegDecoder_vlg_tst/DIN
add wave -position end  sim:/BinToSegDecoder_vlg_tst/CIN
add wave -position end  sim:/BinToSegDecoder_vlg_tst/BIN
add wave -position end  sim:/BinToSegDecoder_vlg_tst/AIN
# Error opening ///share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt
# Path name '///share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt' doesn't exist.
add wave -position end  sim:/BinToSegDecoder_vlg_tst/AIN
add wave -position end  sim:/BinToSegDecoder_vlg_tst/a
add wave -position end  sim:/BinToSegDecoder_vlg_tst/b
add wave -position end  sim:/BinToSegDecoder_vlg_tst/c
add wave -position end  sim:/BinToSegDecoder_vlg_tst/d
add wave -position end  sim:/BinToSegDecoder_vlg_tst/e
add wave -position end  sim:/BinToSegDecoder_vlg_tst/f
add wave -position end  sim:/BinToSegDecoder_vlg_tst/g
run -all
# Running testbench
# End time: 23:58:16 on Nov 15,2023, Elapsed time: 0:04:41
# Errors: 1, Warnings: 0
