<?xml version="1.0" standalone="yes"?>

<!-- ************************************************************************************ -->
<!-- ******* ADSP-EDN_BF534-extended.xml                                                  -->
<!-- ******* Definition file for extended registers for Edinborough processor ADSP-BF534. -->
<!-- ******* (This is the common subset of ADSP-BF534, ADSP-BF536 and ADSP-BF537).        -->
<!-- ******* Uppermost elements:                                                          -->
<!-- ******* 	<register-extended-definitions>                                           -->
<!-- ******* Copyright 2004-2007 Analog Devices, Inc.  All rights reserved.               -->
<!-- ************************************************************************************ -->

<visualdsp-extended-xml schema-version="1" name="ADSP-EDN-BF534-extended.xml">

<version file-version="1.12"/>

<!-- ************************************************************************ -->
<!-- ******* Extended register set                                            -->
<!-- ************************************************************************ -->

<register-extended-definitions>

<register name="PLL_CTL"     group="PLL Register File" read-address="0xFFC00000" write-address="0xFFC00000" mask="FFFF" type="IO" description="PLL Control Register" bit-size="16" def-comment="Clock and System Control (0xFFC00000 - 0xFFC000FF)"/>
<register name="PLL_DIV"     group="PLL Register File" read-address="0xFFC00004" write-address="0xFFC00004" mask="FFFF" type="IO" description="PLL Divide Register" bit-size="16"/>
<register name="VR_CTL"      group="PLL Register File" read-address="0xFFC00008" write-address="0xFFC00008" mask="FFFF" type="IO" description="Voltage Regulator Control Register"  bit-size="16"/>
<register name="PLL_STAT"    group="PLL Register File" read-address="0xFFC0000C" write-address="0xFFC0000C" mask="FFFF" type="IO" description="PLL Status Register" bit-size="16"/>
<register name="PLL_LOCKCNT" group="PLL Register File" read-address="0xFFC00010" write-address="0xFFC00010" mask="FFFF" type="IO" description="PLL Lock Count Register" bit-size="16"/>

<register name="SWRST"     group="System Interrupt Controller Register File" read-address="0xFFC00100" write-address="0xFFC00100" mask="FFFF"    type="IO" description="Software Reset Register" def-comment="System Interrupt Controller (0xFFC00100 - 0xFFC001FF)" bit-size="16"/>
<register name="SYSCR"     group="System Interrupt Controller Register File" read-address="0xFFC00104" write-address="0xFFC00104" mask="FFFF"     type="IO" description="System Configuration Register" bit-size="16"/>
<register name="SIC_RVECT" group="System Interrupt Controller Register File" read-address="0xFFC00108" write-address="0xFFC00108" mask="FFFFFFFF" type="IO" description="Interrupt Reset Vector Address Register" bit-size="32"/>
<register name="SIC_IMASK" group="System Interrupt Controller Register File" read-address="0xFFC0010C" write-address="0xFFC0010C" mask="FFFFFFFF" type="IO" description="Interrupt Mask Register" bit-size="32"/>
<register name="SIC_IAR0"  group="System Interrupt Controller Register File" read-address="0xFFC00110" write-address="0xFFC00110" mask="FFFFFFFF" type="IO" description="Interrupt Assignment Register 0" bit-size="32"/>
<register name="SIC_IAR1"  group="System Interrupt Controller Register File" read-address="0xFFC00114" write-address="0xFFC00114" mask="FFFFFFFF" type="IO" description="Interrupt Assignment Register 1" bit-size="32"/>
<register name="SIC_IAR2"  group="System Interrupt Controller Register File" read-address="0xFFC00118" write-address="0xFFC00118" mask="FFFFFFFF" type="IO" description="Interrupt Assignment Register 2" bit-size="32"/>
<register name="SIC_IAR3"  group="System Interrupt Controller Register File" read-address="0xFFC0011C" write-address="0xFFC0011C" mask="FFFFFFFF" type="IO" description="Interrupt Assignment Register 3" bit-size="32"/>
<register name="SIC_ISR"   group="System Interrupt Controller Register File" read-address="0xFFC00120" write-address="0xFFC00120" mask="FFFFFFFF" type="IO" description="Interrupt Status Register" bit-size="32"/>
<register name="SIC_IWR"   group="System Interrupt Controller Register File" read-address="0xFFC00124" write-address="0xFFC00124" mask="FFFFFFFF" type="IO" description="Interrupt Wakeup Register" bit-size="32"/>

<register name="WDOG_CTL"  group="Extended Registers" read-address="0xFFC00200" write-address="0xFFC00200" mask="FFFF"     type="IO" description="Watchdog Control Register" bit-size="16" def-comment="Watchdog Timer (0xFFC00200 - 0xFFC002FF)" target="EMU" />
<register name="WDOG_CNT"  group="Extended Registers" read-address="0xFFC00204" write-address="0xFFC00204" mask="FFFFFFFF" type="IO" description="Watchdog Count Register" bit-size="32" target="EMU" />
<register name="WDOG_STAT" group="Extended Registers" read-address="0xFFC00208" write-address="0xFFC00208" mask="FFFFFFFF" type="IO" description="Watchdog Status Register" bit-size="32" target="EMU" />

<register name="RTC_STAT"  group="Extended Registers" read-address="0xFFC00300" write-address="0xFFC00300" mask="FFFFFFFF" type="IO" description="RTC Status Register" bit-size="32" def-comment="Real Time Clock (0xFFC00300 - 0xFFC003FF)"/>
<register name="RTC_ICTL"  group="Extended Registers" read-address="0xFFC00304" write-address="0xFFC00304" mask="FFFF"     type="IO" description="RTC Interrupt Control Register" bit-size="16"/>
<register name="RTC_ISTAT" group="Extended Registers" read-address="0xFFC00308" write-address="0xFFC00308" mask="FFFF"     type="IO" description="RTC Interrupt Status Register" bit-size="16"/>
<register name="RTC_SWCNT" group="Extended Registers" read-address="0xFFC0030C" write-address="0xFFC0030C" mask="FFFF"     type="IO" description="RTC Stopwatch Count Register" bit-size="16"/>
<register name="RTC_ALARM" group="Extended Registers" read-address="0xFFC00310" write-address="0xFFC00310" mask="FFFFFFFF" type="IO" description="RTC Alarm Time Register" bit-size="32"/>
<register name="RTC_PREN"  group="Extended Registers" read-address="0xFFC00314" write-address="0xFFC00314" mask="FFFF"     type="IO" description="RTC Prescaler Enable Register" bit-size="16"/>

	<!--******************-->
	<!-- UART0 Controller -->
	<!--******************-->
<register name="UART0_THR"  group="UART0" read-address="0xFFC00400" write-address="0xFFC00400" mask="FFFF" type="IO" description="Transmit Holding register" bit-size="16" def-comment="UART0 Controller (0xFFC00400 - 0xFFC004FF)"/>
<register name="UART0_RBR"  group="UART0" read-address="0xFFC00400" write-address="0xFFC00400" mask="FFFF" type="IO" description="Receive Buffer register" bit-size="16"/>
<register name="UART0_DLL"  group="UART0" read-address="0xFFC00400" write-address="0xFFC00400" mask="FFFF" type="IO" description="Divisor Latch (Low-Byte)" bit-size="16"/>
<register name="UART0_IER"  group="UART0" read-address="0xFFC00404" write-address="0xFFC00404" mask="FFFF" type="IO" description="Interrupt Enable Register" bit-size="16"/>
<register name="UART0_DLH"  group="UART0" read-address="0xFFC00404" write-address="0xFFC00404" mask="FFFF" type="IO" description="Divisor Latch (High-Byte)" bit-size="16"/>
<register name="UART0_IIR"  group="UART0" read-address="0xFFC00408" write-address="0xFFC00408" mask="FFFF" type="IO" description="Interrupt Identification Register" bit-size="16"/>
<register name="UART0_LCR"  group="UART0" read-address="0xFFC0040C" write-address="0xFFC0040C" mask="FFFF" type="IO" description="Line Control Register" bit-size="16"/>
<register name="UART0_MCR"  group="UART0" read-address="0xFFC00410" write-address="0xFFC00410" mask="FFFF" type="IO" description="Modem Control Register" bit-size="16"/>
<register name="UART0_LSR"  group="UART0" read-address="0xFFC00414" write-address="0xFFC00414" mask="FFFF" type="IO" description="Line Status Register" bit-size="16"/>
<register name="UART0_MSR"  group="UART0" read-address="0xFFC00418" write-address="0xFFC00418" mask="FFFF" type="IO" description="Modem Status Register" bit-size="16"/>
<register name="UART0_SCR"  group="UART0" read-address="0xFFC0041C" write-address="0xFFC0041C" mask="FFFF" type="IO" description="SCR Scratch Register" bit-size="16"/>
<register name="UART0_GCTL" group="UART0" read-address="0xFFC00424" write-address="0xFFC00424" mask="FFFF" type="IO" description="Global Control Register" bit-size="16"/>

	<!-- these child bits are not displayed in the windows but I will leave them for possible use in the future -->
	<register name="UART0_IER_ERBFI"   parent="UART0_IER" bit-position="0" bit-size="1"/>
	<register name="UART0_IER_ETBEI"   parent="UART0_IER" bit-position="1" bit-size="1"/>
	<register name="UART0_IER_ELSI"    parent="UART0_IER" bit-position="2" bit-size="1"/>
	<register name="UART0_IIR_NINT"    parent="UART0_IIR" bit-position="0" bit-size="1"/>
	<register name="UART0_IIR_STATUS"  parent="UART0_IIR" bit-position="1" bit-size="2"/>
	<register name="UART0_LCR_WLS"     parent="UART0_LCR" bit-position="0" bit-size="2"/>
	<register name="UART0_LCR_STB"     parent="UART0_LCR" bit-position="2" bit-size="1"/>
	<register name="UART0_LCR_PEN"     parent="UART0_LCR" bit-position="3" bit-size="1"/>
	<register name="UART0_LCR_EPS"     parent="UART0_LCR" bit-position="4" bit-size="1"/>
	<register name="UART0_LCR_STP"     parent="UART0_LCR" bit-position="5" bit-size="1"/>
	<register name="UART0_LCR_SB"      parent="UART0_LCR" bit-position="6" bit-size="1"/>
	<register name="UART0_LCR_DLAB"    parent="UART0_LCR" bit-position="7" bit-size="1"/>
	<register name="UART0_LSR_DR"      parent="UART0_LSR" bit-position="0" bit-size="1"/>
	<register name="UART0_LSR_OE"      parent="UART0_LSR" bit-position="1" bit-size="1"/>
	<register name="UART0_LSR_PE"      parent="UART0_LSR" bit-position="2" bit-size="1"/>
	<register name="UART0_LSR_FE"      parent="UART0_LSR" bit-position="3" bit-size="1"/>
	<register name="UART0_LSR_BI"      parent="UART0_LSR" bit-position="4" bit-size="1"/>
	<register name="UART0_LSR_THRE"    parent="UART0_LSR" bit-position="5" bit-size="1"/>
	<register name="UART0_LSR_TEMT"    parent="UART0_LSR" bit-position="6" bit-size="1"/>

<register name="SPI_CTL"    group="SPI" read-address="0xFFC00500" write-address="0xFFC00500" mask="FFFF" type="IO" description="SPI Control Register" bit-size="16" target="EMU" def-comment="SPI Controller (0xFFC00500 - 0xFFC005FF)"/>
<register name="SPI_FLG"    group="SPI" read-address="0xFFC00504" write-address="0xFFC00504" mask="FFFF" type="IO" description="SPI Flag register" bit-size="16" target="EMU"/>
<register name="SPI_STAT"   group="SPI" read-address="0xFFC00508" write-address="0xFFC00508" mask="FFFF" type="IO" description="SPI Status register" bit-size="16" target="EMU"/>
<register name="SPI_TDBR"   group="SPI" read-address="0xFFC0050C" write-address="0xFFC0050C" mask="FFFF" type="IO" description="SPI Transmit Data Buffer Register" bit-size="16" target="EMU"/>
<register name="SPI_RDBR"   group="SPI" read-address="0xFFC00510" write-address="0xFFC00510" mask="FFFF" type="IO" description="SPI Receive Data Buffer Register" bit-size="16" target="EMU"/>
<register name="SPI_BAUD"   group="SPI" read-address="0xFFC00514" write-address="0xFFC00514" mask="FFFF" type="IO" description="SPI Baud rate Register" bit-size="16" target="EMU"/>
<register name="SPI_SHADOW" group="SPI" read-address="0xFFC00518" write-address="0xFFC00518" mask="FFFF" type="IO" description="SPI_RDBR Shadow Register" bit-size="16" target="EMU"/>

<register name="TIMER0_CONFIG"  group="Timer Registers" read-address="0xFFC00600" write-address="0xFFC00600" mask="FFFF"     type="IO" description="Timer 0 Configuration Register" bit-size="16" def-comment="TIMER0-7 Registers (0xFFC00600 - 0xFFC006FF)"/>
<register name="TIMER0_COUNTER" group="Timer Registers" read-address="0xFFC00604" write-address="0xFFC00604" mask="FFFFFFFF" type="IO" description="Timer 0 Counter Register" bit-size="32"/>
<register name="TIMER0_PERIOD"  group="Timer Registers" read-address="0xFFC00608" write-address="0xFFC00608" mask="FFFFFFFF" type="IO" description="Timer 0 Period Register" bit-size="32"/>
<register name="TIMER0_WIDTH"   group="Timer Registers" read-address="0xFFC0060C" write-address="0xFFC0060C" mask="FFFFFFFF" type="IO" description="Timer 0 Width Register" bit-size="32"/>

<register name="TIMER1_CONFIG"  group="Timer Registers" read-address="0xFFC00610" write-address="0xFFC00610" mask="FFFF"     type="IO" description="Timer 1 Configuration Register" bit-size="16" def-comment="Timer 1"/>
<register name="TIMER1_COUNTER" group="Timer Registers" read-address="0xFFC00614" write-address="0xFFC00614" mask="FFFFFFFF" type="IO" description="Timer 1 Counter Register" bit-size="32"/>
<register name="TIMER1_PERIOD"  group="Timer Registers" read-address="0xFFC00618" write-address="0xFFC00618" mask="FFFFFFFF" type="IO" description="Timer 1 Period Register" bit-size="32"/>
<register name="TIMER1_WIDTH"   group="Timer Registers" read-address="0xFFC0061C" write-address="0xFFC0061C" mask="FFFFFFFF" type="IO" description="Timer 1 Width Register" bit-size="32"/>

<register name="TIMER2_CONFIG"  group="Timer Registers" read-address="0xFFC00620" write-address="0xFFC00620" mask="FFFF"     type="IO" description="Timer 2 Configuration Register" bit-size="16" def-comment="Timer 2"/>
<register name="TIMER2_COUNTER" group="Timer Registers" read-address="0xFFC00624" write-address="0xFFC00624" mask="FFFFFFFF" type="IO" description="Timer 2 Counter Register" bit-size="32"/>
<register name="TIMER2_PERIOD"  group="Timer Registers" read-address="0xFFC00628" write-address="0xFFC00628" mask="FFFFFFFF" type="IO" description="Timer 2 Period Register" bit-size="32"/>
<register name="TIMER2_WIDTH"   group="Timer Registers" read-address="0xFFC0062C" write-address="0xFFC0062C" mask="FFFFFFFF" type="IO" description="Timer 2 Width Register" bit-size="32"/>

<register name="TIMER3_CONFIG"  group="Timer Registers" read-address="0xFFC00630" write-address="0xFFC00630" mask="FFFF"     type="IO" description="Timer 3 Configuration Register" bit-size="16" def-comment="Timer 3"/>
<register name="TIMER3_COUNTER" group="Timer Registers" read-address="0xFFC00634" write-address="0xFFC00634" mask="FFFFFFFF" type="IO" description="Timer 3 Counter Register" bit-size="32"/>
<register name="TIMER3_PERIOD"  group="Timer Registers" read-address="0xFFC00638" write-address="0xFFC00638" mask="FFFFFFFF" type="IO" description="Timer 3 Period Register" bit-size="32"/>
<register name="TIMER3_WIDTH"   group="Timer Registers" read-address="0xFFC0063C" write-address="0xFFC0063C" mask="FFFFFFFF" type="IO" description="Timer 3 Width Register" bit-size="32"/>

<register name="TIMER4_CONFIG"  group="Timer Registers" read-address="0xFFC00640" write-address="0xFFC00640" mask="FFFF"     type="IO" description="Timer 4 Configuration Register" bit-size="16" def-comment="Timer 4"/>
<register name="TIMER4_COUNTER" group="Timer Registers" read-address="0xFFC00644" write-address="0xFFC00644" mask="FFFFFFFF" type="IO" description="Timer 4 Counter Register" bit-size="32"/>
<register name="TIMER4_PERIOD"  group="Timer Registers" read-address="0xFFC00648" write-address="0xFFC00648" mask="FFFFFFFF" type="IO" description="Timer 4 Period Register" bit-size="32"/>
<register name="TIMER4_WIDTH"   group="Timer Registers" read-address="0xFFC0064C" write-address="0xFFC0064C" mask="FFFFFFFF" type="IO" description="Timer 4 Width Register" bit-size="32"/>

<register name="TIMER5_CONFIG"  group="Timer Registers" read-address="0xFFC00650" write-address="0xFFC00650" mask="FFFF"     type="IO" description="Timer 5 Configuration Register" bit-size="16" def-comment="Timer 5"/>
<register name="TIMER5_COUNTER" group="Timer Registers" read-address="0xFFC00654" write-address="0xFFC00654" mask="FFFFFFFF" type="IO" description="Timer 5 Counter Register" bit-size="32"/>
<register name="TIMER5_PERIOD"  group="Timer Registers" read-address="0xFFC00658" write-address="0xFFC00658" mask="FFFFFFFF" type="IO" description="Timer 5 Period Register" bit-size="32"/>
<register name="TIMER5_WIDTH"   group="Timer Registers" read-address="0xFFC0065C" write-address="0xFFC0065C" mask="FFFFFFFF" type="IO" description="Timer 5 Width Register" bit-size="32"/>

<register name="TIMER6_CONFIG"  group="Timer Registers" read-address="0xFFC00660" write-address="0xFFC00660" mask="FFFF"     type="IO" description="Timer 6 Configuration Register" bit-size="16" def-comment="Timer 6"/>
<register name="TIMER6_COUNTER" group="Timer Registers" read-address="0xFFC00664" write-address="0xFFC00664" mask="FFFFFFFF" type="IO" description="Timer 6 Counter Register" bit-size="32"/>
<register name="TIMER6_PERIOD"  group="Timer Registers" read-address="0xFFC00668" write-address="0xFFC00668" mask="FFFFFFFF" type="IO" description="Timer 6 Period Register" bit-size="32"/>
<register name="TIMER6_WIDTH"   group="Timer Registers" read-address="0xFFC0066C" write-address="0xFFC0066C" mask="FFFFFFFF" type="IO" description="Timer 6 Width Register\n" bit-size="32"/>

<register name="TIMER7_CONFIG"  group="Timer Registers" read-address="0xFFC00670" write-address="0xFFC00670" mask="FFFF"     type="IO" description="Timer 7 Configuration Register" bit-size="16" def-comment="Timer 7"/>
<register name="TIMER7_COUNTER" group="Timer Registers" read-address="0xFFC00674" write-address="0xFFC00674" mask="FFFFFFFF" type="IO" description="Timer 7 Counter Register" bit-size="32"/>
<register name="TIMER7_PERIOD"  group="Timer Registers" read-address="0xFFC00678" write-address="0xFFC00678" mask="FFFFFFFF" type="IO" description="Timer 7 Period Register" bit-size="32"/>
<register name="TIMER7_WIDTH"   group="Timer Registers" read-address="0xFFC0067C" write-address="0xFFC0067C" mask="FFFFFFFF" type="IO" description="Timer 7 Width Register" bit-size="32"/>

<register name="TIMER_ENABLE"   group="Timer Registers" read-address="0xFFC00680" write-address="0xFFC00680" mask="FFFF"     type="IO" description="Timer Enable Register" bit-size="16" def-comment="Timer Status"/>
<register name="TIMER_DISABLE"  group="Timer Registers" read-address="0xFFC00684" write-address="0xFFC00684" mask="FFFF"     type="IO" description="Timer Disable Register" bit-size="16"/>
<register name="TIMER_STATUS"   group="Timer Registers" read-address="0xFFC00688" write-address="0xFFC00688" mask="FFFFFFFF" type="IO" description="Timer Status Register" bit-size="32"/>

<register name="PORTFIO"        group="Port I/O" read-address="0xFFC00700" write-address="0xFFC00700" mask="FFFF" type="IO" description="Port F I/O Pin State Specify Register" bit-size="16" def-comment="General Purpose I/O Port F (0xFFC00700 - 0xFFC007FF)" target="EMU" />
<register name="PORTFIO_CLEAR"  group="Port I/O" read-address="0xFFC00704" write-address="0xFFC00704" mask="FFFF" type="IO" description="Port F I/O Peripheral Interrupt Clear Register" bit-size="16" target="EMU" />
<register name="PORTFIO_SET"    group="Port I/O" read-address="0xFFC00708" write-address="0xFFC00708" mask="FFFF" type="IO" description="Port F I/O Peripheral Interrupt Set Register" bit-size="16" target="EMU" />
<register name="PORTFIO_TOGGLE" group="Port I/O" read-address="0xFFC0070C" write-address="0xFFC0070C" mask="FFFF" type="IO" description="Port F I/O Pin State Toggle Register" bit-size="16" target="EMU" />

<register name="PORTFIO_MASKA"        group="Port I/O" read-address="0xFFC00710" write-address="0xFFC00710" mask="FFFF" type="IO" description="Port F I/O Mask State Specify Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTFIO_MASKA_CLEAR"  group="Port I/O" read-address="0xFFC00714" write-address="0xFFC00714" mask="FFFF" type="IO" description="Port F I/O Mask Disable Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTFIO_MASKA_SET"    group="Port I/O" read-address="0xFFC00718" write-address="0xFFC00718" mask="FFFF" type="IO" description="Port F I/O Mask Enable Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTFIO_MASKA_TOGGLE" group="Port I/O" read-address="0xFFC0071C" write-address="0xFFC0071C" mask="FFFF" type="IO" description="Port F I/O Mask Toggle Enable Interrupt A Register" bit-size="16" target="EMU" />

<register name="PORTFIO_MASKB"        group="Port I/O" read-address="0xFFC00720" write-address="0xFFC00720" mask="FFFF" type="IO" description="Port F I/O Mask State Specify Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTFIO_MASKB_CLEAR"  group="Port I/O" read-address="0xFFC00724" write-address="0xFFC00724" mask="FFFF" type="IO" description="Port F I/O Mask Disable Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTFIO_MASKB_SET"    group="Port I/O" read-address="0xFFC00728" write-address="0xFFC00728" mask="FFFF" type="IO" description="Port F I/O Mask Enable Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTFIO_MASKB_TOGGLE" group="Port I/O" read-address="0xFFC0072C" write-address="0xFFC0072C" mask="FFFF" type="IO" description="Port F I/O Mask Toggle Enable Interrupt B Register" bit-size="16" target="EMU" />

<register name="PORTFIO_DIR"   group="Port I/O" read-address="0xFFC00730" write-address="0xFFC00730" mask="FFFF" type="IO" description="Port F I/O Direction Register" bit-size="16" target="EMU" />
<register name="PORTFIO_POLAR" group="Port I/O" read-address="0xFFC00734" write-address="0xFFC00734" mask="FFFF" type="IO" description="Port F I/O Source Polarity Register" bit-size="16" target="EMU" />
<register name="PORTFIO_EDGE"  group="Port I/O" read-address="0xFFC00738" write-address="0xFFC00738" mask="FFFF" type="IO" description="Port F I/O Source Sensitivity Register" bit-size="16" target="EMU" />
<register name="PORTFIO_BOTH"  group="Port I/O" read-address="0xFFC0073C" write-address="0xFFC0073C" mask="FFFF" type="IO" description="Port F I/O Set on BOTH Edges Register" bit-size="16" target="EMU" />
<register name="PORTFIO_INEN"  group="Port I/O" read-address="0xFFC00740" write-address="0xFFC00740" mask="FFFF" type="IO" description="Port F I/O Input Enable Register " bit-size="16" target="EMU" />

<register name="SPORT0_TCR1"    group="SPORT registers" read-address="0xFFC00800" write-address="0xFFC00800" mask="FFFF" type="IO" description="SPORT0 Transmit Configuration 1 Register" bit-size="16" def-comment="SPORT0 Controller (0xFFC00800 - 0xFFC008FF)"/>
<register name="SPORT0_TCR2"    group="SPORT registers" read-address="0xFFC00804" write-address="0xFFC00804" mask="FFFF" type="IO" description="SPORT0 Transmit Configuration 2 Register" bit-size="16"/>
<register name="SPORT0_TCLKDIV" group="SPORT registers" read-address="0xFFC00808" write-address="0xFFC00808" mask="FFFF" type="IO" description="SPORT0 Transmit Clock Divider" bit-size="16"/>
<register name="SPORT0_TFSDIV"  group="SPORT registers" read-address="0xFFC0080C" write-address="0xFFC0080C" mask="FFFF" type="IO" description="SPORT0 Transmit Frame Sync Divider" bit-size="16"/>

<register name="SPORT0_TX"   group="SPORT registers" read-address="0xFFC00810" write-address="0xFFC00810" mask="FFFFFFFF" type="IO" description="SPORT0 TX Data Register" bit-size="32"/>
<register name="SPORT0_RX"   group="SPORT registers" read-address="0xFFC00818" write-address="0xFFC00818" mask="FFFFFFFF" type="IO" description="SPORT0 RX Data Register" bit-size="32"/>

<register name="SPORT0_RCR1"    group="SPORT registers" read-address="0xFFC00820" write-address="0xFFC00820" mask="FFFF" type="IO" description="SPORT0 Transmit Configuration 1 Register" bit-size="16"/>
<register name="SPORT0_RCR2"    group="SPORT registers" read-address="0xFFC00824" write-address="0xFFC00824" mask="FFFF" type="IO" description="SPORT0 Transmit Configuration 2 Register" bit-size="16"/>
<register name="SPORT0_RCLKDIV" group="SPORT registers" read-address="0xFFC00828" write-address="0xFFC00828" mask="FFFF" type="IO" description="SPORT0 Receive Clock Divider" bit-size="16"/>
<register name="SPORT0_RFSDIV"  group="SPORT registers" read-address="0xFFC0082C" write-address="0xFFC0082C" mask="FFFF" type="IO" description="SPORT0 Receive Frame Sync Divider" bit-size="16"/>

<register name="SPORT0_STAT"  group="SPORT registers" read-address="0xFFC00830" write-address="0xFFC00830" mask="FFFF" type="IO" description="SPORT0 Status Register" bit-size="16"/>
<register name="SPORT0_CHNL"  group="SPORT registers" read-address="0xFFC00834" write-address="0xFFC00834" mask="FFFF" type="IO" description="SPORT0 Current Channel Register" bit-size="16"/>
<register name="SPORT0_MCMC1" group="SPORT registers" read-address="0xFFC00838" write-address="0xFFC00838" mask="FFFF" type="IO" description="SPORT0 Multi-Channel Configuration Register 1" bit-size="16"/>
<register name="SPORT0_MCMC2" group="SPORT registers" read-address="0xFFC0083C" write-address="0xFFC0083C" mask="FFFF" type="IO" description="SPORT0 Multi-Channel Configuration Register 2" bit-size="16"/>

<register name="SPORT0_MTCS0" group="SPORT registers" read-address="0xFFC00840" write-address="0xFFC00840" mask="FFFFFFFF" type="IO" description="SPORT0 Multi-Channel Transmit Select Register 0" bit-size="32"/>
<register name="SPORT0_MTCS1" group="SPORT registers" read-address="0xFFC00844" write-address="0xFFC00844" mask="FFFFFFFF" type="IO" description="SPORT0 Multi-Channel Transmit Select Register 1" bit-size="32"/>
<register name="SPORT0_MTCS2" group="SPORT registers" read-address="0xFFC00848" write-address="0xFFC00848" mask="FFFFFFFF" type="IO" description="SPORT0 Multi-Channel Transmit Select Register 2" bit-size="32"/>
<register name="SPORT0_MTCS3" group="SPORT registers" read-address="0xFFC0084C" write-address="0xFFC0084C" mask="FFFFFFFF" type="IO" description="SPORT0 Multi-Channel Transmit Select Register 3" bit-size="32"/>

<register name="SPORT0_MRCS0" group="SPORT registers" read-address="0xFFC00850" write-address="0xFFC00850" mask="FFFFFFFF" type="IO" description="SPORT0 Multi-Channel Receive Select Register 0" bit-size="32"/>
<register name="SPORT0_MRCS1" group="SPORT registers" read-address="0xFFC00854" write-address="0xFFC00854" mask="FFFFFFFF" type="IO" description="SPORT0 Multi-Channel Receive Select Register 1" bit-size="32"/>
<register name="SPORT0_MRCS2" group="SPORT registers" read-address="0xFFC00858" write-address="0xFFC00858" mask="FFFFFFFF" type="IO" description="SPORT0 Multi-Channel Receive Select Register 2" bit-size="32"/>
<register name="SPORT0_MRCS3" group="SPORT registers" read-address="0xFFC0085C" write-address="0xFFC0085C" mask="FFFFFFFF" type="IO" description="SPORT0 Multi-Channel Receive Select Register 3" bit-size="32"/>

<register name="SPORT1_TCR1"    group="SPORT registers" read-address="0xFFC00900" write-address="0xFFC00900" mask="FFFF" type="IO" description="SPORT1 Transmit Configuration 1 Register" bit-size="16" def-comment="SPORT1 Controller (0xFFC00900 - 0xFFC009FF)"/>
<register name="SPORT1_TCR2"    group="SPORT registers" read-address="0xFFC00904" write-address="0xFFC00904" mask="FFFF" type="IO" description="SPORT1 Transmit Configuration 2 Register" bit-size="16"/>
<register name="SPORT1_TCLKDIV" group="SPORT registers" read-address="0xFFC00908" write-address="0xFFC00908" mask="FFFF" type="IO" description="SPORT1 Transmit Clock Divider" bit-size="16"/>
<register name="SPORT1_TFSDIV"  group="SPORT registers" read-address="0xFFC0090C" write-address="0xFFC0090C" mask="FFFF" type="IO" description="SPORT1 Transmit Frame Sync Divider" bit-size="16"/>

<register name="SPORT1_TX" group="SPORT registers" read-address="0xFFC00910" write-address="0xFFC00910" mask="FFFFFFFF" type="IO" description="SPORT1 TX Data Register" bit-size="32"/>
<register name="SPORT1_RX" group="SPORT registers" read-address="0xFFC00918" write-address="0xFFC00918" mask="FFFFFFFF" type="IO" description="SPORT1 RX Data Register" bit-size="32"/>

<register name="SPORT1_RCR1"    group="SPORT registers" read-address="0xFFC00920" write-address="0xFFC00920" mask="FFFF" type="IO" description="SPORT1 Transmit Configuration 1 Register" bit-size="16"/>
<register name="SPORT1_RCR2"    group="SPORT registers" read-address="0xFFC00924" write-address="0xFFC00924" mask="FFFF" type="IO" description="SPORT1 Transmit Configuration 2 Register" bit-size="16"/>
<register name="SPORT1_RCLKDIV" group="SPORT registers" read-address="0xFFC00928" write-address="0xFFC00928" mask="FFFF" type="IO" description="SPORT1 Receive Clock Divider" bit-size="16"/>
<register name="SPORT1_RFSDIV"  group="SPORT registers" read-address="0xFFC0092C" write-address="0xFFC0092C" mask="FFFF" type="IO" description="SPORT1 Receive Frame Sync Divider" bit-size="16"/>

<register name="SPORT1_STAT" group="SPORT registers" read-address="0xFFC00930" write-address="0xFFC00930" mask="FFFF" type="IO" description="SPORT1 Status Register" bit-size="16"/>
<register name="SPORT1_CHNL" group="SPORT registers" read-address="0xFFC00934" write-address="0xFFC00934" mask="FFFF" type="IO" description="SPORT1 Current Channel Register" bit-size="16"/>
<register name="SPORT1_MCMC1" group="SPORT registers" read-address="0xFFC00938" write-address="0xFFC00938" mask="FFFF" type="IO" description="SPORT1 Multi-Channel Configuration Register 1" bit-size="16"/>
<register name="SPORT1_MCMC2" group="SPORT registers" read-address="0xFFC0093C" write-address="0xFFC0093C" mask="FFFF" type="IO" description="SPORT1 Multi-Channel Configuration Register 2" bit-size="16"/>

<register name="SPORT1_MTCS0" group="SPORT registers" read-address="0xFFC00940" write-address="0xFFC00940" mask="FFFFFFFF" type="IO" description="SPORT1 Multi-Channel Transmit Select Register 0" bit-size="32"/>
<register name="SPORT1_MTCS1" group="SPORT registers" read-address="0xFFC00944" write-address="0xFFC00944" mask="FFFFFFFF" type="IO" description="SPORT1 Multi-Channel Transmit Select Register 1" bit-size="32"/>
<register name="SPORT1_MTCS2" group="SPORT registers" read-address="0xFFC00948" write-address="0xFFC00948" mask="FFFFFFFF" type="IO" description="SPORT1 Multi-Channel Transmit Select Register 2" bit-size="32"/>
<register name="SPORT1_MTCS3" group="SPORT registers" read-address="0xFFC0094C" write-address="0xFFC0094C" mask="FFFFFFFF" type="IO" description="SPORT1 Multi-Channel Transmit Select Register 3" bit-size="32"/>

<register name="SPORT1_MRCS0" group="SPORT registers" read-address="0xFFC00950" write-address="0xFFC00950" mask="FFFFFFFF" type="IO" description="SPORT1 Multi-Channel Receive Select Register 0" bit-size="32"/>
<register name="SPORT1_MRCS1" group="SPORT registers" read-address="0xFFC00954" write-address="0xFFC00954" mask="FFFFFFFF" type="IO" description="SPORT1 Multi-Channel Receive Select Register 1" bit-size="32"/>
<register name="SPORT1_MRCS2" group="SPORT registers" read-address="0xFFC00958" write-address="0xFFC00958" mask="FFFFFFFF" type="IO" description="SPORT1 Multi-Channel Receive Select Register 2" bit-size="32"/>
<register name="SPORT1_MRCS3" group="SPORT registers" read-address="0xFFC0095C" write-address="0xFFC0095C" mask="FFFFFFFF" type="IO" description="SPORT1 Multi-Channel Receive Select Register 3" bit-size="32"/>

		<!-- External Bus Interface Unit Registers -->
<register name="EBIU_AMGCTL"  group="External Bus Interface Unit" bit-size="16" read-address="0xFFC00A00" write-address="0xFFC00A00" type="IO" description="Asynchronous Memory Global Control Register" def-header="Asynchronous Memory Controller - External Bus Interface Unit" def-comment="External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF)" target="EMU"/>
	<register name="AMCKEN" parent="EBIU_AMGCTL" bit-position="0" description="" bit-size="1" target="EMU"/>
	<register name="AMBEN"  parent="EBIU_AMGCTL" bit-position="1" description="" bit-size="3" target="EMU"/>
	<register name="CDPRIO" parent="EBIU_AMGCTL" bit-position="8" description="" bit-size="1" target="EMU"/>
<register name="EBIU_AMBCTL0" group="External Bus Interface Unit" bit-size="32" read-address="0xFFC00A04" write-address="0xFFC00A04" type="IO" description="Asynchronous Memory Bank Control Register 0" target="EMU"/>
	<register name="B0RDYEN"  parent="EBIU_AMBCTL0" bit-position="0" type="" description="" bit-size="1" target="EMU"/>
	<register name="B0RDYPOL" parent="EBIU_AMBCTL0" bit-position="1" type="" description="" bit-size="1" target="EMU"/>
	<register name="B0TT"     parent="EBIU_AMBCTL0" bit-position="2" type="" description="" bit-size="2" target="EMU"/>
	<register name="B0ST"     parent="EBIU_AMBCTL0" bit-position="4" type="" description="" bit-size="2" target="EMU"/>
	<register name="B0HT"     parent="EBIU_AMBCTL0" bit-position="6" type="" description="" bit-size="2" target="EMU"/>
	<register name="B0RAT"    parent="EBIU_AMBCTL0" bit-position="8" type="" description="" bit-size="4" target="EMU"/>
	<register name="B0WAT"    parent="EBIU_AMBCTL0" bit-position="12" type="" description="" bit-size="4" target="EMU"/>
	<register name="B1RDYEN"  parent="EBIU_AMBCTL0" bit-position="16" type="" description="" bit-size="1" target="EMU"/>
	<register name="B1RDYPOL" parent="EBIU_AMBCTL0" bit-position="17" type="" description="" bit-size="1" target="EMU"/>
	<register name="B1TT"     parent="EBIU_AMBCTL0" bit-position="18" type="" description="" bit-size="2" target="EMU"/>
	<register name="B1ST"     parent="EBIU_AMBCTL0" bit-position="20" type="" description="" bit-size="2" target="EMU"/>
	<register name="B1HT"     parent="EBIU_AMBCTL0" bit-position="22" type="" description="" bit-size="2" target="EMU"/>
	<register name="B1RAT"    parent="EBIU_AMBCTL0" bit-position="24" type="" description="" bit-size="4" target="EMU"/>
	<register name="B1WAT"    parent="EBIU_AMBCTL0" bit-position="28" type="" description="" bit-size="4" target="EMU"/>
<register name="EBIU_AMBCTL1" group="External Bus Interface Unit" description="Asynchronous Memory Bank Control Register 1" bit-size="32" read-address="0xFFC00A08" write-address="0xFFC00A08" type="IO" target="EMU"/>
	<register name="B2RDYEN"  parent="EBIU_AMBCTL0" bit-position="0"  description="" bit-size="1" target="EMU"/>
	<register name="B2RDYPOL" parent="EBIU_AMBCTL0" bit-position="1"  description="" bit-size="1" target="EMU"/>
	<register name="B2TT"     parent="EBIU_AMBCTL0" bit-position="2"  description="" bit-size="2" target="EMU"/>
	<register name="B2ST"     parent="EBIU_AMBCTL0" bit-position="4"  description="" bit-size="2" target="EMU"/>
	<register name="B2HT"     parent="EBIU_AMBCTL0" bit-position="6"  description="" bit-size="2" target="EMU"/>
	<register name="B2RAT"    parent="EBIU_AMBCTL0" bit-position="8"  description="" bit-size="4" target="EMU"/>
	<register name="B2WAT"    parent="EBIU_AMBCTL0" bit-position="12" description="" bit-size="4" target="EMU"/>
	<register name="B3RDYEN"  parent="EBIU_AMBCTL0" bit-position="16" description="" bit-size="1" target="EMU"/>
	<register name="B3RDYPOL" parent="EBIU_AMBCTL0" bit-position="17" description="" bit-size="1" target="EMU"/>
	<register name="B3TT"     parent="EBIU_AMBCTL0" bit-position="18" description="" bit-size="2" target="EMU"/>
	<register name="B3ST"     parent="EBIU_AMBCTL0" bit-position="20" description="" bit-size="2" target="EMU"/>
	<register name="B3HT"     parent="EBIU_AMBCTL0" bit-position="22" description="" bit-size="2" target="EMU"/>
	<register name="B3RAT"    parent="EBIU_AMBCTL0" bit-position="24" description="" bit-size="4" target="EMU"/>
	<register name="B3WAT"    parent="EBIU_AMBCTL0" bit-position="28" description="" bit-size="4" target="EMU"/>
<register name="EBIU_SDGCTL"  group="External Bus Interface Unit" description="SDRAM Global Control Register" bit-size="32" read-address="0xFFC00A10" write-address="0xFFC00A10" type="IO" def-comment="SDRAM Controller External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF)"/>
	<register name="SCTLE"    parent="EBIU_SDGCTL" bit-position="0" type="" description="" bit-size="1"/>
	<register name="CL"       parent="EBIU_SDGCTL" bit-position="2" type="" description="" bit-size="2"/>
	<register name="PASR"     parent="EBIU_SDGCTL" bit-position="4" type="" description="" bit-size="2"/>
	<register name="TRAS"     parent="EBIU_SDGCTL" bit-position="6" type="" description="" bit-size="4"/>
	<register name="TRP"      parent="EBIU_SDGCTL" bit-position="11" type="" description="" bit-size="3"/>
	<register name="TRCD"     parent="EBIU_SDGCTL" bit-position="15" type="" description="" bit-size="3"/>
	<register name="TWR"      parent="EBIU_SDGCTL" bit-position="19" type="" description="" bit-size="2"/>
	<register name="PUPSD"    parent="EBIU_SDGCTL" bit-position="21" type="" description="" bit-size="1"/>
	<register name="PSM"      parent="EBIU_SDGCTL" bit-position="22" type="" description="" bit-size="1"/>
	<register name="PSSE"     parent="EBIU_SDGCTL" bit-position="23" type="" description="" bit-size="1"/>
	<register name="SRSF"     parent="EBIU_SDGCTL" bit-position="24" type="" description="" bit-size="1"/>
	<register name="EBUFE"    parent="EBIU_SDGCTL" bit-position="25" type="" description="" bit-size="1"/>
	<register name="FBBRW"    parent="EBIU_SDGCTL" bit-position="26" type="" description="" bit-size="1"/>
	<register name="EMREN"    parent="EBIU_SDGCTL" bit-position="28" type="" description="" bit-size="1"/>
	<register name="TCSR"     parent="EBIU_SDGCTL" bit-position="29" type="" description="" bit-size="1"/>
	<register name="CDDBG"    parent="EBIU_SDGCTL" bit-position="30" type="" description="" bit-size="1"/>
<register name="EBIU_SDBCTL"  group="External Bus Interface Unit" description="SDRAM Bank Control Register" bit-size="16" read-address="0xFFC00A14" write-address="0xFFC00A14" type="IO" />
	<register name="EBE"      parent="EBIU_SDBCTL" bit-position="0" type="" description="" bit-size="1"/>
	<register name="EBSZ"     parent="EBIU_SDBCTL" bit-position="1" type="" description="" bit-size="2"/>
	<register name="EBCAW"    parent="EBIU_SDBCTL" bit-position="4" type="" description="" bit-size="2"/>

<register name="EBIU_SDRRC"   group="External Bus Interface Unit" read-address="0xFFC00A18" write-address="0xFFC00A18" mask="FFFF"     type="IO" description="SDRAM Refresh Rate Control Register" bit-size="16"/>
	<register name="SDCI"     parent="EBIU_SDRRC" bit-position="0" type="" description="" bit-size="1"/>
	<register name="SDSRA"    parent="EBIU_SDRRC" bit-position="1" type="" description="" bit-size="1"/>
	<register name="SDPUA"    parent="EBIU_SDRRC" bit-position="2" type="" description="" bit-size="1"/>
	<register name="SDRS"     parent="EBIU_SDRRC" bit-position="3" type="" description="" bit-size="1"/>
	<register name="SDEASE"   parent="EBIU_SDRRC" bit-position="4" type="" description="" bit-size="1"/>
	<register name="BGSTAT"   parent="EBIU_SDRRC" bit-position="5" type="" description="" bit-size="1"/>
<register name="EBIU_SDSTAT"  group="External Bus Interface Unit" read-address="0xFFC00A1C" write-address="0xFFC00A1C" mask="FFFF"     type="IO" description="SDRAM Status Register" bit-size="16"/>

	<!--*******-->
	<!-- DMA 0 -->
	<!--*******-->

<register name="DMA0_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00C00" write-address="0xFFC00C00" mask="FFFFFFFF" type="IO" description="DMA Channel 0 Next Descriptor Pointer Register" bit-size="32" def-comment="DMA Controller (0xFFC00C00 - 0xFFC00FFF)" cdef-type="ADDR"/>
<register name="DMA0_START_ADDR"     group="DMA Controller" read-address="0xFFC00C04" write-address="0xFFC00C04" mask="FFFFFFFF" type="IO" description="DMA Channel 0 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA0_CONFIG"         group="DMA Controller" read-address="0xFFC00C08" write-address="0xFFC00C08" mask="FFFF"     type="IO" description="DMA Channel 0 Configuration Register" bit-size="16"/>
<register name="DMA0_X_COUNT"        group="DMA Controller" read-address="0xFFC00C10" write-address="0xFFC00C10" mask="FFFF"     type="IO" description="DMA Channel 0 X Count Register" bit-size="16"/>
<register name="DMA0_X_MODIFY"       group="DMA Controller" read-address="0xFFC00C14" write-address="0xFFC00C14" mask="FFFF"     type="IO" description="DMA Channel 0 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA0_Y_COUNT"        group="DMA Controller" read-address="0xFFC00C18" write-address="0xFFC00C18" mask="FFFF"     type="IO" description="DMA Channel 0 Y Count Register" bit-size="16"/>
<register name="DMA0_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00C1C" write-address="0xFFC00C1C" mask="FFFF"     type="IO" description="DMA Channel 0 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA0_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00C20" write-address="0xFFC00C20" mask="FFFFFFFF" type="IO" description="DMA Channel 0 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA0_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00C24" write-address="0xFFC00C24" mask="FFFFFFFF" type="IO" description="DMA Channel 0 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA0_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00C28" write-address="0xFFC00C28" mask="FFFF"     type="IO" description="DMA Channel 0 Interrupt/Status Register" bit-size="16"/>
<register name="DMA0_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00C2C" write-address="0xFFC00C2C" mask="FFFF"     type="IO" description="DMA Channel 0 Peripheral Map Register" bit-size="16"/>
<register name="DMA0_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00C30" write-address="0xFFC00C30" mask="FFFF"     type="IO" description="DMA Channel 0 Current X Count Register" bit-size="16"/>
<register name="DMA0_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00C38" write-address="0xFFC00C38" mask="FFFF"     type="IO" description="DMA Channel 0 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 0 (children) -->
	<register name="DMA0_CONFIG_En"             parent="DMA0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA0_CONFIG_Dir"            parent="DMA0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA0_CONFIG_WSize"          parent="DMA0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA0_CONFIG_2DMode"         parent="DMA0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA0_CONFIG_Sync"           parent="DMA0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA0_CONFIG_2DIntSel"       parent="DMA0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA0_CONFIG_EnInt"          parent="DMA0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA0_CONFIG_NDSize"         parent="DMA0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA0_CONFIG_Flow"           parent="DMA0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA0_NEXT_DESC_PTR_Low"     parent="DMA0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA0_NEXT_DESC_PTR_High"    parent="DMA0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA0_START_ADDR_Low"        parent="DMA0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA0_START_ADDR_High"       parent="DMA0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA0_CURR_DESC_PTR_Low"     parent="DMA0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA0_CURR_DESC_PTR_High"    parent="DMA0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA0_CURR_ADDR_Low"         parent="DMA0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA0_CURR_ADDR_High"        parent="DMA0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA0_IRQ_STATUS_Done"       parent="DMA0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA0_IRQ_STATUS_ERR"        parent="DMA0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA0_IRQ_STATUS_DscFetch"   parent="DMA0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA0_IRQ_STATUS_Run"        parent="DMA0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA0_PERIPHERAL_MAP_CTYPE"  parent="DMA0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA0_PERIPHERAL_MAP_PMAP"   parent="DMA0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******-->
	<!-- DMA 1 -->
	<!--*******-->
<register name="DMA1_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00C40" write-address="0xFFC00C40" mask="FFFFFFFF" type="IO" description="DMA Channel 1 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 1"/>
<register name="DMA1_START_ADDR"     group="DMA Controller" read-address="0xFFC00C44" write-address="0xFFC00C44" mask="FFFFFFFF" type="IO" description="DMA Channel 1 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA1_CONFIG"         group="DMA Controller" read-address="0xFFC00C48" write-address="0xFFC00C48" mask="FFFF"     type="IO" description="DMA Channel 1 Configuration Register" bit-size="16"/>
<register name="DMA1_X_COUNT"        group="DMA Controller" read-address="0xFFC00C50" write-address="0xFFC00C50" mask="FFFF"     type="IO" description="DMA Channel 1 X Count Register" bit-size="16"/>
<register name="DMA1_X_MODIFY"       group="DMA Controller" read-address="0xFFC00C54" write-address="0xFFC00C54" mask="FFFF"     type="IO" description="DMA Channel 1 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA1_Y_COUNT"        group="DMA Controller" read-address="0xFFC00C58" write-address="0xFFC00C58" mask="FFFF"     type="IO" description="DMA Channel 1 Y Count Register" bit-size="16"/>
<register name="DMA1_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00C5C" write-address="0xFFC00C5C" mask="FFFF"     type="IO" description="DMA Channel 1 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA1_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00C60" write-address="0xFFC00C60" mask="FFFFFFFF" type="IO" description="DMA Channel 1 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA1_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00C64" write-address="0xFFC00C64" mask="FFFFFFFF" type="IO" description="DMA Channel 1 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA1_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00C68" write-address="0xFFC00C68" mask="FFFF"     type="IO" description="DMA Channel 1 Interrupt/Status Register" bit-size="16"/>
<register name="DMA1_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00C6C" write-address="0xFFC00C6C" mask="FFFF"     type="IO" description="DMA Channel 1 Peripheral Map Register" bit-size="16"/>
<register name="DMA1_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00C70" write-address="0xFFC00C70" mask="FFFF"     type="IO" description="DMA Channel 1 Current X Count Register" bit-size="16"/>
<register name="DMA1_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00C78" write-address="0xFFC00C78" mask="FFFF"     type="IO" description="DMA Channel 1 Current Y Count Register" bit-size="16"/>

	<!-- DMA 1 (children) -->
	<register name="DMA1_CONFIG_En"             parent="DMA1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_CONFIG_Dir"            parent="DMA1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_CONFIG_WSize"          parent="DMA1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_CONFIG_2DMode"         parent="DMA1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_CONFIG_Sync"           parent="DMA1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_CONFIG_2DIntSel"       parent="DMA1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_CONFIG_EnInt"          parent="DMA1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_CONFIG_NDSize"         parent="DMA1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_CONFIG_Flow"           parent="DMA1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_NEXT_DESC_PTR_Low"     parent="DMA1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_NEXT_DESC_PTR_High"    parent="DMA1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_START_ADDR_Low"        parent="DMA1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_START_ADDR_High"       parent="DMA1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_CURR_DESC_PTR_Low"     parent="DMA1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_CURR_DESC_PTR_High"    parent="DMA1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_CURR_ADDR_Low"         parent="DMA1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_CURR_ADDR_High"        parent="DMA1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_IRQ_STATUS_Done"       parent="DMA1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_IRQ_STATUS_ERR"        parent="DMA1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_IRQ_STATUS_DscFetch"   parent="DMA1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_IRQ_STATUS_Run"        parent="DMA1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_PERIPHERAL_MAP_CTYPE"  parent="DMA1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_PERIPHERAL_MAP_PMAP"   parent="DMA1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

<register name="DMA2_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00C80" write-address="0xFFC00C80" mask="FFFFFFFF" type="IO" description="DMA Channel 2 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 2"/>
<register name="DMA2_START_ADDR"     group="DMA Controller" read-address="0xFFC00C84" write-address="0xFFC00C84" mask="FFFFFFFF" type="IO" description="DMA Channel 2 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA2_CONFIG"         group="DMA Controller" read-address="0xFFC00C88" write-address="0xFFC00C88" mask="FFFF"     type="IO" description="DMA Channel 2 Configuration Register" bit-size="16"/>
<register name="DMA2_X_COUNT"        group="DMA Controller" read-address="0xFFC00C90" write-address="0xFFC00C90" mask="FFFF"     type="IO" description="DMA Channel 2 X Count Register" bit-size="16"/>
<register name="DMA2_X_MODIFY"       group="DMA Controller" read-address="0xFFC00C94" write-address="0xFFC00C94" mask="FFFF"     type="IO" description="DMA Channel 2 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA2_Y_COUNT"        group="DMA Controller" read-address="0xFFC00C98" write-address="0xFFC00C98" mask="FFFF"     type="IO" description="DMA Channel 2 Y Count Register" bit-size="16"/>
<register name="DMA2_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00C9C" write-address="0xFFC00C9C" mask="FFFF"     type="IO" description="DMA Channel 2 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA2_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00CA0" write-address="0xFFC00CA0" mask="FFFFFFFF" type="IO" description="DMA Channel 2 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA2_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00CA4" write-address="0xFFC00CA4" mask="FFFFFFFF" type="IO" description="DMA Channel 2 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA2_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00CA8" write-address="0xFFC00CA8" mask="FFFF"     type="IO" description="DMA Channel 2 Interrupt/Status Register" bit-size="16"/>
<register name="DMA2_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00CAC" write-address="0xFFC00CAC" mask="FFFF"     type="IO" description="DMA Channel 2 Peripheral Map Register" bit-size="16"/>
<register name="DMA2_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00CB0" write-address="0xFFC00CB0" mask="FFFF"     type="IO" description="DMA Channel 2 Current X Count Register" bit-size="16"/>
<register name="DMA2_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00CB8" write-address="0xFFC00CB8" mask="FFFF"     type="IO" description="DMA Channel 2 Current Y Count Register" bit-size="16"/>

	<!-- DMA 2 (children) -->
	<register name="DMA2_CONFIG_En"             parent="DMA2_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_CONFIG_Dir"            parent="DMA2_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_CONFIG_WSize"          parent="DMA2_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_CONFIG_2DMode"         parent="DMA2_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_CONFIG_Sync"           parent="DMA2_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_CONFIG_2DIntSel"       parent="DMA2_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_CONFIG_EnInt"          parent="DMA2_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_CONFIG_NDSize"         parent="DMA2_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_CONFIG_Flow"           parent="DMA2_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_NEXT_DESC_PTR_Low"     parent="DMA2_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_NEXT_DESC_PTR_High"    parent="DMA2_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_START_ADDR_Low"        parent="DMA2_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_START_ADDR_High"       parent="DMA2_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_CURR_DESC_PTR_Low"     parent="DMA2_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_CURR_DESC_PTR_High"    parent="DMA2_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_CURR_ADDR_Low"         parent="DMA2_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_CURR_ADDR_High"        parent="DMA2_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_IRQ_STATUS_Done"       parent="DMA2_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_IRQ_STATUS_ERR"        parent="DMA2_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_IRQ_STATUS_DscFetch"   parent="DMA2_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_IRQ_STATUS_Run"        parent="DMA2_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_PERIPHERAL_MAP_CTYPE"  parent="DMA2_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_PERIPHERAL_MAP_PMAP"   parent="DMA2_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******-->
	<!-- DMA 3 -->
	<!--*******-->
<register name="DMA3_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00CC0" write-address="0xFFC00CC0" mask="FFFFFFFF" type="IO" description="DMA Channel 3 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 3"/>
<register name="DMA3_START_ADDR"     group="DMA Controller" read-address="0xFFC00CC4" write-address="0xFFC00CC4" mask="FFFFFFFF" type="IO" description="DMA Channel 3 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA3_CONFIG"         group="DMA Controller" read-address="0xFFC00CC8" write-address="0xFFC00CC8" mask="FFFF"     type="IO" description="DMA Channel 3 Configuration Register" bit-size="16"/>
<register name="DMA3_X_COUNT"        group="DMA Controller" read-address="0xFFC00CD0" write-address="0xFFC00CD0" mask="FFFF"     type="IO" description="DMA Channel 3 X Count Register" bit-size="16"/>
<register name="DMA3_X_MODIFY"       group="DMA Controller" read-address="0xFFC00CD4" write-address="0xFFC00CD4" mask="FFFF"     type="IO" description="DMA Channel 3 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA3_Y_COUNT"        group="DMA Controller" read-address="0xFFC00CD8" write-address="0xFFC00CD8" mask="FFFF"     type="IO" description="DMA Channel 3 Y Count Register" bit-size="16"/>
<register name="DMA3_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00CDC" write-address="0xFFC00CDC" mask="FFFF"     type="IO" description="DMA Channel 3 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA3_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00CE0" write-address="0xFFC00CE0" mask="FFFFFFFF" type="IO" description="DMA Channel 3 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA3_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00CE4" write-address="0xFFC00CE4" mask="FFFFFFFF" type="IO" description="DMA Channel 3 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA3_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00CE8" write-address="0xFFC00CE8" mask="FFFF"     type="IO" description="DMA Channel 3 Interrupt/Status Register" bit-size="16"/>
<register name="DMA3_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00CEC" write-address="0xFFC00CEC" mask="FFFF"     type="IO" description="DMA Channel 3 Peripheral Map Register" bit-size="16"/>
<register name="DMA3_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00CF0" write-address="0xFFC00CF0" mask="FFFF"     type="IO" description="DMA Channel 3 Current X Count Register" bit-size="16"/>
<register name="DMA3_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00CF8" write-address="0xFFC00CF8" mask="FFFF"     type="IO" description="DMA Channel 3 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 3 (children) -->
	<register name="DMA3_CONFIG_En"             parent="DMA3_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA3_CONFIG_Dir"            parent="DMA3_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA3_CONFIG_WSize"          parent="DMA3_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA3_CONFIG_2DMode"         parent="DMA3_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA3_CONFIG_Sync"           parent="DMA3_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA3_CONFIG_2DIntSel"       parent="DMA3_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA3_CONFIG_EnInt"          parent="DMA3_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA3_CONFIG_NDSize"         parent="DMA3_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA3_CONFIG_Flow"           parent="DMA3_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA3_NEXT_DESC_PTR_Low"     parent="DMA3_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA3_NEXT_DESC_PTR_High"    parent="DMA3_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA3_START_ADDR_Low"        parent="DMA3_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA3_START_ADDR_High"       parent="DMA3_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA3_CURR_DESC_PTR_Low"     parent="DMA3_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA3_CURR_DESC_PTR_High"    parent="DMA3_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA3_CURR_ADDR_Low"         parent="DMA3_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA3_CURR_ADDR_High"        parent="DMA3_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA3_IRQ_STATUS_Done"       parent="DMA3_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA3_IRQ_STATUS_ERR"        parent="DMA3_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA3_IRQ_STATUS_DscFetch"   parent="DMA3_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA3_IRQ_STATUS_Run"        parent="DMA3_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA3_PERIPHERAL_MAP_CTYPE"  parent="DMA3_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA3_PERIPHERAL_MAP_PMAP"   parent="DMA3_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******-->
	<!-- DMA 4 -->
	<!--*******-->
<register name="DMA4_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00D00" write-address="0xFFC00D00" mask="FFFFFFFF" type="IO" description="DMA Channel 4 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 4"/>
<register name="DMA4_START_ADDR"     group="DMA Controller" read-address="0xFFC00D04" write-address="0xFFC00D04" mask="FFFFFFFF" type="IO" description="DMA Channel 4 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA4_CONFIG"         group="DMA Controller" read-address="0xFFC00D08" write-address="0xFFC00D08" mask="FFFF"     type="IO" description="DMA Channel 4 Configuration Register" bit-size="16"/>
<register name="DMA4_X_COUNT"        group="DMA Controller" read-address="0xFFC00D10" write-address="0xFFC00D10" mask="FFFF" type="IO" description="DMA Channel 4 X Count Register" bit-size="16"/>
<register name="DMA4_X_MODIFY"       group="DMA Controller" read-address="0xFFC00D14" write-address="0xFFC00D14" mask="FFFF" type="IO" description="DMA Channel 4 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA4_Y_COUNT"        group="DMA Controller" read-address="0xFFC00D18" write-address="0xFFC00D18" mask="FFFF" type="IO" description="DMA Channel 4 Y Count Register" bit-size="16"/>
<register name="DMA4_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00D1C" write-address="0xFFC00D1C" mask="FFFF" type="IO" description="DMA Channel 4 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA4_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00D20" write-address="0xFFC00D20" mask="FFFFFFFF" type="IO" description="DMA Channel 4 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA4_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00D24" write-address="0xFFC00D24" mask="FFFFFFFF" type="IO" description="DMA Channel 4 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA4_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00D28" write-address="0xFFC00D28" mask="FFFF" type="IO" description="DMA Channel 4 Interrupt/Status Register" bit-size="16"/>
<register name="DMA4_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00D2C" write-address="0xFFC00D2C" mask="FFFF" type="IO" description="DMA Channel 4 Peripheral Map Register" bit-size="16"/>
<register name="DMA4_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00D30" write-address="0xFFC00D30" mask="FFFF" type="IO" description="DMA Channel 4 Current X Count Register" bit-size="16"/>
<register name="DMA4_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00D38" write-address="0xFFC00D38" mask="FFFF" type="IO" description="DMA Channel 4 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 4 (children) -->
	<register name="DMA4_CONFIG_En"             parent="DMA4_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA4_CONFIG_Dir"            parent="DMA4_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA4_CONFIG_WSize"          parent="DMA4_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA4_CONFIG_2DMode"         parent="DMA4_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA4_CONFIG_Sync"           parent="DMA4_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA4_CONFIG_2DIntSel"       parent="DMA4_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA4_CONFIG_EnInt"          parent="DMA4_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA4_CONFIG_NDSize"         parent="DMA4_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA4_CONFIG_Flow"           parent="DMA4_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA4_NEXT_DESC_PTR_Low"     parent="DMA4_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA4_NEXT_DESC_PTR_High"    parent="DMA4_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA4_START_ADDR_Low"        parent="DMA4_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA4_START_ADDR_High"       parent="DMA4_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA4_CURR_DESC_PTR_Low"     parent="DMA4_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA4_CURR_DESC_PTR_High"    parent="DMA4_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA4_CURR_ADDR_Low"         parent="DMA4_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA4_CURR_ADDR_High"        parent="DMA4_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA4_IRQ_STATUS_Done"       parent="DMA4_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA4_IRQ_STATUS_ERR"        parent="DMA4_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA4_IRQ_STATUS_DscFetch"   parent="DMA4_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA4_IRQ_STATUS_Run"        parent="DMA4_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA4_PERIPHERAL_MAP_CTYPE"  parent="DMA4_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA4_PERIPHERAL_MAP_PMAP"   parent="DMA4_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******-->
	<!-- DMA 5 -->
	<!--*******-->
<register name="DMA5_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00D40" write-address="0xFFC00D40" mask="FFFFFFFF" type="IO" description="DMA Channel 5 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 5"/>
<register name="DMA5_START_ADDR"     group="DMA Controller" read-address="0xFFC00D44" write-address="0xFFC00D44" mask="FFFFFFFF" type="IO" description="DMA Channel 5 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA5_CONFIG"         group="DMA Controller" read-address="0xFFC00D48" write-address="0xFFC00D48" mask="FFFF"     type="IO" description="DMA Channel 5 Configuration Register" bit-size="16"/>
<register name="DMA5_X_COUNT"        group="DMA Controller" read-address="0xFFC00D50" write-address="0xFFC00D50" mask="FFFF" type="IO" description="DMA Channel 5 X Count Register" bit-size="16"/>
<register name="DMA5_X_MODIFY"       group="DMA Controller" read-address="0xFFC00D54" write-address="0xFFC00D54" mask="FFFF" type="IO" description="DMA Channel 5 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA5_Y_COUNT"        group="DMA Controller" read-address="0xFFC00D58" write-address="0xFFC00D58" mask="FFFF" type="IO" description="DMA Channel 5 Y Count Register" bit-size="16"/>
<register name="DMA5_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00D5C" write-address="0xFFC00D5C" mask="FFFF" type="IO" description="DMA Channel 5 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA5_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00D60" write-address="0xFFC00D60" mask="FFFFFFFF" type="IO" description="DMA Channel 5 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA5_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00D64" write-address="0xFFC00D64" mask="FFFFFFFF" type="IO" description="DMA Channel 5 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA5_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00D68" write-address="0xFFC00D68" mask="FFFF" type="IO" description="DMA Channel 5 Interrupt/Status Register" bit-size="16"/>
<register name="DMA5_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00D6C" write-address="0xFFC00D6C" mask="FFFF" type="IO" description="DMA Channel 5 Peripheral Map Register" bit-size="16"/>
<register name="DMA5_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00D70" write-address="0xFFC00D70" mask="FFFF" type="IO" description="DMA Channel 5 Current X Count Register" bit-size="16"/>
<register name="DMA5_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00D78" write-address="0xFFC00D78" mask="FFFF" type="IO" description="DMA Channel 5 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 5 (children) -->
	<register name="DMA5_CONFIG_En"             parent="DMA5_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA5_CONFIG_Dir"            parent="DMA5_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA5_CONFIG_WSize"          parent="DMA5_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA5_CONFIG_2DMode"         parent="DMA5_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA5_CONFIG_Sync"           parent="DMA5_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA5_CONFIG_2DIntSel"       parent="DMA5_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA5_CONFIG_EnInt"          parent="DMA5_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA5_CONFIG_NDSize"         parent="DMA5_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA5_CONFIG_Flow"           parent="DMA5_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA5_NEXT_DESC_PTR_Low"     parent="DMA5_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA5_NEXT_DESC_PTR_High"    parent="DMA5_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA5_START_ADDR_Low"        parent="DMA5_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA5_START_ADDR_High"       parent="DMA5_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA5_CURR_DESC_PTR_Low"     parent="DMA5_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA5_CURR_DESC_PTR_High"    parent="DMA5_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA5_CURR_ADDR_Low"         parent="DMA5_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA5_CURR_ADDR_High"        parent="DMA5_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA5_IRQ_STATUS_Done"       parent="DMA5_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA5_IRQ_STATUS_ERR"        parent="DMA5_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA5_IRQ_STATUS_DscFetch"   parent="DMA5_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA5_IRQ_STATUS_Run"        parent="DMA5_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA5_PERIPHERAL_MAP_CTYPE"  parent="DMA5_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA5_PERIPHERAL_MAP_PMAP"   parent="DMA5_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******-->
	<!-- DMA 6 -->
	<!--*******-->
<register name="DMA6_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00D80" write-address="0xFFC00D80" mask="FFFFFFFF" type="IO" description="DMA Channel 6 Next Descriptor Pointer Register" bit-size="32" def-comment="DMA 6"/>
<register name="DMA6_START_ADDR"     group="DMA Controller" read-address="0xFFC00D84" write-address="0xFFC00D84" mask="FFFFFFFF" type="IO" description="DMA Channel 6 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA6_CONFIG"         group="DMA Controller" read-address="0xFFC00D88" write-address="0xFFC00D88" mask="FFFF"     type="IO" description="DMA Channel 6 Configuration Register" bit-size="16"/>
<register name="DMA6_X_COUNT"        group="DMA Controller" read-address="0xFFC00D90" write-address="0xFFC00D90" mask="FFFF" type="IO" description="DMA Channel 6 X Count Register" bit-size="16"/>
<register name="DMA6_X_MODIFY"       group="DMA Controller" read-address="0xFFC00D94" write-address="0xFFC00D94" mask="FFFF" type="IO" description="DMA Channel 6 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA6_Y_COUNT"        group="DMA Controller" read-address="0xFFC00D98" write-address="0xFFC00D98" mask="FFFF" type="IO" description="DMA Channel 6 Y Count Register" bit-size="16"/>
<register name="DMA6_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00D9C" write-address="0xFFC00D9C" mask="FFFF" type="IO" description="DMA Channel 6 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA6_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00DA0" write-address="0xFFC00DA0" mask="FFFFFFFF" type="IO" description="DMA Channel 6 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA6_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00DA4" write-address="0xFFC00DA4" mask="FFFFFFFF" type="IO" description="DMA Channel 6 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA6_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00DA8" write-address="0xFFC00DA8" mask="FFFF" type="IO" description="DMA Channel 6 Interrupt/Status Register" bit-size="16"/>
<register name="DMA6_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00DAC" write-address="0xFFC00DAC" mask="FFFF" type="IO" description="DMA Channel 6 Peripheral Map Register" bit-size="16"/>
<register name="DMA6_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00DB0" write-address="0xFFC00DB0" mask="FFFF" type="IO" description="DMA Channel 6 Current X Count Register" bit-size="16"/>
<register name="DMA6_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00DB8" write-address="0xFFC00DB8" mask="FFFF" type="IO" description="DMA Channel 6 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 6 (children) -->
	<register name="DMA6_CONFIG_En"             parent="DMA6_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA6_CONFIG_Dir"            parent="DMA6_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA6_CONFIG_WSize"          parent="DMA6_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA6_CONFIG_2DMode"         parent="DMA6_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA6_CONFIG_Sync"           parent="DMA6_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA6_CONFIG_2DIntSel"       parent="DMA6_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA6_CONFIG_EnInt"          parent="DMA6_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA6_CONFIG_NDSize"         parent="DMA6_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA6_CONFIG_Flow"           parent="DMA6_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA6_NEXT_DESC_PTR_Low"     parent="DMA6_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA6_NEXT_DESC_PTR_High"    parent="DMA6_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA6_START_ADDR_Low"        parent="DMA6_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA6_START_ADDR_High"       parent="DMA6_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA6_CURR_DESC_PTR_Low"     parent="DMA6_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA6_CURR_DESC_PTR_High"    parent="DMA6_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA6_CURR_ADDR_Low"         parent="DMA6_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA6_CURR_ADDR_High"        parent="DMA6_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA6_IRQ_STATUS_Done"       parent="DMA6_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA6_IRQ_STATUS_ERR"        parent="DMA6_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA6_IRQ_STATUS_DscFetch"   parent="DMA6_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA6_IRQ_STATUS_Run"        parent="DMA6_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA6_PERIPHERAL_MAP_CTYPE"  parent="DMA6_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA6_PERIPHERAL_MAP_PMAP"   parent="DMA6_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******-->
	<!-- DMA 7 -->
	<!--*******-->
<register name="DMA7_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00DC0" write-address="0xFFC00DC0" mask="FFFFFFFF" type="IO" description="DMA Channel 7 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 7"/>
<register name="DMA7_START_ADDR"     group="DMA Controller" read-address="0xFFC00DC4" write-address="0xFFC00DC4" mask="FFFFFFFF" type="IO" description="DMA Channel 7 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA7_CONFIG"         group="DMA Controller" read-address="0xFFC00DC8" write-address="0xFFC00DC8" mask="FFFF"     type="IO" description="DMA Channel 7 Configuration Register" bit-size="16"/>
<register name="DMA7_X_COUNT"        group="DMA Controller" read-address="0xFFC00DD0" write-address="0xFFC00DD0" mask="FFFF" type="IO" description="DMA Channel 7 X Count Register" bit-size="16"/>
<register name="DMA7_X_MODIFY"       group="DMA Controller" read-address="0xFFC00DD4" write-address="0xFFC00DD4" mask="FFFF" type="IO" description="DMA Channel 7 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA7_Y_COUNT"        group="DMA Controller" read-address="0xFFC00DD8" write-address="0xFFC00DD8" mask="FFFF" type="IO" description="DMA Channel 7 Y Count Register" bit-size="16"/>
<register name="DMA7_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00DDC" write-address="0xFFC00DDC" mask="FFFF" type="IO" description="DMA Channel 7 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA7_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00DE0" write-address="0xFFC00DE0" mask="FFFFFFFF" type="IO" description="DMA Channel 7 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA7_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00DE4" write-address="0xFFC00DE4" mask="FFFFFFFF" type="IO" description="DMA Channel 7 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA7_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00DE8" write-address="0xFFC00DE8" mask="FFFF" type="IO" description="DMA Channel 7 Interrupt/Status Register" bit-size="16"/>
<register name="DMA7_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00DEC" write-address="0xFFC00DEC" mask="FFFF" type="IO" description="DMA Channel 7 Peripheral Map Register" bit-size="16"/>
<register name="DMA7_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00DF0" write-address="0xFFC00DF0" mask="FFFF" type="IO" description="DMA Channel 7 Current X Count Register" bit-size="16"/>
<register name="DMA7_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00DF8" write-address="0xFFC00DF8" mask="FFFF" type="IO" description="DMA Channel 7 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 7 (children) -->
	<register name="DMA7_CONFIG_En"             parent="DMA7_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA7_CONFIG_Dir"            parent="DMA7_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA7_CONFIG_WSize"          parent="DMA7_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA7_CONFIG_2DMode"         parent="DMA7_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA7_CONFIG_Sync"           parent="DMA7_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA7_CONFIG_2DIntSel"       parent="DMA7_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA7_CONFIG_EnInt"          parent="DMA7_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA7_CONFIG_NDSize"         parent="DMA7_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA7_CONFIG_Flow"           parent="DMA7_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA7_NEXT_DESC_PTR_Low"     parent="DMA7_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA7_NEXT_DESC_PTR_High"    parent="DMA7_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA7_START_ADDR_Low"        parent="DMA7_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA7_START_ADDR_High"       parent="DMA7_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA7_CURR_DESC_PTR_Low"     parent="DMA7_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA7_CURR_DESC_PTR_High"    parent="DMA7_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA7_CURR_ADDR_Low"         parent="DMA7_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA7_CURR_ADDR_High"        parent="DMA7_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA7_IRQ_STATUS_Done"       parent="DMA7_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA7_IRQ_STATUS_ERR"        parent="DMA7_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA7_IRQ_STATUS_DscFetch"   parent="DMA7_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA7_IRQ_STATUS_Run"        parent="DMA7_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA7_PERIPHERAL_MAP_CTYPE"  parent="DMA7_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA7_PERIPHERAL_MAP_PMAP"   parent="DMA7_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******-->
	<!-- DMA 8 -->
	<!--*******-->
<register name="DMA8_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00E00" write-address="0xFFC00E00" mask="FFFFFFFF" type="IO" description="DMA Channel 8 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 8"/>
<register name="DMA8_START_ADDR"     group="DMA Controller" read-address="0xFFC00E04" write-address="0xFFC00E04" mask="FFFFFFFF" type="IO" description="DMA Channel 8 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA8_CONFIG"         group="DMA Controller" read-address="0xFFC00E08" write-address="0xFFC00E08" mask="FFFF"     type="IO" description="DMA Channel 8 Configuration Register" bit-size="16"/>
<register name="DMA8_X_COUNT"        group="DMA Controller" read-address="0xFFC00E10" write-address="0xFFC00E10" mask="FFFF" type="IO" description="DMA Channel 8 X Count Register" bit-size="16"/>
<register name="DMA8_X_MODIFY"       group="DMA Controller" read-address="0xFFC00E14" write-address="0xFFC00E14" mask="FFFF" type="IO" description="DMA Channel 8 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA8_Y_COUNT"        group="DMA Controller" read-address="0xFFC00E18" write-address="0xFFC00E18" mask="FFFF" type="IO" description="DMA Channel 8 Y Count Register" bit-size="16"/>
<register name="DMA8_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00E1C" write-address="0xFFC00E1C" mask="FFFF" type="IO" description="DMA Channel 8 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA8_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00E20" write-address="0xFFC00E20" mask="FFFFFFFF" type="IO" description="DMA Channel 8 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA8_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00E24" write-address="0xFFC00E24" mask="FFFFFFFF" type="IO" description="DMA Channel 8 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA8_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00E28" write-address="0xFFC00E28" mask="FFFF" type="IO" description="DMA Channel 8 Interrupt/Status Register" bit-size="16"/>
<register name="DMA8_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00E2C" write-address="0xFFC00E2C" mask="FFFF" type="IO" description="DMA Channel 8 Peripheral Map Register" bit-size="16"/>
<register name="DMA8_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00E30" write-address="0xFFC00E30" mask="FFFF" type="IO" description="DMA Channel 8 Current X Count Register" bit-size="16"/>
<register name="DMA8_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00E38" write-address="0xFFC00E38" mask="FFFF" type="IO" description="DMA Channel 8 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 8 (children) -->
	<register name="DMA8_CONFIG_En"             parent="DMA8_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA8_CONFIG_Dir"            parent="DMA8_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA8_CONFIG_WSize"          parent="DMA8_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA8_CONFIG_2DMode"         parent="DMA8_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA8_CONFIG_Sync"           parent="DMA8_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA8_CONFIG_2DIntSel"       parent="DMA8_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA8_CONFIG_EnInt"          parent="DMA8_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA8_CONFIG_NDSize"         parent="DMA8_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA8_CONFIG_Flow"           parent="DMA8_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA8_NEXT_DESC_PTR_Low"     parent="DMA8_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA8_NEXT_DESC_PTR_High"    parent="DMA8_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA8_START_ADDR_Low"        parent="DMA8_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA8_START_ADDR_High"       parent="DMA8_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA8_CURR_DESC_PTR_Low"     parent="DMA8_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA8_CURR_DESC_PTR_High"    parent="DMA8_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA8_CURR_ADDR_Low"         parent="DMA8_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA8_CURR_ADDR_High"        parent="DMA8_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA8_IRQ_STATUS_Done"       parent="DMA8_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA8_IRQ_STATUS_ERR"        parent="DMA8_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA8_IRQ_STATUS_DscFetch"   parent="DMA8_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA8_IRQ_STATUS_Run"        parent="DMA8_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA8_PERIPHERAL_MAP_CTYPE"  parent="DMA8_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA8_PERIPHERAL_MAP_PMAP"   parent="DMA8_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******-->
	<!-- DMA 9 -->
	<!--*******-->
<register name="DMA9_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00E40" write-address="0xFFC00E40" mask="FFFFFFFF" type="IO" description="DMA Channel 9 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 9"/>
<register name="DMA9_START_ADDR"     group="DMA Controller" read-address="0xFFC00E44" write-address="0xFFC00E44" mask="FFFFFFFF" type="IO" description="DMA Channel 9 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA9_CONFIG"         group="DMA Controller" read-address="0xFFC00E48" write-address="0xFFC00E48" mask="FFFF"     type="IO" description="DMA Channel 9 Configuration Register" bit-size="16"/>
<register name="DMA9_X_COUNT"        group="DMA Controller" read-address="0xFFC00E50" write-address="0xFFC00E50" mask="FFFF" type="IO" description="DMA Channel 9 X Count Register" bit-size="16"/>
<register name="DMA9_X_MODIFY"       group="DMA Controller" read-address="0xFFC00E54" write-address="0xFFC00E54" mask="FFFF" type="IO" description="DMA Channel 9 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA9_Y_COUNT"        group="DMA Controller" read-address="0xFFC00E58" write-address="0xFFC00E58" mask="FFFF" type="IO" description="DMA Channel 9 Y Count Register" bit-size="16"/>
<register name="DMA9_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00E5C" write-address="0xFFC00E5C" mask="FFFF" type="IO" description="DMA Channel 9 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA9_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00E60" write-address="0xFFC00E60" mask="FFFFFFFF" type="IO" description="DMA Channel 9 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA9_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00E64" write-address="0xFFC00E64" mask="FFFFFFFF" type="IO" description="DMA Channel 9 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA9_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00E68" write-address="0xFFC00E68" mask="FFFF" type="IO" description="DMA Channel 9 Interrupt/Status Register" bit-size="16"/>
<register name="DMA9_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00E6C" write-address="0xFFC00E6C" mask="FFFF" type="IO" description="DMA Channel 9 Peripheral Map Register" bit-size="16"/>
<register name="DMA9_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00E70" write-address="0xFFC00E70" mask="FFFF" type="IO" description="DMA Channel 9 Current X Count Register" bit-size="16"/>
<register name="DMA9_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00E78" write-address="0xFFC00E78" mask="FFFF" type="IO" description="DMA Channel 9 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 9 (children) -->
	<register name="DMA9_CONFIG_En"             parent="DMA9_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA9_CONFIG_Dir"            parent="DMA9_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA9_CONFIG_WSize"          parent="DMA9_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA9_CONFIG_2DMode"         parent="DMA9_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA9_CONFIG_Sync"           parent="DMA9_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA9_CONFIG_2DIntSel"       parent="DMA9_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA9_CONFIG_EnInt"          parent="DMA9_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA9_CONFIG_NDSize"         parent="DMA9_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA9_CONFIG_Flow"           parent="DMA9_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA9_NEXT_DESC_PTR_Low"     parent="DMA9_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA9_NEXT_DESC_PTR_High"    parent="DMA9_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA9_START_ADDR_Low"        parent="DMA9_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA9_START_ADDR_High"       parent="DMA9_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA9_CURR_DESC_PTR_Low"     parent="DMA9_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA9_CURR_DESC_PTR_High"    parent="DMA9_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA9_CURR_ADDR_Low"         parent="DMA9_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA9_CURR_ADDR_High"        parent="DMA9_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA9_IRQ_STATUS_Done"       parent="DMA9_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA9_IRQ_STATUS_ERR"        parent="DMA9_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA9_IRQ_STATUS_DscFetch"   parent="DMA9_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA9_IRQ_STATUS_Run"        parent="DMA9_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA9_PERIPHERAL_MAP_CTYPE"  parent="DMA9_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA9_PERIPHERAL_MAP_PMAP"   parent="DMA9_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--********-->
	<!-- DMA 10 -->
	<!--********-->
<register name="DMA10_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00E80" write-address="0xFFC00E80" mask="FFFFFFFF" type="IO" description="DMA Channel 10 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 10"/>
<register name="DMA10_START_ADDR"     group="DMA Controller" read-address="0xFFC00E84" write-address="0xFFC00E84" mask="FFFFFFFF" type="IO" description="DMA Channel 10 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA10_CONFIG"         group="DMA Controller" read-address="0xFFC00E88" write-address="0xFFC00E88" mask="FFFF"     type="IO" description="DMA Channel 10 Configuration Register" bit-size="16"/>
<register name="DMA10_X_COUNT"        group="DMA Controller" read-address="0xFFC00E90" write-address="0xFFC00E90" mask="FFFF" type="IO" description="DMA Channel 10 X Count Register" bit-size="16"/>
<register name="DMA10_X_MODIFY"       group="DMA Controller" read-address="0xFFC00E94" write-address="0xFFC00E94" mask="FFFF" type="IO" description="DMA Channel 10 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA10_Y_COUNT"        group="DMA Controller" read-address="0xFFC00E98" write-address="0xFFC00E98" mask="FFFF" type="IO" description="DMA Channel 10 Y Count Register" bit-size="16"/>
<register name="DMA10_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00E9C" write-address="0xFFC00E9C" mask="FFFF" type="IO" description="DMA Channel 10 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA10_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00EA0" write-address="0xFFC00EA0" mask="FFFFFFFF" type="IO" description="DMA Channel 10 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA10_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00EA4" write-address="0xFFC00EA4" mask="FFFFFFFF" type="IO" description="DMA Channel 10 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA10_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00EA8" write-address="0xFFC00EA8" mask="FFFF" type="IO" description="DMA Channel 10 Interrupt/Status Register" bit-size="16"/>
<register name="DMA10_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00EAC" write-address="0xFFC00EAC" mask="FFFF" type="IO" description="DMA Channel 10 Peripheral Map Register" bit-size="16"/>
<register name="DMA10_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00EB0" write-address="0xFFC00EB0" mask="FFFF" type="IO" description="DMA Channel 10 Current X Count Register" bit-size="16"/>
<register name="DMA10_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00EB8" write-address="0xFFC00EB8" mask="FFFF" type="IO" description="DMA Channel 10 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 10 (children) -->
	<register name="DMA10_CONFIG_En"             parent="DMA10_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA10_CONFIG_Dir"            parent="DMA10_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA10_CONFIG_WSize"          parent="DMA10_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA10_CONFIG_2DMode"         parent="DMA10_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA10_CONFIG_Sync"           parent="DMA10_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA10_CONFIG_2DIntSel"       parent="DMA10_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA10_CONFIG_EnInt"          parent="DMA10_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA10_CONFIG_NDSize"         parent="DMA10_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA10_CONFIG_Flow"           parent="DMA10_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA10_NEXT_DESC_PTR_Low"     parent="DMA10_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA10_NEXT_DESC_PTR_High"    parent="DMA10_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA10_START_ADDR_Low"        parent="DMA10_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA10_START_ADDR_High"       parent="DMA10_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA10_CURR_DESC_PTR_Low"     parent="DMA10_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA10_CURR_DESC_PTR_High"    parent="DMA10_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA10_CURR_ADDR_Low"         parent="DMA10_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA10_CURR_ADDR_High"        parent="DMA10_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA10_IRQ_STATUS_Done"       parent="DMA10_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA10_IRQ_STATUS_ERR"        parent="DMA10_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA10_IRQ_STATUS_DscFetch"   parent="DMA10_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA10_IRQ_STATUS_Run"        parent="DMA10_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA10_PERIPHERAL_MAP_CTYPE"  parent="DMA10_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA10_PERIPHERAL_MAP_PMAP"   parent="DMA10_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--********-->
	<!-- DMA 11 -->
	<!--********-->
<register name="DMA11_NEXT_DESC_PTR"  group="DMA Controller" read-address="0xFFC00EC0" write-address="0xFFC00EC0" mask="FFFFFFFF" type="IO" description="DMA Channel 11 Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="DMA 11"/>
<register name="DMA11_START_ADDR"     group="DMA Controller" read-address="0xFFC00EC4" write-address="0xFFC00EC4" mask="FFFFFFFF" type="IO" description="DMA Channel 11 Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA11_CONFIG"         group="DMA Controller" read-address="0xFFC00EC8" write-address="0xFFC00EC8" mask="FFFF"     type="IO" description="DMA Channel 11 Configuration Register" bit-size="16"/>
<register name="DMA11_X_COUNT"        group="DMA Controller" read-address="0xFFC00ED0" write-address="0xFFC00ED0" mask="FFFF" type="IO" description="DMA Channel 11 X Count Register" bit-size="16"/>
<register name="DMA11_X_MODIFY"       group="DMA Controller" read-address="0xFFC00ED4" write-address="0xFFC00ED4" mask="FFFF" type="IO" description="DMA Channel 11 X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA11_Y_COUNT"        group="DMA Controller" read-address="0xFFC00ED8" write-address="0xFFC00ED8" mask="FFFF" type="IO" description="DMA Channel 11 Y Count Register" bit-size="16"/>
<register name="DMA11_Y_MODIFY"       group="DMA Controller" read-address="0xFFC00EDC" write-address="0xFFC00EDC" mask="FFFF" type="IO" description="DMA Channel 11 Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="DMA11_CURR_DESC_PTR"  group="DMA Controller" read-address="0xFFC00EE0" write-address="0xFFC00EE0" mask="FFFFFFFF" type="IO" description="DMA Channel 11 Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA11_CURR_ADDR"      group="DMA Controller" read-address="0xFFC00EE4" write-address="0xFFC00EE4" mask="FFFFFFFF" type="IO" description="DMA Channel 11 Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="DMA11_IRQ_STATUS"     group="DMA Controller" read-address="0xFFC00EE8" write-address="0xFFC00EE8" mask="FFFF" type="IO" description="DMA Channel 11 Interrupt/Status Register" bit-size="16"/>
<register name="DMA11_PERIPHERAL_MAP" group="DMA Controller" read-address="0xFFC00EEC" write-address="0xFFC00EEC" mask="FFFF" type="IO" description="DMA Channel 11 Peripheral Map Register" bit-size="16"/>
<register name="DMA11_CURR_X_COUNT"   group="DMA Controller" read-address="0xFFC00EF0" write-address="0xFFC00EF0" mask="FFFF" type="IO" description="DMA Channel 11 Current X Count Register" bit-size="16"/>
<register name="DMA11_CURR_Y_COUNT"   group="DMA Controller" read-address="0xFFC00EF8" write-address="0xFFC00EF8" mask="FFFF" type="IO" description="DMA Channel 11 Current Y Count Register" bit-size="16"/>

	<!-- DMA Channel 11 (children) -->
	<register name="DMA11_CONFIG_En"             parent="DMA11_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA11_CONFIG_Dir"            parent="DMA11_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA11_CONFIG_WSize"          parent="DMA11_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA11_CONFIG_2DMode"         parent="DMA11_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA11_CONFIG_Sync"           parent="DMA11_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA11_CONFIG_2DIntSel"       parent="DMA11_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA11_CONFIG_EnInt"          parent="DMA11_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA11_CONFIG_NDSize"         parent="DMA11_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA11_CONFIG_Flow"           parent="DMA11_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA11_NEXT_DESC_PTR_Low"     parent="DMA11_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA11_NEXT_DESC_PTR_High"    parent="DMA11_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA11_START_ADDR_Low"        parent="DMA11_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA11_START_ADDR_High"       parent="DMA11_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA11_CURR_DESC_PTR_Low"     parent="DMA11_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA11_CURR_DESC_PTR_High"    parent="DMA11_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA11_CURR_ADDR_Low"         parent="DMA11_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA11_CURR_ADDR_High"        parent="DMA11_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA11_IRQ_STATUS_Done"       parent="DMA11_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA11_IRQ_STATUS_ERR"        parent="DMA11_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA11_IRQ_STATUS_DscFetch"   parent="DMA11_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA11_IRQ_STATUS_Run"        parent="DMA11_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA11_PERIPHERAL_MAP_CTYPE"  parent="DMA11_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA11_PERIPHERAL_MAP_PMAP"   parent="DMA11_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--***************-->
	<!-- MDMA Source 0 -->
	<!--***************-->
<register name="MDMA_S0_NEXT_DESC_PTR"  group="MDMA Source 0" read-address="0xFFC00F40" write-address="0xFFC00F40" mask="FFFFFFFF"     type="IO" description="MemDMA Stream 0 Source Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="MDMA Source 0"/>
<register name="MDMA_S0_START_ADDR"     group="MDMA Source 0" read-address="0xFFC00F44" write-address="0xFFC00F44" mask="FFFFFFFF"     type="IO" description="MemDMA Stream 0 Source Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_S0_CONFIG"         group="MDMA Source 0" read-address="0xFFC00F48" write-address="0xFFC00F48" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source Configuration Register" bit-size="16"/>
<register name="MDMA_S0_X_COUNT"        group="MDMA Source 0" read-address="0xFFC00F50" write-address="0xFFC00F50" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source X Count Register" bit-size="16"/>
<register name="MDMA_S0_X_MODIFY"       group="MDMA Source 0" read-address="0xFFC00F54" write-address="0xFFC00F54" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="MDMA_S0_Y_COUNT"        group="MDMA Source 0" read-address="0xFFC00F58" write-address="0xFFC00F58" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source Y Count Register" bit-size="16"/>
<register name="MDMA_S0_Y_MODIFY"       group="MDMA Source 0" read-address="0xFFC00F5C" write-address="0xFFC00F5C" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="MDMA_S0_CURR_DESC_PTR"  group="MDMA Source 0" read-address="0xFFC00F60" write-address="0xFFC00F60" mask="FFFFFFFF"     type="IO" description="MemDMA Stream 0 Source Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_S0_CURR_ADDR"      group="MDMA Source 0" read-address="0xFFC00F64" write-address="0xFFC00F64" mask="FFFFFFFF"     type="IO" description="MemDMA Stream 0 Source Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_S0_IRQ_STATUS"     group="MDMA Source 0" read-address="0xFFC00F68" write-address="0xFFC00F68" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source Interrupt/Status Register" bit-size="16"/>
<register name="MDMA_S0_PERIPHERAL_MAP" group="MDMA Source 0" read-address="0xFFC00F6C" write-address="0xFFC00F6C" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source Peripheral Map Register" bit-size="16"/>
<register name="MDMA_S0_CURR_X_COUNT"   group="MDMA Source 0" read-address="0xFFC00F70" write-address="0xFFC00F70" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source Current X Count Register" bit-size="16"/>
<register name="MDMA_S0_CURR_Y_COUNT"   group="MDMA Source 0" read-address="0xFFC00F78" write-address="0xFFC00F78" mask="FFFF"         type="IO" description="MemDMA Stream 0 Source Current Y Count Register" bit-size="16"/>

	<!-- MDMA Source 0 (children) -->
	<register name="MDMA_S0_CONFIG_En"            parent="MDMA_S0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA_S0_CONFIG_Dir"           parent="MDMA_S0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA_S0_CONFIG_WSize"         parent="MDMA_S0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA_S0_CONFIG_2DMode"        parent="MDMA_S0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA_S0_CONFIG_Sync"          parent="MDMA_S0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA_S0_CONFIG_2DIntSel"      parent="MDMA_S0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA_S0_CONFIG_EnInt"         parent="MDMA_S0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA_S0_CONFIG_NDSize"        parent="MDMA_S0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA_S0_CONFIG_Flow"          parent="MDMA_S0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA_S0_NEXT_DESC_PTR_Low"    parent="MDMA_S0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA_S0_NEXT_DESC_PTR_High"   parent="MDMA_S0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA_S0_START_ADDR_Low"       parent="MDMA_S0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA_S0_START_ADDR_High"      parent="MDMA_S0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA_S0_CURR_DESC_Low"        parent="MDMA_S0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA_S0_CURR_DESC_High"       parent="MDMA_S0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA_S0_CURR_ADDR_Low"        parent="MDMA_S0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA_S0_CURR_ADDR_High"       parent="MDMA_S0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA_S0_IRQ_STATUS_Done"      parent="MDMA_S0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA_S0_IRQ_STATUS_ERR"       parent="MDMA_S0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA_S0_IRQ_STATUS_DscFetch"  parent="MDMA_S0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA_S0_IRQ_STATUS_Run"       parent="MDMA_S0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA_S0_PERIPHERAL_MAP_CTYPE" parent="MDMA_S0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA_S0_PERIPHERAL_MAP_PMAP"  parent="MDMA_S0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--********************-->
	<!-- MDMA Destination 0 -->
	<!--********************-->
<register name="MDMA_D0_NEXT_DESC_PTR"  group="MDMA Destination 0" read-address="0xFFC00F00" write-address="0xFFC00F00" mask="FFFFFFFF" type="IO" description="MemDMA Stream 0 Destination Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="MDMA Destination 0"/>
<register name="MDMA_D0_START_ADDR"     group="MDMA Destination 0" read-address="0xFFC00F04" write-address="0xFFC00F04" mask="FFFFFFFF" type="IO" description="MemDMA Stream 0 Destination Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_D0_CONFIG"         group="MDMA Destination 0" read-address="0xFFC00F08" write-address="0xFFC00F08" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination Configuration Register" bit-size="16"/>
<register name="MDMA_D0_X_COUNT"        group="MDMA Destination 0" read-address="0xFFC00F10" write-address="0xFFC00F10" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination X Count Register" bit-size="16"/>
<register name="MDMA_D0_X_MODIFY"       group="MDMA Destination 0" read-address="0xFFC00F14" write-address="0xFFC00F14" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="MDMA_D0_Y_COUNT"        group="MDMA Destination 0" read-address="0xFFC00F18" write-address="0xFFC00F18" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination Y Count Register" bit-size="16"/>
<register name="MDMA_D0_Y_MODIFY"       group="MDMA Destination 0" read-address="0xFFC00F1C" write-address="0xFFC00F1C" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="MDMA_D0_CURR_DESC_PTR"  group="MDMA Destination 0" read-address="0xFFC00F20" write-address="0xFFC00F20" mask="FFFFFFFF" type="IO" description="MemDMA Stream 0 Destination Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_D0_CURR_ADDR"      group="MDMA Destination 0" read-address="0xFFC00F24" write-address="0xFFC00F24" mask="FFFFFFFF" type="IO" description="MemDMA Stream 0 Destination Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_D0_IRQ_STATUS"     group="MDMA Destination 0" read-address="0xFFC00F28" write-address="0xFFC00F28" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination Interrupt/Status Register" bit-size="16"/>
<register name="MDMA_D0_PERIPHERAL_MAP" group="MDMA Destination 0" read-address="0xFFC00F2C" write-address="0xFFC00F2C" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination Peripheral Map Register" bit-size="16"/>
<register name="MDMA_D0_CURR_X_COUNT"   group="MDMA Destination 0" read-address="0xFFC00F30" write-address="0xFFC00F30" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination Current X Count Register" bit-size="16"/>
<register name="MDMA_D0_CURR_Y_COUNT"   group="MDMA Destination 0" read-address="0xFFC00F38" write-address="0xFFC00F38" mask="FFFF"     type="IO" description="MemDMA Stream 0 Destination Current Y Count Register" bit-size="16"/>

	<!-- MDMA Destination 0 (children) -->
	<register name="MDMA_D0_CONFIG_En"            parent="MDMA_D0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA_D0_CONFIG_Dir"           parent="MDMA_D0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA_D0_CONFIG_WSize"         parent="MDMA_D0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA_D0_CONFIG_2DMode"        parent="MDMA_D0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA_D0_CONFIG_Sync"          parent="MDMA_D0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA_D0_CONFIG_2DIntSel"      parent="MDMA_D0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA_D0_CONFIG_EnInt"         parent="MDMA_D0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA_D0_CONFIG_NDSize"        parent="MDMA_D0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA_D0_CONFIG_Flow"          parent="MDMA_D0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA_D0_NEXT_DESC_PTR_Low"    parent="MDMA_D0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA_D0_NEXT_DESC_PTR_High"   parent="MDMA_D0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA_D0_START_ADDR_Low"       parent="MDMA_D0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA_D0_START_ADDR_High"      parent="MDMA_D0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA_D0_CURR_DESC_Low"        parent="MDMA_D0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA_D0_CURR_DESC_High"       parent="MDMA_D0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA_D0_CURR_ADDR_Low"        parent="MDMA_D0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA_D0_CURR_ADDR_High"       parent="MDMA_D0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA_D0_IRQ_STATUS_Done"      parent="MDMA_D0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA_D0_IRQ_STATUS_ERR"       parent="MDMA_D0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA_D0_IRQ_STATUS_DscFetch"  parent="MDMA_D0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA_D0_IRQ_STATUS_Run"       parent="MDMA_D0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA_D0_PERIPHERAL_MAP_CTYPE" parent="MDMA_D0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA_D0_PERIPHERAL_MAP_PMAP"  parent="MDMA_D0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--***************-->
	<!-- MDMA Source 1 -->
	<!--***************-->
<register name="MDMA_S1_NEXT_DESC_PTR"  group="MDMA Source 1" read-address="0xFFC00FC0" write-address="0xFFC00FC0" mask="FFFFFFFF"      type="IO" description="MemDMA Stream 1 Source Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="MDMA Source 1"/>
<register name="MDMA_S1_START_ADDR"     group="MDMA Source 1" read-address="0xFFC00FC4" write-address="0xFFC00FC4" mask="FFFFFFFF"      type="IO" description="MemDMA Stream 1 Source Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_S1_CONFIG"         group="MDMA Source 1" read-address="0xFFC00FC8" write-address="0xFFC00FC8" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source Configuration Register" bit-size="16"/>
<register name="MDMA_S1_X_COUNT"        group="MDMA Source 1" read-address="0xFFC00FD0" write-address="0xFFC00FD0" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source X Count Register" bit-size="16"/>
<register name="MDMA_S1_X_MODIFY"       group="MDMA Source 1" read-address="0xFFC00FD4" write-address="0xFFC00FD4" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="MDMA_S1_Y_COUNT"        group="MDMA Source 1" read-address="0xFFC00FD8" write-address="0xFFC00FD8" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source Y Count Register" bit-size="16"/>
<register name="MDMA_S1_Y_MODIFY"       group="MDMA Source 1" read-address="0xFFC00FDC" write-address="0xFFC00FDC" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="MDMA_S1_CURR_DESC_PTR"  group="MDMA Source 1" read-address="0xFFC00FE0" write-address="0xFFC00FE0" mask="FFFFFFFF"      type="IO" description="MemDMA Stream 1 Source Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_S1_CURR_ADDR"      group="MDMA Source 1" read-address="0xFFC00FE4" write-address="0xFFC00FE4" mask="FFFFFFFF"      type="IO" description="MemDMA Stream 1 Source Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_S1_IRQ_STATUS"     group="MDMA Source 1" read-address="0xFFC00FE8" write-address="0xFFC00FE8" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source Interrupt/Status Register" bit-size="16"/>
<register name="MDMA_S1_PERIPHERAL_MAP" group="MDMA Source 1" read-address="0xFFC00FEC" write-address="0xFFC00FEC" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source Peripheral Map Register" bit-size="16"/>
<register name="MDMA_S1_CURR_X_COUNT"   group="MDMA Source 1" read-address="0xFFC00FF0" write-address="0xFFC00FF0" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source Current X Count Register" bit-size="16"/>
<register name="MDMA_S1_CURR_Y_COUNT"   group="MDMA Source 1" read-address="0xFFC00FF8" write-address="0xFFC00FF8" mask="FFFF"          type="IO" description="MemDMA Stream 1 Source Current Y Count Register" bit-size="16"/>

	<!-- MDMA Source 1 (children) -->
	<register name="MDMA_S1_CONFIG_En"            parent="MDMA_S1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA_S1_CONFIG_Dir"           parent="MDMA_S1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA_S1_CONFIG_WSize"         parent="MDMA_S1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA_S1_CONFIG_2DMode"        parent="MDMA_S1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA_S1_CONFIG_Sync"          parent="MDMA_S1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA_S1_CONFIG_2DIntSel"      parent="MDMA_S1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA_S1_CONFIG_EnInt"         parent="MDMA_S1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA_S1_CONFIG_NDSize"        parent="MDMA_S1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA_S1_CONFIG_Flow"          parent="MDMA_S1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA_S1_NEXT_DESC_PTR_Low"    parent="MDMA_S1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA_S1_NEXT_DESC_PTR_High"   parent="MDMA_S1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA_S1_START_ADDR_Low"       parent="MDMA_S1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA_S1_START_ADDR_High"      parent="MDMA_S1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA_S1_CURR_DESC_Low"        parent="MDMA_S1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA_S1_CURR_DESC_High"       parent="MDMA_S1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA_S1_CURR_ADDR_Low"        parent="MDMA_S1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA_S1_CURR_ADDR_High"       parent="MDMA_S1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA_S1_IRQ_STATUS_Done"      parent="MDMA_S1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA_S1_IRQ_STATUS_ERR"       parent="MDMA_S1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA_S1_IRQ_STATUS_DscFetch"  parent="MDMA_S1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA_S1_IRQ_STATUS_Run"       parent="MDMA_S1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA_S1_PERIPHERAL_MAP_CTYPE" parent="MDMA_S1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA_S1_PERIPHERAL_MAP_PMAP"  parent="MDMA_S1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--********************-->
	<!-- MDMA Destination 1 -->
	<!--********************-->
<register name="MDMA_D1_NEXT_DESC_PTR"  group="MDMA Destination 1" read-address="0xFFC00F80" write-address="0xFFC00F80" mask="FFFFFFFF" type="IO" description="MemDMA Stream 1 Destination Next Descriptor Pointer Register" bit-size="32" cdef-type="ADDR" def-comment="MDMA Destination 1"/>
<register name="MDMA_D1_START_ADDR"     group="MDMA Destination 1" read-address="0xFFC00F84" write-address="0xFFC00F84" mask="FFFFFFFF" type="IO" description="MemDMA Stream 1 Destination Start Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_D1_CONFIG"         group="MDMA Destination 1" read-address="0xFFC00F88" write-address="0xFFC00F88" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination Configuration Register" bit-size="16"/>
<register name="MDMA_D1_X_COUNT"        group="MDMA Destination 1" read-address="0xFFC00F90" write-address="0xFFC00F90" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination X Count Register" bit-size="16"/>
<register name="MDMA_D1_X_MODIFY"       group="MDMA Destination 1" read-address="0xFFC00F94" write-address="0xFFC00F94" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination X Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="MDMA_D1_Y_COUNT"        group="MDMA Destination 1" read-address="0xFFC00F98" write-address="0xFFC00F98" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination Y Count Register" bit-size="16"/>
<register name="MDMA_D1_Y_MODIFY"       group="MDMA Destination 1" read-address="0xFFC00F9C" write-address="0xFFC00F9C" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination Y Modify Register" bit-size="16" cdef-type="SIGNED"/>
<register name="MDMA_D1_CURR_DESC_PTR"  group="MDMA Destination 1" read-address="0xFFC00FA0" write-address="0xFFC00FA0" mask="FFFFFFFF" type="IO" description="MemDMA Stream 1 Destination Current Descriptor Pointer Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_D1_CURR_ADDR"      group="MDMA Destination 1" read-address="0xFFC00FA4" write-address="0xFFC00FA4" mask="FFFFFFFF" type="IO" description="MemDMA Stream 1 Destination Current Address Register" bit-size="32" cdef-type="ADDR"/>
<register name="MDMA_D1_IRQ_STATUS"     group="MDMA Destination 1" read-address="0xFFC00FA8" write-address="0xFFC00FA8" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination Interrupt/Status Register" bit-size="16"/>
<register name="MDMA_D1_PERIPHERAL_MAP" group="MDMA Destination 1" read-address="0xFFC00FAC" write-address="0xFFC00FAC" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination Peripheral Map Register" bit-size="16"/>
<register name="MDMA_D1_CURR_X_COUNT"   group="MDMA Destination 1" read-address="0xFFC00FB0" write-address="0xFFC00FB0" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination Current X Count Register" bit-size="16"/>
<register name="MDMA_D1_CURR_Y_COUNT"   group="MDMA Destination 1" read-address="0xFFC00FB8" write-address="0xFFC00FB8" mask="FFFF"     type="IO" description="MemDMA Stream 1 Destination Current Y Count Register" bit-size="16"/>

	<!-- MDMA Destination 1 (children) -->
	<register name="MDMA_D1_CONFIG_En"            parent="MDMA_D1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA_D1_CONFIG_Dir"           parent="MDMA_D1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA_D1_CONFIG_WSize"         parent="MDMA_D1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA_D1_CONFIG_2DMode"        parent="MDMA_D1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA_D1_CONFIG_Sync"          parent="MDMA_D1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA_D1_CONFIG_2DIntSel"      parent="MDMA_D1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA_D1_CONFIG_EnInt"         parent="MDMA_D1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA_D1_CONFIG_NDSize"        parent="MDMA_D1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA_D1_CONFIG_Flow"          parent="MDMA_D1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA_D1_NEXT_DESC_PTR_Low"    parent="MDMA_D1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA_D1_NEXT_DESC_PTR_High"   parent="MDMA_D1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA_D1_START_ADDR_Low"       parent="MDMA_D1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA_D1_START_ADDR_High"      parent="MDMA_D1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA_D1_CURR_DESC_Low"        parent="MDMA_D1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA_D1_CURR_DESC_High"       parent="MDMA_D1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA_D1_CURR_ADDR_Low"        parent="MDMA_D1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA_D1_CURR_ADDR_High"       parent="MDMA_D1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA_D1_IRQ_STATUS_Done"      parent="MDMA_D1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA_D1_IRQ_STATUS_ERR"       parent="MDMA_D1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA_D1_IRQ_STATUS_DscFetch"  parent="MDMA_D1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA_D1_IRQ_STATUS_Run"       parent="MDMA_D1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA_D1_PERIPHERAL_MAP_CTYPE" parent="MDMA_D1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA_D1_PERIPHERAL_MAP_PMAP"  parent="MDMA_D1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

<register name="PPI_CONTROL" group="PPI" read-address="0xFFC01000" write-address="0xFFC01000" mask="FFFF" type="IO" description="PPI Control Register" bit-size="16" def-comment="Parallel Peripheral Interface (0xFFC01000 - 0xFFC010FF)"/>
	<register name="PORT_EN"  parent="PPI_CONTROL" bit-position="0" bit-size="1"/>
	<register name="PORT_DIR" parent="PPI_CONTROL" bit-position="1" bit-size="1"/>
	<register name="XFR_TYPE" parent="PPI_CONTROL" bit-position="2" bit-size="2"/>
	<register name="PORT_CFG" parent="PPI_CONTROL" bit-position="4" bit-size="2"/>
	<register name="FLD_SEL"  parent="PPI_CONTROL" bit-position="6" bit-size="1"/>
	<register name="PACK_EN"  parent="PPI_CONTROL" bit-position="7" bit-size="1"/>
	<register name="SKIP_EN"  parent="PPI_CONTROL" bit-position="9" bit-size="1"/>
	<register name="SKIP_EO"  parent="PPI_CONTROL" bit-position="10" bit-size="1"/>
	<register name="DLEN"     parent="PPI_CONTROL" bit-position="11" bit-size="3"/>
	<register name="POL"      parent="PPI_CONTROL" bit-position="14" bit-size="1"/>
	<register name="POLS"     parent="PPI_CONTROL" bit-position="15" bit-size="1"/>
<register name="PPI_STATUS" group="PPI" read-address="0xFFC01004" write-address="0xFFC01004" mask="FFFF" type="IO" description="PPI Status Register" bit-size="16"/>
	<register name="FLD"      parent="PPI_STATUS" bit-position="10" bit-size="1"/>
	<register name="FT_ERR"   parent="PPI_STATUS" bit-position="11" bit-size="1"/>
	<register name="OVR"      parent="PPI_STATUS" bit-position="12" bit-size="1"/>
	<register name="UNDR"     parent="PPI_STATUS" bit-position="13" bit-size="1"/>
	<register name="ERR_DET"  parent="PPI_STATUS" bit-position="14" bit-size="1"/>
	<register name="ERR_NCOR" parent="PPI_STATUS" bit-position="15" bit-size="1"/>
<register name="PPI_COUNT"   group="PPI" read-address="0xFFC01008" write-address="0xFFC01008" mask="FFFF" type="IO" description="PPI Transfer Count Register" bit-size="16"/>
<register name="PPI_DELAY"   group="PPI" read-address="0xFFC0100C" write-address="0xFFC0100C" mask="FFFF" type="IO" description="PPI Delay Count Register" bit-size="16"/>
<register name="PPI_FRAME"   group="PPI" read-address="0xFFC01010" write-address="0xFFC01010" mask="FFFF" type="IO" description="PPI Frame Length Register" bit-size="16"/>

	<!--********************-->
	<!-- Two-Wire Interface -->
	<!--********************-->
<register name="TWI_CLKDIV"      group="TWI" read-address="0xFFC01400" write-address="0xFFC01400" mask="FFFF" type="IO" description="Serial Clock Divider Register" bit-size="16" def-comment="Two-Wire Interface (0xFFC01400 - 0xFFC014FF)" target="EMU" />
<register name="TWI_CONTROL"     group="TWI" read-address="0xFFC01404" write-address="0xFFC01404" mask="FFFF" type="IO" description="TWI Control Register" bit-size="16" target="EMU" />
<register name="TWI_SLAVE_CTL"   group="TWI" read-address="0xFFC01408" write-address="0xFFC01408" mask="FFFF" type="IO" description="Slave Mode Control Register" bit-size="16" target="EMU" />
<register name="TWI_SLAVE_STAT"  group="TWI" read-address="0xFFC0140C" write-address="0xFFC0140C" mask="FFFF" type="IO" description="Slave Mode Status Register" bit-size="16" target="EMU" />
<register name="TWI_SLAVE_ADDR"  group="TWI" read-address="0xFFC01410" write-address="0xFFC01410" mask="FFFF" type="IO" description="Slave Mode Address Register" bit-size="16" target="EMU" />
<register name="TWI_MASTER_CTL"  group="TWI" read-address="0xFFC01414" write-address="0xFFC01414" mask="FFFF" type="IO" description="Master Mode Control Register" bit-size="16" target="EMU" />
<register name="TWI_MASTER_STAT" group="TWI" read-address="0xFFC01418" write-address="0xFFC01418" mask="FFFF" type="IO" description="Master Mode Status Register" bit-size="16" target="EMU" />
<register name="TWI_MASTER_ADDR" group="TWI" read-address="0xFFC0141C" write-address="0xFFC0141C" mask="FFFF" type="IO" description="Master Mode Address Register" bit-size="16" target="EMU" />
<register name="TWI_INT_STAT"    group="TWI" read-address="0xFFC01420" write-address="0xFFC01420" mask="FFFF" type="IO" description="TWI Interrupt Status Register" bit-size="16" target="EMU" />
<register name="TWI_INT_MASK"    group="TWI" read-address="0xFFC01424" write-address="0xFFC01424" mask="FFFF" type="IO" description="TWI Master Interrupt Mask Register" bit-size="16" target="EMU" />
<register name="TWI_FIFO_CTL"    group="TWI" read-address="0xFFC01428" write-address="0xFFC01428" mask="FFFF" type="IO" description="FIFO Control Register" bit-size="16" target="EMU" />
<register name="TWI_FIFO_STAT"   group="TWI" read-address="0xFFC0142C" write-address="0xFFC0142C" mask="FFFF" type="IO" description="FIFO Status Register" bit-size="16" target="EMU" />
<register name="TWI_XMT_DATA8"   group="TWI" read-address="0xFFC01480" write-address="0xFFC01480" mask="FFFF" type="IO" description="FIFO Transmit Data Single Byte Register" bit-size="16" target="EMU" />
<register name="TWI_XMT_DATA16"  group="TWI" read-address="0xFFC01484" write-address="0xFFC01484" mask="FFFF" type="IO" description="FIFO Transmit Data Double Byte Register" bit-size="16" target="EMU" />
<register name="TWI_RCV_DATA8"   group="TWI" read-address="0xFFC01488" write-address="0xFFC01488" mask="FFFF" type="IO" description="FIFO Receive Data Single Byte Register" bit-size="16" target="EMU" />
<register name="TWI_RCV_DATA16"  group="TWI" read-address="0xFFC0148C" write-address="0xFFC0148C" mask="FFFF" type="IO" description="FIFO Receive Data Double Byte Register" bit-size="16" target="EMU" />

	<!--****************************-->
	<!-- General Purpose I/O Port G -->
	<!--****************************-->
<register name="PORTGIO"        group="Port I/O" read-address="0xFFC01500" write-address="0xFFC01500" mask="FFFF" type="IO" description="Port G I/O Pin State Specify Register" bit-size="16" def-comment="General Purpose I/O Port G (0xFFC01500 - 0xFFC015FF)" target="EMU" />
<register name="PORTGIO_CLEAR"  group="Port I/O" read-address="0xFFC01504" write-address="0xFFC01504" mask="FFFF" type="IO" description="Port G I/O Peripheral Interrupt Clear Register" bit-size="16" target="EMU" />
<register name="PORTGIO_SET"    group="Port I/O" read-address="0xFFC01508" write-address="0xFFC01508" mask="FFFF" type="IO" description="Port G I/O Peripheral Interrupt Set Register" bit-size="16" target="EMU" />
<register name="PORTGIO_TOGGLE" group="Port I/O" read-address="0xFFC0150C" write-address="0xFFC0150C" mask="FFFF" type="IO" description="Port G I/O Pin State Toggle Register" bit-size="16" target="EMU" />

<register name="PORTGIO_MASKA"        group="Port I/O" read-address="0xFFC01510" write-address="0xFFC01510" mask="FFFF" type="IO" description="Port G I/O Mask State Specify Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTGIO_MASKA_CLEAR"  group="Port I/O" read-address="0xFFC01514" write-address="0xFFC01514" mask="FFFF" type="IO" description="Port G I/O Mask Disable Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTGIO_MASKA_SET"    group="Port I/O" read-address="0xFFC01518" write-address="0xFFC01518" mask="FFFF" type="IO" description="Port G I/O Mask Enable Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTGIO_MASKA_TOGGLE" group="Port I/O" read-address="0xFFC0151C" write-address="0xFFC0151C" mask="FFFF" type="IO" description="Port G I/O Mask Toggle Enable Interrupt A Register" bit-size="16" target="EMU" />

<register name="PORTGIO_MASKB"        group="Port I/O" read-address="0xFFC01520" write-address="0xFFC01520" mask="FFFF" type="IO" description="Port G I/O Mask State Specify Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTGIO_MASKB_CLEAR"  group="Port I/O" read-address="0xFFC01524" write-address="0xFFC01524" mask="FFFF" type="IO" description="Port G I/O Mask Disable Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTGIO_MASKB_SET"    group="Port I/O" read-address="0xFFC01528" write-address="0xFFC01528" mask="FFFF" type="IO" description="Port G I/O Mask Enable Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTGIO_MASKB_TOGGLE" group="Port I/O" read-address="0xFFC0152C" write-address="0xFFC0152C" mask="FFFF" type="IO" description="Port G I/O Mask Toggle Enable Interrupt B Register" bit-size="16" target="EMU" />

<register name="PORTGIO_DIR"   group="Port I/O" read-address="0xFFC01530" write-address="0xFFC01530" mask="FFFF" type="IO" description="Port G I/O Direction Register" bit-size="16" target="EMU" />
<register name="PORTGIO_POLAR" group="Port I/O" read-address="0xFFC01534" write-address="0xFFC01534" mask="FFFF" type="IO" description="Port G I/O Source Polarity Register" bit-size="16" target="EMU" />
<register name="PORTGIO_EDGE"  group="Port I/O" read-address="0xFFC01538" write-address="0xFFC01538" mask="FFFF" type="IO" description="Port G I/O Source Sensitivity Register" bit-size="16" target="EMU" />
<register name="PORTGIO_BOTH"  group="Port I/O" read-address="0xFFC0153C" write-address="0xFFC0153C" mask="FFFF" type="IO" description="Port G I/O Set on BOTH Edges Register" bit-size="16" target="EMU" />
<register name="PORTGIO_INEN"  group="Port I/O" read-address="0xFFC01540" write-address="0xFFC01540" mask="FFFF" type="IO" description="Port G I/O Input Enable Register" bit-size="16" target="EMU" />

	<!--****************************-->
	<!-- General Purpose I/O Port H -->
	<!--****************************-->
<register name="PORTHIO"        group="Port I/O" read-address="0xFFC01700" write-address="0xFFC01700" mask="FFFF" type="IO" description="Port H I/O Pin State Specify Register" bit-size="16" def-comment="General Purpose I/O Port H (0xFFC01700 - 0xFFC017FF)" target="EMU" />
<register name="PORTHIO_CLEAR"  group="Port I/O" read-address="0xFFC01704" write-address="0xFFC01704" mask="FFFF" type="IO" description="Port H I/O Peripheral Interrupt Clear Register" bit-size="16" target="EMU" />
<register name="PORTHIO_SET"    group="Port I/O" read-address="0xFFC01708" write-address="0xFFC01708" mask="FFFF" type="IO" description="Port H I/O Peripheral Interrupt Set Register" bit-size="16" target="EMU" />
<register name="PORTHIO_TOGGLE" group="Port I/O" read-address="0xFFC0170C" write-address="0xFFC0170C" mask="FFFF" type="IO" description="Port H I/O Pin State Toggle Register" bit-size="16" target="EMU" />

<register name="PORTHIO_MASKA"        group="Port I/O" read-address="0xFFC01710" write-address="0xFFC01710" mask="FFFF" type="IO" description="Port H I/O Mask State Specify Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTHIO_MASKA_CLEAR"  group="Port I/O" read-address="0xFFC01714" write-address="0xFFC01714" mask="FFFF" type="IO" description="Port H I/O Mask Disable Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTHIO_MASKA_SET"    group="Port I/O" read-address="0xFFC01718" write-address="0xFFC01718" mask="FFFF" type="IO" description="Port H I/O Mask Enable Interrupt A Register" bit-size="16" target="EMU" />
<register name="PORTHIO_MASKA_TOGGLE" group="Port I/O" read-address="0xFFC0171C" write-address="0xFFC0171C" mask="FFFF" type="IO" description="Port H I/O Mask Toggle Enable Interrupt A Register" bit-size="16" target="EMU" />

<register name="PORTHIO_MASKB"        group="Port I/O" read-address="0xFFC01720" write-address="0xFFC01720" mask="FFFF" type="IO" description="Port H I/O Mask State Specify Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTHIO_MASKB_CLEAR"  group="Port I/O" read-address="0xFFC01724" write-address="0xFFC01724" mask="FFFF" type="IO" description="Port H I/O Mask Disable Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTHIO_MASKB_SET"    group="Port I/O" read-address="0xFFC01728" write-address="0xFFC01728" mask="FFFF" type="IO" description="Port H I/O Mask Enable Interrupt B Register" bit-size="16" target="EMU" />
<register name="PORTHIO_MASKB_TOGGLE" group="Port I/O" read-address="0xFFC0172C" write-address="0xFFC0172C" mask="FFFF" type="IO" description="Port H I/O Mask Toggle Enable Interrupt B Register" bit-size="16" target="EMU" />

<register name="PORTHIO_DIR"   group="Port I/O" read-address="0xFFC01730" write-address="0xFFC01730" mask="FFFF" type="IO" description="Port H I/O Direction Register" bit-size="16" target="EMU" />
<register name="PORTHIO_POLAR" group="Port I/O" read-address="0xFFC01734" write-address="0xFFC01734" mask="FFFF" type="IO" description="Port H I/O Source Polarity Register" bit-size="16" target="EMU" />
<register name="PORTHIO_EDGE"  group="Port I/O" read-address="0xFFC01738" write-address="0xFFC01738" mask="FFFF" type="IO" description="Port H I/O Source Sensitivity Register" bit-size="16" target="EMU" />
<register name="PORTHIO_BOTH"  group="Port I/O" read-address="0xFFC0173C" write-address="0xFFC0173C" mask="FFFF" type="IO" description="Port H I/O Set on BOTH Edges Register" bit-size="16" target="EMU" />
<register name="PORTHIO_INEN"  group="Port I/O" read-address="0xFFC01740" write-address="0xFFC01740" mask="FFFF" type="IO" description="Port H I/O Input Enable Register" bit-size="16" target="EMU" />

	<!--******************-->
	<!-- UART1 Controller -->
	<!--******************-->
<register name="UART1_THR"  group="UART" read-address="0xFFC02000" write-address="0xFFC02000" mask="FFFF" type="IO" description="Transmit Holding register" bit-size="16" def-comment="UART1 Controller (0xFFC02000 - 0xFFC020FF)"/>
<register name="UART1_RBR"  group="UART" read-address="0xFFC02000" write-address="0xFFC02000" mask="FFFF" type="IO" description="Receive Buffer register" bit-size="16"/>
<register name="UART1_DLL"  group="UART" read-address="0xFFC02000" write-address="0xFFC02000" mask="FFFF" type="IO" description="Divisor Latch (Low-Byte)" bit-size="16"/>
<register name="UART1_IER"  group="UART" read-address="0xFFC02004" write-address="0xFFC02004" mask="FFFF" type="IO" description="Interrupt Enable Register" bit-size="16"/>
<register name="UART1_DLH"  group="UART" read-address="0xFFC02004" write-address="0xFFC02004" mask="FFFF" type="IO" description="Divisor Latch (High-Byte)" bit-size="16"/>
<register name="UART1_IIR"  group="UART" read-address="0xFFC02008" write-address="0xFFC02008" mask="FFFF" type="IO" description="Interrupt Identification Register" bit-size="16"/>
<register name="UART1_LCR"  group="UART" read-address="0xFFC0200C" write-address="0xFFC0200C" mask="FFFF" type="IO" description="Line Control Register" bit-size="16"/>
<register name="UART1_MCR"  group="UART" read-address="0xFFC02010" write-address="0xFFC02010" mask="FFFF" type="IO" description="Modem Control Register" bit-size="16"/>
<register name="UART1_LSR"  group="UART" read-address="0xFFC02014" write-address="0xFFC02014" mask="FFFF" type="IO" description="Line Status Register" bit-size="16"/>
<register name="UART1_MSR"  group="UART" read-address="0xFFC02018" write-address="0xFFC02018" mask="FFFF" type="IO" description="Modem Status Register" bit-size="16"/>
<register name="UART1_SCR"  group="UART" read-address="0xFFC0201C" write-address="0xFFC0201C" mask="FFFF" type="IO" description="SCR Scratch Register" bit-size="16"/>
<register name="UART1_GCTL" group="UART" read-address="0xFFC02024" write-address="0xFFC02024" mask="FFFF" type="IO" description="Global Control Register" bit-size="16"/>

	<!-- these child bits are not displayed in the windows but I will leave them for possible use in the future -->
	<register name="UART1_IER_ERBFI"   parent="UART1_IER" bit-position="0" bit-size="1"/>
	<register name="UART1_IER_ETBEI"   parent="UART1_IER" bit-position="1" bit-size="1"/>
	<register name="UART1_IER_ELSI"    parent="UART1_IER" bit-position="2" bit-size="1"/>
	<register name="UART1_IIR_NINT"    parent="UART1_IIR" bit-position="0" bit-size="1"/>
	<register name="UART1_IIR_STATUS"  parent="UART1_IIR" bit-position="1" bit-size="2"/>
	<register name="UART1_LCR_WLS"     parent="UART1_LCR" bit-position="0" bit-size="2"/>
	<register name="UART1_LCR_STB"     parent="UART1_LCR" bit-position="2" bit-size="1"/>
	<register name="UART1_LCR_PEN"     parent="UART1_LCR" bit-position="3" bit-size="1"/>
	<register name="UART1_LCR_EPS"     parent="UART1_LCR" bit-position="4" bit-size="1"/>
	<register name="UART1_LCR_STP"     parent="UART1_LCR" bit-position="5" bit-size="1"/>
	<register name="UART1_LCR_SB"      parent="UART1_LCR" bit-position="6" bit-size="1"/>
	<register name="UART1_LCR_DLAB"    parent="UART1_LCR" bit-position="7" bit-size="1"/>
	<register name="UART1_LSR_DR"      parent="UART1_LSR" bit-position="0" bit-size="1"/>
	<register name="UART1_LSR_OE"      parent="UART1_LSR" bit-position="1" bit-size="1"/>
	<register name="UART1_LSR_PE"      parent="UART1_LSR" bit-position="2" bit-size="1"/>
	<register name="UART1_LSR_FE"      parent="UART1_LSR" bit-position="3" bit-size="1"/>
	<register name="UART1_LSR_BI"      parent="UART1_LSR" bit-position="4" bit-size="1"/>
	<register name="UART1_LSR_THRE"    parent="UART1_LSR" bit-position="5" bit-size="1"/>
	<register name="UART1_LSR_TEMT"    parent="UART1_LSR" bit-position="6" bit-size="1"/>

	<!--****************-->
	<!-- CAN Controller -->
	<!--****************-->
<register name="CAN_MC1"    group="CAN Controller" read-address="0xFFC02A00" write-address="0xFFC02A00" mask="FFFF" type="IO" description="Mailbox config reg 1" bit-size="16" def-comment="CAN Controller (0xFFC02A00 - 0xFFC02FFF)/n// For Mailboxes 0-15" target="EMU" />
<register name="CAN_MD1"    group="CAN Controller" read-address="0xFFC02A04" write-address="0xFFC02A04" mask="FFFF" type="IO" description="Mailbox direction reg 1" bit-size="16" target="EMU" />
<register name="CAN_TRS1"   group="CAN Controller" read-address="0xFFC02A08" write-address="0xFFC02A08" mask="FFFF" type="IO" description="Transmit Request Set reg 1" bit-size="16" target="EMU" />
<register name="CAN_TRR1"   group="CAN Controller" read-address="0xFFC02A0C" write-address="0xFFC02A0C" mask="FFFF" type="IO" description="Transmit Request Reset reg 1" bit-size="16" target="EMU" />
<register name="CAN_TA1"    group="CAN Controller" read-address="0xFFC02A10" write-address="0xFFC02A10" mask="FFFF" type="IO" description="Transmit Acknowledge reg 1" bit-size="16" target="EMU" />
<register name="CAN_AA1"    group="CAN Controller" read-address="0xFFC02A14" write-address="0xFFC02A14" mask="FFFF" type="IO" description="Transmit Abort Acknowledge reg 1" bit-size="16" target="EMU" />
<register name="CAN_RMP1"   group="CAN Controller" read-address="0xFFC02A18" write-address="0xFFC02A18" mask="FFFF" type="IO" description="Receive Message Pending reg 1" bit-size="16" target="EMU" />
<register name="CAN_RML1"   group="CAN Controller" read-address="0xFFC02A1C" write-address="0xFFC02A1C" mask="FFFF" type="IO" description="Receive Message Lost reg 1" bit-size="16" target="EMU" />
<register name="CAN_MBTIF1" group="CAN Controller" read-address="0xFFC02A20" write-address="0xFFC02A20" mask="FFFF" type="IO" description="Mailbox Transmit Interrupt Flag reg 1" bit-size="16" target="EMU" />
<register name="CAN_MBRIF1" group="CAN Controller" read-address="0xFFC02A24" write-address="0xFFC02A24" mask="FFFF" type="IO" description="Mailbox Receive  Interrupt Flag reg 1" bit-size="16" target="EMU" />
<register name="CAN_MBIM1"  group="CAN Controller" read-address="0xFFC02A28" write-address="0xFFC02A28" mask="FFFF" type="IO" description="Mailbox Interrupt Mask reg 1" bit-size="16" target="EMU" />
<register name="CAN_RFH1"   group="CAN Controller" read-address="0xFFC02A2C" write-address="0xFFC02A2C" mask="FFFF" type="IO" description="Remote Frame Handling reg 1" bit-size="16" target="EMU" />
<register name="CAN_OPSS1"  group="CAN Controller" read-address="0xFFC02A30" write-address="0xFFC02A30" mask="FFFF" type="IO" description="Overwrite Protection Single Shot Xmission reg 1" bit-size="16" target="EMU" />
			   
<register name="CAN_MC2"    group="CAN Controller" read-address="0xFFC02A40" write-address="0xFFC02A40" mask="FFFF" type="IO" description="Mailbox config reg 2" bit-size="16" def-comment="For Mailboxes 16-31" target="EMU" />
<register name="CAN_MD2"    group="CAN Controller" read-address="0xFFC02A44" write-address="0xFFC02A44" mask="FFFF" type="IO" description="Mailbox direction reg 2" bit-size="16" target="EMU" />
<register name="CAN_TRS2"   group="CAN Controller" read-address="0xFFC02A48" write-address="0xFFC02A48" mask="FFFF" type="IO" description="Transmit Request Set reg 2" bit-size="16" target="EMU" />
<register name="CAN_TRR2"   group="CAN Controller" read-address="0xFFC02A4C" write-address="0xFFC02A4C" mask="FFFF" type="IO" description="Transmit Request Reset reg 2" bit-size="16" target="EMU" />
<register name="CAN_TA2"    group="CAN Controller" read-address="0xFFC02A50" write-address="0xFFC02A50" mask="FFFF" type="IO" description="Transmit Acknowledge reg 2" bit-size="16" target="EMU" />
<register name="CAN_AA2"    group="CAN Controller" read-address="0xFFC02A54" write-address="0xFFC02A54" mask="FFFF" type="IO" description="Transmit Abort Acknowledge reg 2" bit-size="16" target="EMU" />
<register name="CAN_RMP2"   group="CAN Controller" read-address="0xFFC02A58" write-address="0xFFC02A58" mask="FFFF" type="IO" description="Receive Message Pending reg 2" bit-size="16" target="EMU" />
<register name="CAN_RML2"   group="CAN Controller" read-address="0xFFC02A5C" write-address="0xFFC02A5C" mask="FFFF" type="IO" description="Receive Message Lost reg 2" bit-size="16" target="EMU" />
<register name="CAN_MBTIF2" group="CAN Controller" read-address="0xFFC02A60" write-address="0xFFC02A60" mask="FFFF" type="IO" description="Mailbox Transmit Interrupt Flag reg 2" bit-size="16" target="EMU" />
<register name="CAN_MBRIF2" group="CAN Controller" read-address="0xFFC02A64" write-address="0xFFC02A64" mask="FFFF" type="IO" description="Mailbox Receive  Interrupt Flag reg 2" bit-size="16" target="EMU" />
<register name="CAN_MBIM2"  group="CAN Controller" read-address="0xFFC02A68" write-address="0xFFC02A68" mask="FFFF" type="IO" description="Mailbox Interrupt Mask reg 2" bit-size="16" target="EMU" />
<register name="CAN_RFH2"   group="CAN Controller" read-address="0xFFC02A6C" write-address="0xFFC02A6C" mask="FFFF" type="IO" description="Remote Frame Handling reg 2" bit-size="16" target="EMU" />
<register name="CAN_OPSS2"  group="CAN Controller" read-address="0xFFC02A70" write-address="0xFFC02A70" mask="FFFF" type="IO" description="Overwrite Protection Single Shot Xmission reg 2" bit-size="16" target="EMU" />

<register name="CAN_CLOCK"    group="CAN Controller" read-address="0xFFC02A80" write-address="0xFFC02A80" mask="FFFF" type="IO" description="Bit Timing Configuration register 0" bit-size="16" target="EMU" />
<register name="CAN_TIMING"   group="CAN Controller" read-address="0xFFC02A84" write-address="0xFFC02A84" mask="FFFF" type="IO" description="Bit Timing Configuration register 1" bit-size="16" target="EMU" />
<register name="CAN_DEBUG"    group="CAN Controller" read-address="0xFFC02A88" write-address="0xFFC02A88" mask="FFFF" type="IO" description="Config register" bit-size="16" target="EMU" />
<register name="CAN_STATUS"   group="CAN Controller" read-address="0xFFC02A8C" write-address="0xFFC02A8C" mask="FFFF" type="IO" description="Global Status Register" bit-size="16" target="EMU" />
<register name="CAN_CEC"      group="CAN Controller" read-address="0xFFC02A90" write-address="0xFFC02A90" mask="FFFF" type="IO" description="Error Counter Register" bit-size="16" target="EMU" />
<register name="CAN_GIS"      group="CAN Controller" read-address="0xFFC02A94" write-address="0xFFC02A94" mask="FFFF" type="IO" description="Global Interrupt Status Register" bit-size="16" target="EMU" />
<register name="CAN_GIM"      group="CAN Controller" read-address="0xFFC02A98" write-address="0xFFC02A98" mask="FFFF" type="IO" description="Global Interrupt Mask Register" bit-size="16" target="EMU" />
<register name="CAN_GIF"      group="CAN Controller" read-address="0xFFC02A9C" write-address="0xFFC02A9C" mask="FFFF" type="IO" description="Global Interrupt Flag Register" bit-size="16" target="EMU" />
<register name="CAN_CONTROL"  group="CAN Controller" read-address="0xFFC02AA0" write-address="0xFFC02AA0" mask="FFFF" type="IO" description="Master Control Register" bit-size="16" target="EMU" />
<register name="CAN_INTR"     group="CAN Controller" read-address="0xFFC02AA4" write-address="0xFFC02AA4" mask="FFFF" type="IO" description="Interrupt Pending Register" bit-size="16" target="EMU" />
<register name="CAN_VERSION"  group="CAN Controller" read-address="0xFFC02AA8" write-address="0xFFC02AA8" mask="FFFF" type="IO" description="Version Code Register" bit-size="16" target="EMU" />
<register name="CAN_MBTD"     group="CAN Controller" read-address="0xFFC02AAC" write-address="0xFFC02AAC" mask="FFFF" type="IO" description="Mailbox Temporary Disable Feature" bit-size="16" target="EMU" />
<register name="CAN_EWR"      group="CAN Controller" read-address="0xFFC02AB0" write-address="0xFFC02AB0" mask="FFFF" type="IO" description="Programmable Warning Level" bit-size="16" target="EMU" />
<register name="CAN_ESR"      group="CAN Controller" read-address="0xFFC02AB4" write-address="0xFFC02AB4" mask="FFFF" type="IO" description="Error Status Register" bit-size="16" target="EMU" />
<register name="CAN_UCREG"    group="CAN Controller" read-address="0xFFC02AC0" write-address="0xFFC02AC0" mask="FFFF" type="IO" description="Universal Counter Register/Capture Register" bit-size="16" target="EMU" />
<register name="CAN_UCCNT"    group="CAN Controller" read-address="0xFFC02AC4" write-address="0xFFC02AC4" mask="FFFF" type="IO" description="Universal Counter" bit-size="16" target="EMU" />
<register name="CAN_UCRC"     group="CAN Controller" read-address="0xFFC02AC8" write-address="0xFFC02AC8" mask="FFFF" type="IO" description="Universal Counter Force Reload Register" bit-size="16" target="EMU" />
<register name="CAN_UCCNF"    group="CAN Controller" read-address="0xFFC02ACC" write-address="0xFFC02ACC" mask="FFFF" type="IO" description="Universal Counter Configuration Register" bit-size="16" target="EMU" />
<register name="CAN_VERSION2" group="CAN Controller" read-address="0xFFC02AD4" write-address="0xFFC02AD4" mask="FFFF" type="IO" description="Version Code Register 2" bit-size="16" target="EMU" />

<register name="CAN_AM00L" group="CAN Controller" read-address="0xFFC02B00" write-address="0xFFC02B00" mask="FFFF" type="IO" description="Mailbox 0 Low Acceptance Mask" bit-size="16" def-comment="Mailbox Acceptance Masks" target="EMU" />
<register name="CAN_AM00H" group="CAN Controller" read-address="0xFFC02B04" write-address="0xFFC02B04" mask="FFFF" type="IO" description="Mailbox 0 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM01L" group="CAN Controller" read-address="0xFFC02B08" write-address="0xFFC02B08" mask="FFFF" type="IO" description="Mailbox 1 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM01H" group="CAN Controller" read-address="0xFFC02B0C" write-address="0xFFC02B0C" mask="FFFF" type="IO" description="Mailbox 1 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM02L" group="CAN Controller" read-address="0xFFC02B10" write-address="0xFFC02B10" mask="FFFF" type="IO" description="Mailbox 2 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM02H" group="CAN Controller" read-address="0xFFC02B14" write-address="0xFFC02B14" mask="FFFF" type="IO" description="Mailbox 2 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM03L" group="CAN Controller" read-address="0xFFC02B18" write-address="0xFFC02B18" mask="FFFF" type="IO" description="Mailbox 3 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM03H" group="CAN Controller" read-address="0xFFC02B1C" write-address="0xFFC02B1C" mask="FFFF" type="IO" description="Mailbox 3 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM04L" group="CAN Controller" read-address="0xFFC02B20" write-address="0xFFC02B20" mask="FFFF" type="IO" description="Mailbox 4 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM04H" group="CAN Controller" read-address="0xFFC02B24" write-address="0xFFC02B24" mask="FFFF" type="IO" description="Mailbox 4 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM05L" group="CAN Controller" read-address="0xFFC02B28" write-address="0xFFC02B28" mask="FFFF" type="IO" description="Mailbox 5 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM05H" group="CAN Controller" read-address="0xFFC02B2C" write-address="0xFFC02B2C" mask="FFFF" type="IO" description="Mailbox 5 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM06L" group="CAN Controller" read-address="0xFFC02B30" write-address="0xFFC02B30" mask="FFFF" type="IO" description="Mailbox 6 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM06H" group="CAN Controller" read-address="0xFFC02B34" write-address="0xFFC02B34" mask="FFFF" type="IO" description="Mailbox 6 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM07L" group="CAN Controller" read-address="0xFFC02B38" write-address="0xFFC02B38" mask="FFFF" type="IO" description="Mailbox 7 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM07H" group="CAN Controller" read-address="0xFFC02B3C" write-address="0xFFC02B3C" mask="FFFF" type="IO" description="Mailbox 7 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM08L" group="CAN Controller" read-address="0xFFC02B40" write-address="0xFFC02B40" mask="FFFF" type="IO" description="Mailbox 8 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM08H" group="CAN Controller" read-address="0xFFC02B44" write-address="0xFFC02B44" mask="FFFF" type="IO" description="Mailbox 8 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM09L" group="CAN Controller" read-address="0xFFC02B48" write-address="0xFFC02B48" mask="FFFF" type="IO" description="Mailbox 9 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM09H" group="CAN Controller" read-address="0xFFC02B4C" write-address="0xFFC02B4C" mask="FFFF" type="IO" description="Mailbox 9 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM10L" group="CAN Controller" read-address="0xFFC02B50" write-address="0xFFC02B50" mask="FFFF" type="IO" description="Mailbox 10 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM10H" group="CAN Controller" read-address="0xFFC02B54" write-address="0xFFC02B54" mask="FFFF" type="IO" description="Mailbox 10 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM11L" group="CAN Controller" read-address="0xFFC02B58" write-address="0xFFC02B58" mask="FFFF" type="IO" description="Mailbox 11 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM11H" group="CAN Controller" read-address="0xFFC02B5C" write-address="0xFFC02B5C" mask="FFFF" type="IO" description="Mailbox 11 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM12L" group="CAN Controller" read-address="0xFFC02B60" write-address="0xFFC02B60" mask="FFFF" type="IO" description="Mailbox 12 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM12H" group="CAN Controller" read-address="0xFFC02B64" write-address="0xFFC02B64" mask="FFFF" type="IO" description="Mailbox 12 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM13L" group="CAN Controller" read-address="0xFFC02B68" write-address="0xFFC02B68" mask="FFFF" type="IO" description="Mailbox 13 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM13H" group="CAN Controller" read-address="0xFFC02B6C" write-address="0xFFC02B6C" mask="FFFF" type="IO" description="Mailbox 13 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM14L" group="CAN Controller" read-address="0xFFC02B70" write-address="0xFFC02B70" mask="FFFF" type="IO" description="Mailbox 14 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM14H" group="CAN Controller" read-address="0xFFC02B74" write-address="0xFFC02B74" mask="FFFF" type="IO" description="Mailbox 14 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM15L" group="CAN Controller" read-address="0xFFC02B78" write-address="0xFFC02B78" mask="FFFF" type="IO" description="Mailbox 15 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM15H" group="CAN Controller" read-address="0xFFC02B7C" write-address="0xFFC02B7C" mask="FFFF" type="IO" description="Mailbox 15 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM16L" group="CAN Controller" read-address="0xFFC02B80" write-address="0xFFC02B80" mask="FFFF" type="IO" description="Mailbox 16 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM16H" group="CAN Controller" read-address="0xFFC02B84" write-address="0xFFC02B84" mask="FFFF" type="IO" description="Mailbox 16 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM17L" group="CAN Controller" read-address="0xFFC02B88" write-address="0xFFC02B88" mask="FFFF" type="IO" description="Mailbox 17 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM17H" group="CAN Controller" read-address="0xFFC02B8C" write-address="0xFFC02B8C" mask="FFFF" type="IO" description="Mailbox 17 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM18L" group="CAN Controller" read-address="0xFFC02B90" write-address="0xFFC02B90" mask="FFFF" type="IO" description="Mailbox 18 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM18H" group="CAN Controller" read-address="0xFFC02B94" write-address="0xFFC02B94" mask="FFFF" type="IO" description="Mailbox 18 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM19L" group="CAN Controller" read-address="0xFFC02B98" write-address="0xFFC02B98" mask="FFFF" type="IO" description="Mailbox 19 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM19H" group="CAN Controller" read-address="0xFFC02B9C" write-address="0xFFC02B9C" mask="FFFF" type="IO" description="Mailbox 19 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM20L" group="CAN Controller" read-address="0xFFC02BA0" write-address="0xFFC02BA0" mask="FFFF" type="IO" description="Mailbox 20 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM20H" group="CAN Controller" read-address="0xFFC02BA4" write-address="0xFFC02BA4" mask="FFFF" type="IO" description="Mailbox 20 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM21L" group="CAN Controller" read-address="0xFFC02BA8" write-address="0xFFC02BA8" mask="FFFF" type="IO" description="Mailbox 21 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM21H" group="CAN Controller" read-address="0xFFC02BAC" write-address="0xFFC02BAC" mask="FFFF" type="IO" description="Mailbox 21 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM22L" group="CAN Controller" read-address="0xFFC02BB0" write-address="0xFFC02BB0" mask="FFFF" type="IO" description="Mailbox 22 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM22H" group="CAN Controller" read-address="0xFFC02BB4" write-address="0xFFC02BB4" mask="FFFF" type="IO" description="Mailbox 22 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM23L" group="CAN Controller" read-address="0xFFC02BB8" write-address="0xFFC02BB8" mask="FFFF" type="IO" description="Mailbox 23 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM23H" group="CAN Controller" read-address="0xFFC02BBC" write-address="0xFFC02BBC" mask="FFFF" type="IO" description="Mailbox 23 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM24L" group="CAN Controller" read-address="0xFFC02BC0" write-address="0xFFC02BC0" mask="FFFF" type="IO" description="Mailbox 24 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM24H" group="CAN Controller" read-address="0xFFC02BC4" write-address="0xFFC02BC4" mask="FFFF" type="IO" description="Mailbox 24 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM25L" group="CAN Controller" read-address="0xFFC02BC8" write-address="0xFFC02BC8" mask="FFFF" type="IO" description="Mailbox 25 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM25H" group="CAN Controller" read-address="0xFFC02BCC" write-address="0xFFC02BCC" mask="FFFF" type="IO" description="Mailbox 25 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM26L" group="CAN Controller" read-address="0xFFC02BD0" write-address="0xFFC02BD0" mask="FFFF" type="IO" description="Mailbox 26 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM26H" group="CAN Controller" read-address="0xFFC02BD4" write-address="0xFFC02BD4" mask="FFFF" type="IO" description="Mailbox 26 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM27L" group="CAN Controller" read-address="0xFFC02BD8" write-address="0xFFC02BD8" mask="FFFF" type="IO" description="Mailbox 27 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM27H" group="CAN Controller" read-address="0xFFC02BDC" write-address="0xFFC02BDC" mask="FFFF" type="IO" description="Mailbox 27 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM28L" group="CAN Controller" read-address="0xFFC02BE0" write-address="0xFFC02BE0" mask="FFFF" type="IO" description="Mailbox 28 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM28H" group="CAN Controller" read-address="0xFFC02BE4" write-address="0xFFC02BE4" mask="FFFF" type="IO" description="Mailbox 28 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM29L" group="CAN Controller" read-address="0xFFC02BE8" write-address="0xFFC02BE8" mask="FFFF" type="IO" description="Mailbox 29 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM29H" group="CAN Controller" read-address="0xFFC02BEC" write-address="0xFFC02BEC" mask="FFFF" type="IO" description="Mailbox 29 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM30L" group="CAN Controller" read-address="0xFFC02BF0" write-address="0xFFC02BF0" mask="FFFF" type="IO" description="Mailbox 30 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM30H" group="CAN Controller" read-address="0xFFC02BF4" write-address="0xFFC02BF4" mask="FFFF" type="IO" description="Mailbox 30 High Acceptance Mask" bit-size="16" target="EMU" />
<register name="CAN_AM31L" group="CAN Controller" read-address="0xFFC02BF8" write-address="0xFFC02BF8" mask="FFFF" type="IO" description="Mailbox 31 Low Acceptance Mask " bit-size="16" target="EMU" />
<register name="CAN_AM31H" group="CAN Controller" read-address="0xFFC02BFC" write-address="0xFFC02BFC" mask="FFFF" type="IO" description="Mailbox 31 High Acceptance Mask" bit-size="16" target="EMU" />

<register name="CAN_MB00_DATA0"     group="Mailbox Registers" read-address="0xFFC02C00" write-address="0xFFC02C00" mask="FFFF" type="IO" description="Mailbox 0 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 0" target="EMU" />
<register name="CAN_MB00_DATA1"     group="Mailbox Registers" read-address="0xFFC02C04" write-address="0xFFC02C04" mask="FFFF" type="IO" description="Mailbox 0 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB00_DATA2"     group="Mailbox Registers" read-address="0xFFC02C08" write-address="0xFFC02C08" mask="FFFF" type="IO" description="Mailbox 0 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB00_DATA3"     group="Mailbox Registers" read-address="0xFFC02C0C" write-address="0xFFC02C0C" mask="FFFF" type="IO" description="Mailbox 0 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB00_LENGTH"    group="Mailbox Registers" read-address="0xFFC02C10" write-address="0xFFC02C10" mask="FFFF" type="IO" description="Mailbox 0 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB00_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02C14" write-address="0xFFC02C14" mask="FFFF" type="IO" description="Mailbox 0 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB00_ID0"       group="Mailbox Registers" read-address="0xFFC02C18" write-address="0xFFC02C18" mask="FFFF" type="IO" description="Mailbox 0 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB00_ID1"       group="Mailbox Registers" read-address="0xFFC02C1C" write-address="0xFFC02C1C" mask="FFFF" type="IO" description="Mailbox 0 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB01_DATA0"     group="Mailbox Registers" read-address="0xFFC02C20" write-address="0xFFC02C20" mask="FFFF" type="IO" description="Mailbox 1 Data Word 0 [15:0] Register " bit-size="16" def-comment="Mailbox Registers 1" target="EMU" />
<register name="CAN_MB01_DATA1"     group="Mailbox Registers" read-address="0xFFC02C24" write-address="0xFFC02C24" mask="FFFF" type="IO" description="Mailbox 1 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB01_DATA2"     group="Mailbox Registers" read-address="0xFFC02C28" write-address="0xFFC02C28" mask="FFFF" type="IO" description="Mailbox 1 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB01_DATA3"     group="Mailbox Registers" read-address="0xFFC02C2C" write-address="0xFFC02C2C" mask="FFFF" type="IO" description="Mailbox 1 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB01_LENGTH"    group="Mailbox Registers" read-address="0xFFC02C30" write-address="0xFFC02C30" mask="FFFF" type="IO" description="Mailbox 1 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB01_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02C34" write-address="0xFFC02C34" mask="FFFF" type="IO" description="Mailbox 1 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB01_ID0"       group="Mailbox Registers" read-address="0xFFC02C38" write-address="0xFFC02C38" mask="FFFF" type="IO" description="Mailbox 1 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB01_ID1"       group="Mailbox Registers" read-address="0xFFC02C3C" write-address="0xFFC02C3C" mask="FFFF" type="IO" description="Mailbox 1 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB02_DATA0"     group="Mailbox Registers" read-address="0xFFC02C40" write-address="0xFFC02C40" mask="FFFF" type="IO" description="Mailbox 2 Data Word 0 [15:0] Register " bit-size="16" def-comment="Mailbox Registers 2" target="EMU" />
<register name="CAN_MB02_DATA1"     group="Mailbox Registers" read-address="0xFFC02C44" write-address="0xFFC02C44" mask="FFFF" type="IO" description="Mailbox 2 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB02_DATA2"     group="Mailbox Registers" read-address="0xFFC02C48" write-address="0xFFC02C48" mask="FFFF" type="IO" description="Mailbox 2 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB02_DATA3"     group="Mailbox Registers" read-address="0xFFC02C4C" write-address="0xFFC02C4C" mask="FFFF" type="IO" description="Mailbox 2 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB02_LENGTH"    group="Mailbox Registers" read-address="0xFFC02C50" write-address="0xFFC02C50" mask="FFFF" type="IO" description="Mailbox 2 Data Length Code Register   " bit-size="16" target="EMU" />
<register name="CAN_MB02_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02C54" write-address="0xFFC02C54" mask="FFFF" type="IO" description="Mailbox 2 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB02_ID0"       group="Mailbox Registers" read-address="0xFFC02C58" write-address="0xFFC02C58" mask="FFFF" type="IO" description="Mailbox 2 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB02_ID1"       group="Mailbox Registers" read-address="0xFFC02C5C" write-address="0xFFC02C5C" mask="FFFF" type="IO" description="Mailbox 2 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB03_DATA0"     group="Mailbox Registers" read-address="0xFFC02C60" write-address="0xFFC02C60" mask="FFFF" type="IO" description="Mailbox 3 Data Word 0 [15:0] Register " bit-size="16" def-comment="Mailbox Registers 3" target="EMU" />
<register name="CAN_MB03_DATA1"     group="Mailbox Registers" read-address="0xFFC02C64" write-address="0xFFC02C64" mask="FFFF" type="IO" description="Mailbox 3 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB03_DATA2"     group="Mailbox Registers" read-address="0xFFC02C68" write-address="0xFFC02C68" mask="FFFF" type="IO" description="Mailbox 3 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB03_DATA3"     group="Mailbox Registers" read-address="0xFFC02C6C" write-address="0xFFC02C6C" mask="FFFF" type="IO" description="Mailbox 3 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB03_LENGTH"    group="Mailbox Registers" read-address="0xFFC02C70" write-address="0xFFC02C70" mask="FFFF" type="IO" description="Mailbox 3 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB03_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02C74" write-address="0xFFC02C74" mask="FFFF" type="IO" description="Mailbox 3 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB03_ID0"       group="Mailbox Registers" read-address="0xFFC02C78" write-address="0xFFC02C78" mask="FFFF" type="IO" description="Mailbox 3 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB03_ID1"       group="Mailbox Registers" read-address="0xFFC02C7C" write-address="0xFFC02C7C" mask="FFFF" type="IO" description="Mailbox 3 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB04_DATA0"     group="Mailbox Registers" read-address="0xFFC02C80" write-address="0xFFC02C80" mask="FFFF" type="IO" description="Mailbox 4 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 4" target="EMU" />
<register name="CAN_MB04_DATA1"     group="Mailbox Registers" read-address="0xFFC02C84" write-address="0xFFC02C84" mask="FFFF" type="IO" description="Mailbox 4 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB04_DATA2"     group="Mailbox Registers" read-address="0xFFC02C88" write-address="0xFFC02C88" mask="FFFF" type="IO" description="Mailbox 4 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB04_DATA3"     group="Mailbox Registers" read-address="0xFFC02C8C" write-address="0xFFC02C8C" mask="FFFF" type="IO" description="Mailbox 4 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB04_LENGTH"    group="Mailbox Registers" read-address="0xFFC02C90" write-address="0xFFC02C90" mask="FFFF" type="IO" description="Mailbox 4 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB04_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02C94" write-address="0xFFC02C94" mask="FFFF" type="IO" description="Mailbox 4 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB04_ID0"       group="Mailbox Registers" read-address="0xFFC02C98" write-address="0xFFC02C98" mask="FFFF" type="IO" description="Mailbox 4 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB04_ID1"       group="Mailbox Registers" read-address="0xFFC02C9C" write-address="0xFFC02C9C" mask="FFFF" type="IO" description="Mailbox 4 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB05_DATA0"     group="Mailbox Registers" read-address="0xFFC02CA0" write-address="0xFFC02CA0" mask="FFFF" type="IO" description="Mailbox 5 Data Word 0 [15:0] Register " bit-size="16" def-comment="Mailbox Registers 5" target="EMU" />
<register name="CAN_MB05_DATA1"     group="Mailbox Registers" read-address="0xFFC02CA4" write-address="0xFFC02CA4" mask="FFFF" type="IO" description="Mailbox 5 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB05_DATA2"     group="Mailbox Registers" read-address="0xFFC02CA8" write-address="0xFFC02CA8" mask="FFFF" type="IO" description="Mailbox 5 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB05_DATA3"     group="Mailbox Registers" read-address="0xFFC02CAC" write-address="0xFFC02CAC" mask="FFFF" type="IO" description="Mailbox 5 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB05_LENGTH"    group="Mailbox Registers" read-address="0xFFC02CB0" write-address="0xFFC02CB0" mask="FFFF" type="IO" description="Mailbox 5 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB05_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02CB4" write-address="0xFFC02CB4" mask="FFFF" type="IO" description="Mailbox 5 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB05_ID0"       group="Mailbox Registers" read-address="0xFFC02CB8" write-address="0xFFC02CB8" mask="FFFF" type="IO" description="Mailbox 5 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB05_ID1"       group="Mailbox Registers" read-address="0xFFC02CBC" write-address="0xFFC02CBC" mask="FFFF" type="IO" description="Mailbox 5 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB06_DATA0"     group="Mailbox Registers" read-address="0xFFC02CC0" write-address="0xFFC02CC0" mask="FFFF" type="IO" description="Mailbox 6 Data Word 0 [15:0] Register " bit-size="16" def-comment="Mailbox Registers 6" target="EMU" />
<register name="CAN_MB06_DATA1"     group="Mailbox Registers" read-address="0xFFC02CC4" write-address="0xFFC02CC4" mask="FFFF" type="IO" description="Mailbox 6 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB06_DATA2"     group="Mailbox Registers" read-address="0xFFC02CC8" write-address="0xFFC02CC8" mask="FFFF" type="IO" description="Mailbox 6 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB06_DATA3"     group="Mailbox Registers" read-address="0xFFC02CCC" write-address="0xFFC02CCC" mask="FFFF" type="IO" description="Mailbox 6 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB06_LENGTH"    group="Mailbox Registers" read-address="0xFFC02CD0" write-address="0xFFC02CD0" mask="FFFF" type="IO" description="Mailbox 6 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB06_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02CD4" write-address="0xFFC02CD4" mask="FFFF" type="IO" description="Mailbox 6 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB06_ID0"       group="Mailbox Registers" read-address="0xFFC02CD8" write-address="0xFFC02CD8" mask="FFFF" type="IO" description="Mailbox 6 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB06_ID1"       group="Mailbox Registers" read-address="0xFFC02CDC" write-address="0xFFC02CDC" mask="FFFF" type="IO" description="Mailbox 6 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB07_DATA0"     group="Mailbox Registers" read-address="0xFFC02CE0" write-address="0xFFC02CE0" mask="FFFF" type="IO" description="Mailbox 7 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 7" target="EMU" />
<register name="CAN_MB07_DATA1"     group="Mailbox Registers" read-address="0xFFC02CE4" write-address="0xFFC02CE4" mask="FFFF" type="IO" description="Mailbox 7 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB07_DATA2"     group="Mailbox Registers" read-address="0xFFC02CE8" write-address="0xFFC02CE8" mask="FFFF" type="IO" description="Mailbox 7 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB07_DATA3"     group="Mailbox Registers" read-address="0xFFC02CEC" write-address="0xFFC02CEC" mask="FFFF" type="IO" description="Mailbox 7 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB07_LENGTH"    group="Mailbox Registers" read-address="0xFFC02CF0" write-address="0xFFC02CF0" mask="FFFF" type="IO" description="Mailbox 7 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB07_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02CF4" write-address="0xFFC02CF4" mask="FFFF" type="IO" description="Mailbox 7 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB07_ID0"       group="Mailbox Registers" read-address="0xFFC02CF8" write-address="0xFFC02CF8" mask="FFFF" type="IO" description="Mailbox 7 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB07_ID1"       group="Mailbox Registers" read-address="0xFFC02CFC" write-address="0xFFC02CFC" mask="FFFF" type="IO" description="Mailbox 7 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB08_DATA0"     group="Mailbox Registers" read-address="0xFFC02D00" write-address="0xFFC02D00" mask="FFFF" type="IO" description="Mailbox 8 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 8" target="EMU" />
<register name="CAN_MB08_DATA1"     group="Mailbox Registers" read-address="0xFFC02D04" write-address="0xFFC02D04" mask="FFFF" type="IO" description="Mailbox 8 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB08_DATA2"     group="Mailbox Registers" read-address="0xFFC02D08" write-address="0xFFC02D08" mask="FFFF" type="IO" description="Mailbox 8 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB08_DATA3"     group="Mailbox Registers" read-address="0xFFC02D0C" write-address="0xFFC02D0C" mask="FFFF" type="IO" description="Mailbox 8 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB08_LENGTH"    group="Mailbox Registers" read-address="0xFFC02D10" write-address="0xFFC02D10" mask="FFFF" type="IO" description="Mailbox 8 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB08_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02D14" write-address="0xFFC02D14" mask="FFFF" type="IO" description="Mailbox 8 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB08_ID0"       group="Mailbox Registers" read-address="0xFFC02D18" write-address="0xFFC02D18" mask="FFFF" type="IO" description="Mailbox 8 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB08_ID1"       group="Mailbox Registers" read-address="0xFFC02D1C" write-address="0xFFC02D1C" mask="FFFF" type="IO" description="Mailbox 8 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB09_DATA0"     group="Mailbox Registers" read-address="0xFFC02D20" write-address="0xFFC02D20" mask="FFFF" type="IO" description="Mailbox 9 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 9" target="EMU" />
<register name="CAN_MB09_DATA1"     group="Mailbox Registers" read-address="0xFFC02D24" write-address="0xFFC02D24" mask="FFFF" type="IO" description="Mailbox 9 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB09_DATA2"     group="Mailbox Registers" read-address="0xFFC02D28" write-address="0xFFC02D28" mask="FFFF" type="IO" description="Mailbox 9 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB09_DATA3"     group="Mailbox Registers" read-address="0xFFC02D2C" write-address="0xFFC02D2C" mask="FFFF" type="IO" description="Mailbox 9 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB09_LENGTH"    group="Mailbox Registers" read-address="0xFFC02D30" write-address="0xFFC02D30" mask="FFFF" type="IO" description="Mailbox 9 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB09_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02D34" write-address="0xFFC02D34" mask="FFFF" type="IO" description="Mailbox 9 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB09_ID0"       group="Mailbox Registers" read-address="0xFFC02D38" write-address="0xFFC02D38" mask="FFFF" type="IO" description="Mailbox 9 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB09_ID1"       group="Mailbox Registers" read-address="0xFFC02D3C" write-address="0xFFC02D3C" mask="FFFF" type="IO" description="Mailbox 9 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB10_DATA0"     group="Mailbox Registers" read-address="0xFFC02D40" write-address="0xFFC02D40" mask="FFFF" type="IO" description="Mailbox 10 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 10" target="EMU" />
<register name="CAN_MB10_DATA1"     group="Mailbox Registers" read-address="0xFFC02D44" write-address="0xFFC02D44" mask="FFFF" type="IO" description="Mailbox 10 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB10_DATA2"     group="Mailbox Registers" read-address="0xFFC02D48" write-address="0xFFC02D48" mask="FFFF" type="IO" description="Mailbox 10 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB10_DATA3"     group="Mailbox Registers" read-address="0xFFC02D4C" write-address="0xFFC02D4C" mask="FFFF" type="IO" description="Mailbox 10 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB10_LENGTH"    group="Mailbox Registers" read-address="0xFFC02D50" write-address="0xFFC02D50" mask="FFFF" type="IO" description="Mailbox 10 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB10_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02D54" write-address="0xFFC02D54" mask="FFFF" type="IO" description="Mailbox 10 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB10_ID0"       group="Mailbox Registers" read-address="0xFFC02D58" write-address="0xFFC02D58" mask="FFFF" type="IO" description="Mailbox 10 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB10_ID1"       group="Mailbox Registers" read-address="0xFFC02D5C" write-address="0xFFC02D5C" mask="FFFF" type="IO" description="Mailbox 10 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB11_DATA0"     group="Mailbox Registers" read-address="0xFFC02D60" write-address="0xFFC02D60" mask="FFFF" type="IO" description="Mailbox 11 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 11" target="EMU" />
<register name="CAN_MB11_DATA1"     group="Mailbox Registers" read-address="0xFFC02D64" write-address="0xFFC02D64" mask="FFFF" type="IO" description="Mailbox 11 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB11_DATA2"     group="Mailbox Registers" read-address="0xFFC02D68" write-address="0xFFC02D68" mask="FFFF" type="IO" description="Mailbox 11 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB11_DATA3"     group="Mailbox Registers" read-address="0xFFC02D6C" write-address="0xFFC02D6C" mask="FFFF" type="IO" description="Mailbox 11 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB11_LENGTH"    group="Mailbox Registers" read-address="0xFFC02D70" write-address="0xFFC02D70" mask="FFFF" type="IO" description="Mailbox 11 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB11_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02D74" write-address="0xFFC02D74" mask="FFFF" type="IO" description="Mailbox 11 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB11_ID0"       group="Mailbox Registers" read-address="0xFFC02D78" write-address="0xFFC02D78" mask="FFFF" type="IO" description="Mailbox 11 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB11_ID1"       group="Mailbox Registers" read-address="0xFFC02D7C" write-address="0xFFC02D7C" mask="FFFF" type="IO" description="Mailbox 11 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB12_DATA0"     group="Mailbox Registers" read-address="0xFFC02D80" write-address="0xFFC02D80" mask="FFFF" type="IO" description="Mailbox 12 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 12" target="EMU" />
<register name="CAN_MB12_DATA1"     group="Mailbox Registers" read-address="0xFFC02D84" write-address="0xFFC02D84" mask="FFFF" type="IO" description="Mailbox 12 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB12_DATA2"     group="Mailbox Registers" read-address="0xFFC02D88" write-address="0xFFC02D88" mask="FFFF" type="IO" description="Mailbox 12 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB12_DATA3"     group="Mailbox Registers" read-address="0xFFC02D8C" write-address="0xFFC02D8C" mask="FFFF" type="IO" description="Mailbox 12 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB12_LENGTH"    group="Mailbox Registers" read-address="0xFFC02D90" write-address="0xFFC02D90" mask="FFFF" type="IO" description="Mailbox 12 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB12_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02D94" write-address="0xFFC02D94" mask="FFFF" type="IO" description="Mailbox 12 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB12_ID0"       group="Mailbox Registers" read-address="0xFFC02D98" write-address="0xFFC02D98" mask="FFFF" type="IO" description="Mailbox 12 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB12_ID1"       group="Mailbox Registers" read-address="0xFFC02D9C" write-address="0xFFC02D9C" mask="FFFF" type="IO" description="Mailbox 12 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB13_DATA0"     group="Mailbox Registers" read-address="0xFFC02DA0" write-address="0xFFC02DA0" mask="FFFF" type="IO" description="Mailbox 13 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 13" target="EMU" />
<register name="CAN_MB13_DATA1"     group="Mailbox Registers" read-address="0xFFC02DA4" write-address="0xFFC02DA4" mask="FFFF" type="IO" description="Mailbox 13 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB13_DATA2"     group="Mailbox Registers" read-address="0xFFC02DA8" write-address="0xFFC02DA8" mask="FFFF" type="IO" description="Mailbox 13 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB13_DATA3"     group="Mailbox Registers" read-address="0xFFC02DAC" write-address="0xFFC02DAC" mask="FFFF" type="IO" description="Mailbox 13 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB13_LENGTH"    group="Mailbox Registers" read-address="0xFFC02DB0" write-address="0xFFC02DB0" mask="FFFF" type="IO" description="Mailbox 13 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB13_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02DB4" write-address="0xFFC02DB4" mask="FFFF" type="IO" description="Mailbox 13 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB13_ID0"       group="Mailbox Registers" read-address="0xFFC02DB8" write-address="0xFFC02DB8" mask="FFFF" type="IO" description="Mailbox 13 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB13_ID1"       group="Mailbox Registers" read-address="0xFFC02DBC" write-address="0xFFC02DBC" mask="FFFF" type="IO" description="Mailbox 13 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB14_DATA0"     group="Mailbox Registers" read-address="0xFFC02DC0" write-address="0xFFC02DC0" mask="FFFF" type="IO" description="Mailbox 14 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 14" target="EMU" />
<register name="CAN_MB14_DATA1"     group="Mailbox Registers" read-address="0xFFC02DC4" write-address="0xFFC02DC4" mask="FFFF" type="IO" description="Mailbox 14 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB14_DATA2"     group="Mailbox Registers" read-address="0xFFC02DC8" write-address="0xFFC02DC8" mask="FFFF" type="IO" description="Mailbox 14 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB14_DATA3"     group="Mailbox Registers" read-address="0xFFC02DCC" write-address="0xFFC02DCC" mask="FFFF" type="IO" description="Mailbox 14 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB14_LENGTH"    group="Mailbox Registers" read-address="0xFFC02DD0" write-address="0xFFC02DD0" mask="FFFF" type="IO" description="Mailbox 14 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB14_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02DD4" write-address="0xFFC02DD4" mask="FFFF" type="IO" description="Mailbox 14 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB14_ID0"       group="Mailbox Registers" read-address="0xFFC02DD8" write-address="0xFFC02DD8" mask="FFFF" type="IO" description="Mailbox 14 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB14_ID1"       group="Mailbox Registers" read-address="0xFFC02DDC" write-address="0xFFC02DDC" mask="FFFF" type="IO" description="Mailbox 14 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB15_DATA0"     group="Mailbox Registers" read-address="0xFFC02DE0" write-address="0xFFC02DE0" mask="FFFF" type="IO" description="Mailbox 15 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 15" target="EMU" />
<register name="CAN_MB15_DATA1"     group="Mailbox Registers" read-address="0xFFC02DE4" write-address="0xFFC02DE4" mask="FFFF" type="IO" description="Mailbox 15 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB15_DATA2"     group="Mailbox Registers" read-address="0xFFC02DE8" write-address="0xFFC02DE8" mask="FFFF" type="IO" description="Mailbox 15 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB15_DATA3"     group="Mailbox Registers" read-address="0xFFC02DEC" write-address="0xFFC02DEC" mask="FFFF" type="IO" description="Mailbox 15 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB15_LENGTH"    group="Mailbox Registers" read-address="0xFFC02DF0" write-address="0xFFC02DF0" mask="FFFF" type="IO" description="Mailbox 15 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB15_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02DF4" write-address="0xFFC02DF4" mask="FFFF" type="IO" description="Mailbox 15 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB15_ID0"       group="Mailbox Registers" read-address="0xFFC02DF8" write-address="0xFFC02DF8" mask="FFFF" type="IO" description="Mailbox 15 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB15_ID1"       group="Mailbox Registers" read-address="0xFFC02DFC" write-address="0xFFC02DFC" mask="FFFF" type="IO" description="Mailbox 15 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB16_DATA0"     group="Mailbox Registers" read-address="0xFFC02E00" write-address="0xFFC02E00" mask="FFFF" type="IO" description="Mailbox 16 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 16" target="EMU" />
<register name="CAN_MB16_DATA1"     group="Mailbox Registers" read-address="0xFFC02E04" write-address="0xFFC02E04" mask="FFFF" type="IO" description="Mailbox 16 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB16_DATA2"     group="Mailbox Registers" read-address="0xFFC02E08" write-address="0xFFC02E08" mask="FFFF" type="IO" description="Mailbox 16 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB16_DATA3"     group="Mailbox Registers" read-address="0xFFC02E0C" write-address="0xFFC02E0C" mask="FFFF" type="IO" description="Mailbox 16 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB16_LENGTH"    group="Mailbox Registers" read-address="0xFFC02E10" write-address="0xFFC02E10" mask="FFFF" type="IO" description="Mailbox 16 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB16_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02E14" write-address="0xFFC02E14" mask="FFFF" type="IO" description="Mailbox 16 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB16_ID0"       group="Mailbox Registers" read-address="0xFFC02E18" write-address="0xFFC02E18" mask="FFFF" type="IO" description="Mailbox 16 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB16_ID1"       group="Mailbox Registers" read-address="0xFFC02E1C" write-address="0xFFC02E1C" mask="FFFF" type="IO" description="Mailbox 16 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB17_DATA0"     group="Mailbox Registers" read-address="0xFFC02E20" write-address="0xFFC02E20" mask="FFFF" type="IO" description="Mailbox 17 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 17" target="EMU" />
<register name="CAN_MB17_DATA1"     group="Mailbox Registers" read-address="0xFFC02E24" write-address="0xFFC02E24" mask="FFFF" type="IO" description="Mailbox 17 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB17_DATA2"     group="Mailbox Registers" read-address="0xFFC02E28" write-address="0xFFC02E28" mask="FFFF" type="IO" description="Mailbox 17 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB17_DATA3"     group="Mailbox Registers" read-address="0xFFC02E2C" write-address="0xFFC02E2C" mask="FFFF" type="IO" description="Mailbox 17 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB17_LENGTH"    group="Mailbox Registers" read-address="0xFFC02E30" write-address="0xFFC02E30" mask="FFFF" type="IO" description="Mailbox 17 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB17_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02E34" write-address="0xFFC02E34" mask="FFFF" type="IO" description="Mailbox 17 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB17_ID0"       group="Mailbox Registers" read-address="0xFFC02E38" write-address="0xFFC02E38" mask="FFFF" type="IO" description="Mailbox 17 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB17_ID1"       group="Mailbox Registers" read-address="0xFFC02E3C" write-address="0xFFC02E3C" mask="FFFF" type="IO" description="Mailbox 17 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB18_DATA0"     group="Mailbox Registers" read-address="0xFFC02E40" write-address="0xFFC02E40" mask="FFFF" type="IO" description="Mailbox 18 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 18" target="EMU" />
<register name="CAN_MB18_DATA1"     group="Mailbox Registers" read-address="0xFFC02E44" write-address="0xFFC02E44" mask="FFFF" type="IO" description="Mailbox 18 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB18_DATA2"     group="Mailbox Registers" read-address="0xFFC02E48" write-address="0xFFC02E48" mask="FFFF" type="IO" description="Mailbox 18 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB18_DATA3"     group="Mailbox Registers" read-address="0xFFC02E4C" write-address="0xFFC02E4C" mask="FFFF" type="IO" description="Mailbox 18 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB18_LENGTH"    group="Mailbox Registers" read-address="0xFFC02E50" write-address="0xFFC02E50" mask="FFFF" type="IO" description="Mailbox 18 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB18_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02E54" write-address="0xFFC02E54" mask="FFFF" type="IO" description="Mailbox 18 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB18_ID0"       group="Mailbox Registers" read-address="0xFFC02E58" write-address="0xFFC02E58" mask="FFFF" type="IO" description="Mailbox 18 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB18_ID1"       group="Mailbox Registers" read-address="0xFFC02E5C" write-address="0xFFC02E5C" mask="FFFF" type="IO" description="Mailbox 18 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB19_DATA0"     group="Mailbox Registers" read-address="0xFFC02E60" write-address="0xFFC02E60" mask="FFFF" type="IO" description="Mailbox 19 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 19" target="EMU" />
<register name="CAN_MB19_DATA1"     group="Mailbox Registers" read-address="0xFFC02E64" write-address="0xFFC02E64" mask="FFFF" type="IO" description="Mailbox 19 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB19_DATA2"     group="Mailbox Registers" read-address="0xFFC02E68" write-address="0xFFC02E68" mask="FFFF" type="IO" description="Mailbox 19 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB19_DATA3"     group="Mailbox Registers" read-address="0xFFC02E6C" write-address="0xFFC02E6C" mask="FFFF" type="IO" description="Mailbox 19 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB19_LENGTH"    group="Mailbox Registers" read-address="0xFFC02E70" write-address="0xFFC02E70" mask="FFFF" type="IO" description="Mailbox 19 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB19_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02E74" write-address="0xFFC02E74" mask="FFFF" type="IO" description="Mailbox 19 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB19_ID0"       group="Mailbox Registers" read-address="0xFFC02E78" write-address="0xFFC02E78" mask="FFFF" type="IO" description="Mailbox 19 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB19_ID1"       group="Mailbox Registers" read-address="0xFFC02E7C" write-address="0xFFC02E7C" mask="FFFF" type="IO" description="Mailbox 19 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB20_DATA0"     group="Mailbox Registers" read-address="0xFFC02E80" write-address="0xFFC02E80" mask="FFFF" type="IO" description="Mailbox 20 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 20" target="EMU" />
<register name="CAN_MB20_DATA1"     group="Mailbox Registers" read-address="0xFFC02E84" write-address="0xFFC02E84" mask="FFFF" type="IO" description="Mailbox 20 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB20_DATA2"     group="Mailbox Registers" read-address="0xFFC02E88" write-address="0xFFC02E88" mask="FFFF" type="IO" description="Mailbox 20 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB20_DATA3"     group="Mailbox Registers" read-address="0xFFC02E8C" write-address="0xFFC02E8C" mask="FFFF" type="IO" description="Mailbox 20 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB20_LENGTH"    group="Mailbox Registers" read-address="0xFFC02E90" write-address="0xFFC02E90" mask="FFFF" type="IO" description="Mailbox 20 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB20_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02E94" write-address="0xFFC02E94" mask="FFFF" type="IO" description="Mailbox 20 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB20_ID0"       group="Mailbox Registers" read-address="0xFFC02E98" write-address="0xFFC02E98" mask="FFFF" type="IO" description="Mailbox 20 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB20_ID1"       group="Mailbox Registers" read-address="0xFFC02E9C" write-address="0xFFC02E9C" mask="FFFF" type="IO" description="Mailbox 20 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB21_DATA0"     group="Mailbox Registers" read-address="0xFFC02EA0" write-address="0xFFC02EA0" mask="FFFF" type="IO" description="Mailbox 21 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 21" target="EMU" />
<register name="CAN_MB21_DATA1"     group="Mailbox Registers" read-address="0xFFC02EA4" write-address="0xFFC02EA4" mask="FFFF" type="IO" description="Mailbox 21 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB21_DATA2"     group="Mailbox Registers" read-address="0xFFC02EA8" write-address="0xFFC02EA8" mask="FFFF" type="IO" description="Mailbox 21 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB21_DATA3"     group="Mailbox Registers" read-address="0xFFC02EAC" write-address="0xFFC02EAC" mask="FFFF" type="IO" description="Mailbox 21 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB21_LENGTH"    group="Mailbox Registers" read-address="0xFFC02EB0" write-address="0xFFC02EB0" mask="FFFF" type="IO" description="Mailbox 21 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB21_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02EB4" write-address="0xFFC02EB4" mask="FFFF" type="IO" description="Mailbox 21 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB21_ID0"       group="Mailbox Registers" read-address="0xFFC02EB8" write-address="0xFFC02EB8" mask="FFFF" type="IO" description="Mailbox 21 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB21_ID1"       group="Mailbox Registers" read-address="0xFFC02EBC" write-address="0xFFC02EBC" mask="FFFF" type="IO" description="Mailbox 21 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB22_DATA0"     group="Mailbox Registers" read-address="0xFFC02EC0" write-address="0xFFC02EC0" mask="FFFF" type="IO" description="Mailbox 22 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 22" target="EMU" />
<register name="CAN_MB22_DATA1"     group="Mailbox Registers" read-address="0xFFC02EC4" write-address="0xFFC02EC4" mask="FFFF" type="IO" description="Mailbox 22 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB22_DATA2"     group="Mailbox Registers" read-address="0xFFC02EC8" write-address="0xFFC02EC8" mask="FFFF" type="IO" description="Mailbox 22 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB22_DATA3"     group="Mailbox Registers" read-address="0xFFC02ECC" write-address="0xFFC02ECC" mask="FFFF" type="IO" description="Mailbox 22 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB22_LENGTH"    group="Mailbox Registers" read-address="0xFFC02ED0" write-address="0xFFC02ED0" mask="FFFF" type="IO" description="Mailbox 22 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB22_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02ED4" write-address="0xFFC02ED4" mask="FFFF" type="IO" description="Mailbox 22 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB22_ID0"       group="Mailbox Registers" read-address="0xFFC02ED8" write-address="0xFFC02ED8" mask="FFFF" type="IO" description="Mailbox 22 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB22_ID1"       group="Mailbox Registers" read-address="0xFFC02EDC" write-address="0xFFC02EDC" mask="FFFF" type="IO" description="Mailbox 22 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB23_DATA0"     group="Mailbox Registers" read-address="0xFFC02EE0" write-address="0xFFC02EE0" mask="FFFF" type="IO" description="Mailbox 23 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 23" target="EMU" />
<register name="CAN_MB23_DATA1"     group="Mailbox Registers" read-address="0xFFC02EE4" write-address="0xFFC02EE4" mask="FFFF" type="IO" description="Mailbox 23 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB23_DATA2"     group="Mailbox Registers" read-address="0xFFC02EE8" write-address="0xFFC02EE8" mask="FFFF" type="IO" description="Mailbox 23 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB23_DATA3"     group="Mailbox Registers" read-address="0xFFC02EEC" write-address="0xFFC02EEC" mask="FFFF" type="IO" description="Mailbox 23 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB23_LENGTH"    group="Mailbox Registers" read-address="0xFFC02EF0" write-address="0xFFC02EF0" mask="FFFF" type="IO" description="Mailbox 23 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB23_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02EF4" write-address="0xFFC02EF4" mask="FFFF" type="IO" description="Mailbox 23 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB23_ID0"       group="Mailbox Registers" read-address="0xFFC02EF8" write-address="0xFFC02EF8" mask="FFFF" type="IO" description="Mailbox 23 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB23_ID1"       group="Mailbox Registers" read-address="0xFFC02EFC" write-address="0xFFC02EFC" mask="FFFF" type="IO" description="Mailbox 23 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB24_DATA0"     group="Mailbox Registers" read-address="0xFFC02F00" write-address="0xFFC02F00" mask="FFFF" type="IO" description="Mailbox 24 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 24" target="EMU" />
<register name="CAN_MB24_DATA1"     group="Mailbox Registers" read-address="0xFFC02F04" write-address="0xFFC02F04" mask="FFFF" type="IO" description="Mailbox 24 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB24_DATA2"     group="Mailbox Registers" read-address="0xFFC02F08" write-address="0xFFC02F08" mask="FFFF" type="IO" description="Mailbox 24 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB24_DATA3"     group="Mailbox Registers" read-address="0xFFC02F0C" write-address="0xFFC02F0C" mask="FFFF" type="IO" description="Mailbox 24 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB24_LENGTH"    group="Mailbox Registers" read-address="0xFFC02F10" write-address="0xFFC02F10" mask="FFFF" type="IO" description="Mailbox 24 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB24_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02F14" write-address="0xFFC02F14" mask="FFFF" type="IO" description="Mailbox 24 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB24_ID0"       group="Mailbox Registers" read-address="0xFFC02F18" write-address="0xFFC02F18" mask="FFFF" type="IO" description="Mailbox 24 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB24_ID1"       group="Mailbox Registers" read-address="0xFFC02F1C" write-address="0xFFC02F1C" mask="FFFF" type="IO" description="Mailbox 24 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB25_DATA0"     group="Mailbox Registers" read-address="0xFFC02F20" write-address="0xFFC02F20" mask="FFFF" type="IO" description="Mailbox 25 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 25" target="EMU" />
<register name="CAN_MB25_DATA1"     group="Mailbox Registers" read-address="0xFFC02F24" write-address="0xFFC02F24" mask="FFFF" type="IO" description="Mailbox 25 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB25_DATA2"     group="Mailbox Registers" read-address="0xFFC02F28" write-address="0xFFC02F28" mask="FFFF" type="IO" description="Mailbox 25 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB25_DATA3"     group="Mailbox Registers" read-address="0xFFC02F2C" write-address="0xFFC02F2C" mask="FFFF" type="IO" description="Mailbox 25 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB25_LENGTH"    group="Mailbox Registers" read-address="0xFFC02F30" write-address="0xFFC02F30" mask="FFFF" type="IO" description="Mailbox 25 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB25_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02F34" write-address="0xFFC02F34" mask="FFFF" type="IO" description="Mailbox 25 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB25_ID0"       group="Mailbox Registers" read-address="0xFFC02F38" write-address="0xFFC02F38" mask="FFFF" type="IO" description="Mailbox 25 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB25_ID1"       group="Mailbox Registers" read-address="0xFFC02F3C" write-address="0xFFC02F3C" mask="FFFF" type="IO" description="Mailbox 25 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB26_DATA0"     group="Mailbox Registers" read-address="0xFFC02F40" write-address="0xFFC02F40" mask="FFFF" type="IO" description="Mailbox 26 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 26" target="EMU" />
<register name="CAN_MB26_DATA1"     group="Mailbox Registers" read-address="0xFFC02F44" write-address="0xFFC02F44" mask="FFFF" type="IO" description="Mailbox 26 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB26_DATA2"     group="Mailbox Registers" read-address="0xFFC02F48" write-address="0xFFC02F48" mask="FFFF" type="IO" description="Mailbox 26 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB26_DATA3"     group="Mailbox Registers" read-address="0xFFC02F4C" write-address="0xFFC02F4C" mask="FFFF" type="IO" description="Mailbox 26 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB26_LENGTH"    group="Mailbox Registers" read-address="0xFFC02F50" write-address="0xFFC02F50" mask="FFFF" type="IO" description="Mailbox 26 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB26_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02F54" write-address="0xFFC02F54" mask="FFFF" type="IO" description="Mailbox 26 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB26_ID0"       group="Mailbox Registers" read-address="0xFFC02F58" write-address="0xFFC02F58" mask="FFFF" type="IO" description="Mailbox 26 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB26_ID1"       group="Mailbox Registers" read-address="0xFFC02F5C" write-address="0xFFC02F5C" mask="FFFF" type="IO" description="Mailbox 26 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB27_DATA0"     group="Mailbox Registers" read-address="0xFFC02F60" write-address="0xFFC02F60" mask="FFFF" type="IO" description="Mailbox 27 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 27" target="EMU" />
<register name="CAN_MB27_DATA1"     group="Mailbox Registers" read-address="0xFFC02F64" write-address="0xFFC02F64" mask="FFFF" type="IO" description="Mailbox 27 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB27_DATA2"     group="Mailbox Registers" read-address="0xFFC02F68" write-address="0xFFC02F68" mask="FFFF" type="IO" description="Mailbox 27 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB27_DATA3"     group="Mailbox Registers" read-address="0xFFC02F6C" write-address="0xFFC02F6C" mask="FFFF" type="IO" description="Mailbox 27 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB27_LENGTH"    group="Mailbox Registers" read-address="0xFFC02F70" write-address="0xFFC02F70" mask="FFFF" type="IO" description="Mailbox 27 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB27_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02F74" write-address="0xFFC02F74" mask="FFFF" type="IO" description="Mailbox 27 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB27_ID0"       group="Mailbox Registers" read-address="0xFFC02F78" write-address="0xFFC02F78" mask="FFFF" type="IO" description="Mailbox 27 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB27_ID1"       group="Mailbox Registers" read-address="0xFFC02F7C" write-address="0xFFC02F7C" mask="FFFF" type="IO" description="Mailbox 27 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB28_DATA0"     group="Mailbox Registers" read-address="0xFFC02F80" write-address="0xFFC02F80" mask="FFFF" type="IO" description="Mailbox 28 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 28" target="EMU" />
<register name="CAN_MB28_DATA1"     group="Mailbox Registers" read-address="0xFFC02F84" write-address="0xFFC02F84" mask="FFFF" type="IO" description="Mailbox 28 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB28_DATA2"     group="Mailbox Registers" read-address="0xFFC02F88" write-address="0xFFC02F88" mask="FFFF" type="IO" description="Mailbox 28 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB28_DATA3"     group="Mailbox Registers" read-address="0xFFC02F8C" write-address="0xFFC02F8C" mask="FFFF" type="IO" description="Mailbox 28 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB28_LENGTH"    group="Mailbox Registers" read-address="0xFFC02F90" write-address="0xFFC02F90" mask="FFFF" type="IO" description="Mailbox 28 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB28_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02F94" write-address="0xFFC02F94" mask="FFFF" type="IO" description="Mailbox 28 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB28_ID0"       group="Mailbox Registers" read-address="0xFFC02F98" write-address="0xFFC02F98" mask="FFFF" type="IO" description="Mailbox 28 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB28_ID1"       group="Mailbox Registers" read-address="0xFFC02F9C" write-address="0xFFC02F9C" mask="FFFF" type="IO" description="Mailbox 28 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB29_DATA0"     group="Mailbox Registers" read-address="0xFFC02FA0" write-address="0xFFC02FA0" mask="FFFF" type="IO" description="Mailbox 29 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 29" target="EMU" />
<register name="CAN_MB29_DATA1"     group="Mailbox Registers" read-address="0xFFC02FA4" write-address="0xFFC02FA4" mask="FFFF" type="IO" description="Mailbox 29 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB29_DATA2"     group="Mailbox Registers" read-address="0xFFC02FA8" write-address="0xFFC02FA8" mask="FFFF" type="IO" description="Mailbox 29 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB29_DATA3"     group="Mailbox Registers" read-address="0xFFC02FAC" write-address="0xFFC02FAC" mask="FFFF" type="IO" description="Mailbox 29 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB29_LENGTH"    group="Mailbox Registers" read-address="0xFFC02FB0" write-address="0xFFC02FB0" mask="FFFF" type="IO" description="Mailbox 29 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB29_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02FB4" write-address="0xFFC02FB4" mask="FFFF" type="IO" description="Mailbox 29 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB29_ID0"       group="Mailbox Registers" read-address="0xFFC02FB8" write-address="0xFFC02FB8" mask="FFFF" type="IO" description="Mailbox 29 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB29_ID1"       group="Mailbox Registers" read-address="0xFFC02FBC" write-address="0xFFC02FBC" mask="FFFF" type="IO" description="Mailbox 29 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB30_DATA0"     group="Mailbox Registers" read-address="0xFFC02FC0" write-address="0xFFC02FC0" mask="FFFF" type="IO" description="Mailbox 30 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 30" target="EMU" />
<register name="CAN_MB30_DATA1"     group="Mailbox Registers" read-address="0xFFC02FC4" write-address="0xFFC02FC4" mask="FFFF" type="IO" description="Mailbox 30 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB30_DATA2"     group="Mailbox Registers" read-address="0xFFC02FC8" write-address="0xFFC02FC8" mask="FFFF" type="IO" description="Mailbox 30 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB30_DATA3"     group="Mailbox Registers" read-address="0xFFC02FCC" write-address="0xFFC02FCC" mask="FFFF" type="IO" description="Mailbox 30 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB30_LENGTH"    group="Mailbox Registers" read-address="0xFFC02FD0" write-address="0xFFC02FD0" mask="FFFF" type="IO" description="Mailbox 30 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB30_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02FD4" write-address="0xFFC02FD4" mask="FFFF" type="IO" description="Mailbox 30 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB30_ID0"       group="Mailbox Registers" read-address="0xFFC02FD8" write-address="0xFFC02FD8" mask="FFFF" type="IO" description="Mailbox 30 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB30_ID1"       group="Mailbox Registers" read-address="0xFFC02FDC" write-address="0xFFC02FDC" mask="FFFF" type="IO" description="Mailbox 30 Identifier High Register" bit-size="16" target="EMU" />

<register name="CAN_MB31_DATA0"     group="Mailbox Registers" read-address="0xFFC02FE0" write-address="0xFFC02FE0" mask="FFFF" type="IO" description="Mailbox 31 Data Word 0 [15:0] Register" bit-size="16" def-comment="Mailbox Registers 31" target="EMU" />
<register name="CAN_MB31_DATA1"     group="Mailbox Registers" read-address="0xFFC02FE4" write-address="0xFFC02FE4" mask="FFFF" type="IO" description="Mailbox 31 Data Word 1 [31:16] Register" bit-size="16" target="EMU" />
<register name="CAN_MB31_DATA2"     group="Mailbox Registers" read-address="0xFFC02FE8" write-address="0xFFC02FE8" mask="FFFF" type="IO" description="Mailbox 31 Data Word 2 [47:32] Register" bit-size="16" target="EMU" />
<register name="CAN_MB31_DATA3"     group="Mailbox Registers" read-address="0xFFC02FEC" write-address="0xFFC02FEC" mask="FFFF" type="IO" description="Mailbox 31 Data Word 3 [63:48] Register" bit-size="16" target="EMU" />
<register name="CAN_MB31_LENGTH"    group="Mailbox Registers" read-address="0xFFC02FF0" write-address="0xFFC02FF0" mask="FFFF" type="IO" description="Mailbox 31 Data Length Code Register" bit-size="16" target="EMU" />
<register name="CAN_MB31_TIMESTAMP" group="Mailbox Registers" read-address="0xFFC02FF4" write-address="0xFFC02FF4" mask="FFFF" type="IO" description="Mailbox 31 Time Stamp Value Register" bit-size="16" target="EMU" />
<register name="CAN_MB31_ID0"       group="Mailbox Registers" read-address="0xFFC02FF8" write-address="0xFFC02FF8" mask="FFFF" type="IO" description="Mailbox 31 Identifier Low Register" bit-size="16" target="EMU" />
<register name="CAN_MB31_ID1"       group="Mailbox Registers" read-address="0xFFC02FFC" write-address="0xFFC02FFC" mask="FFFF" type="IO" description="Mailbox 31 Identifier High Register" bit-size="16" target="EMU" />

	<!--***********************-->
	<!-- Pin Control Registers -->
	<!--***********************-->
<register name="PORTF_FER" group="Pin Control" read-address="0xFFC03200" write-address="0xFFC03200" mask="FFFF" type="IO" description="Port F Function Enable Register (Alternate/Flag*)" bit-size="16" def-comment="Pin Control Registers (0xFFC03200 - 0xFFC032FF)" target="EMU" />
<register name="PORTG_FER" group="Pin Control" read-address="0xFFC03204" write-address="0xFFC03204" mask="FFFF" type="IO" description="Port G Function Enable Register (Alternate/Flag*)" bit-size="16" target="EMU" />
<register name="PORTH_FER" group="Pin Control" read-address="0xFFC03208" write-address="0xFFC03208" mask="FFFF" type="IO" description="Port H Function Enable Register (Alternate/Flag*)" bit-size="16" target="EMU" />
<register name="PORT_MUX"  group="Pin Control" read-address="0xFFC0320C" write-address="0xFFC0320C" mask="FFFF" type="IO" description="Port Multiplexer Control Register" bit-size="16" target="EMU" />

	<!--**************************-->
	<!-- Handshake MDMA Registers -->
	<!--**************************-->
<register name="HMDMA0_CONTROL"    group="Handshake MDMA" read-address="0xFFC03300" write-address="0xFFC03300" mask="FFFF" type="IO" description="Handshake MDMA0 Control Register" def-comment="Handshake MDMA Registers (0xFFC03300 - 0xFFC033FF)" bit-size="16" target="EMU" />
<register name="HMDMA0_ECINIT"     group="Handshake MDMA" read-address="0xFFC03304" write-address="0xFFC03304" mask="FFFF" type="IO" description="HMDMA0 Initial Edge Count Register" bit-size="16" target="EMU" />
<register name="HMDMA0_BCINIT"     group="Handshake MDMA" read-address="0xFFC03308" write-address="0xFFC03308" mask="FFFF" type="IO" description="HMDMA0 Initial Block Count Register" bit-size="16" target="EMU" />
<register name="HMDMA0_ECURGENT"   group="Handshake MDMA" read-address="0xFFC0330C" write-address="0xFFC0330C" mask="FFFF" type="IO" description="HMDMA0 Urgent Edge Count Threshhold Register" bit-size="16" target="EMU" />
<register name="HMDMA0_ECOVERFLOW" group="Handshake MDMA" read-address="0xFFC03310" write-address="0xFFC03310" mask="FFFF" type="IO" description="HMDMA0 Edge Count Overflow Interrupt Register" bit-size="16" target="EMU" />
<register name="HMDMA0_ECOUNT"     group="Handshake MDMA" read-address="0xFFC03314" write-address="0xFFC03314" mask="FFFF" type="IO" description="HMDMA0 Current Edge Count Register" bit-size="16" target="EMU" />
<register name="HMDMA0_BCOUNT"     group="Handshake MDMA" read-address="0xFFC03318" write-address="0xFFC03318" mask="FFFF" type="IO" description="HMDMA0 Current Block Count Register" bit-size="16" target="EMU" />

<register name="HMDMA1_CONTROL"    group="Handshake MDMA" read-address="0xFFC03340" write-address="0xFFC03340" mask="FFFF" type="IO" description="Handshake MDMA1 Control Register" bit-size="16" target="EMU" />
<register name="HMDMA1_ECINIT"     group="Handshake MDMA" read-address="0xFFC03344" write-address="0xFFC03344" mask="FFFF" type="IO" description="HMDMA1 Initial Edge Count Register" bit-size="16" target="EMU" />
<register name="HMDMA1_BCINIT"     group="Handshake MDMA" read-address="0xFFC03348" write-address="0xFFC03348" mask="FFFF" type="IO" description="HMDMA1 Initial Block Count Register" bit-size="16" target="EMU" />
<register name="HMDMA1_ECURGENT"   group="Handshake MDMA" read-address="0xFFC0334C" write-address="0xFFC0334C" mask="FFFF" type="IO" description="HMDMA1 Urgent Edge Count Threshhold Register" bit-size="16" target="EMU" />
<register name="HMDMA1_ECOVERFLOW" group="Handshake MDMA" read-address="0xFFC03350" write-address="0xFFC03350" mask="FFFF" type="IO" description="HMDMA1 Edge Count Overflow Interrupt Register" bit-size="16" target="EMU" />
<register name="HMDMA1_ECOUNT"     group="Handshake MDMA" read-address="0xFFC03354" write-address="0xFFC03354" mask="FFFF" type="IO" description="HMDMA1 Current Edge Count Register" bit-size="16" target="EMU" />
<register name="HMDMA1_BCOUNT"     group="Handshake MDMA" read-address="0xFFC03358" write-address="0xFFC03358" mask="FFFF" type="IO" description="HMDMA1 Current Block Count Register" bit-size="16" target="EMU" />

	<!--*****************************************************************************-->
	<!--***** From here below corresponds to the def_LPBlackfin.h common header *****-->
	<!--*****************************************************************************-->

<register name="SRAM_BASE_ADDR" group="L1 Data Memory Registers" read-address="0xFFE00000" write-address="0xFFE00000" mask="FFFFFFFF" type="IO" description="SRAM Base Address (Read Only)" bit-size="32" cdef-type="ADDR" def-comment="Data Cache &amp; SRAM Memory (0xFFE00000 - 0xFFE00404)"/>
<register name="DMEM_CONTROL" group="L1 Data Memory Registers" read-address="0xFFE00004" write-address="0xFFE00004" mask="FFFFFFFF" type="IO" description="Data memory control" bit-size="32"/>
	<register name="PORT_PREF1" parent="DMEM_CONTROL" bit-position="13" bit-size="1"/>
	<register name="PORT_PREF0" parent="DMEM_CONTROL" bit-position="12" bit-size="1"/>
	<register name="DCBS"       parent="DMEM_CONTROL" bit-position="4"  bit-size="1"/>
	<register name="DMC"        parent="DMEM_CONTROL" bit-position="2"  bit-size="2"/>
	<register name="ENDCPLB"    parent="DMEM_CONTROL" bit-position="1"  bit-size="1"/>
	<register name="ENDM"       parent="DMEM_CONTROL" bit-position="0"  bit-size="1"/>
<register name="DCPLB_STATUS" group="Data Cache Programmable Look-Aside Buffer Fault Address" read-address="0xFFE00008" write-address="0xFFE00008" mask="FFFFFFFF" type="IO" description="L1 Data Memory Controller Register" bit-size="32"/>
	<register name="DATA_FAULT"          parent="DCPLB_STATUS" bit-position="0"  type=""  description="child register" bit-size="16"/>
	<register name="FAULT_RW"            parent="DCPLB_STATUS" bit-position="16" bit-size="1"/>
	<register name="DATA_FAULT_USERSUPV" parent="DCPLB_STATUS" bit-position="17" bit-size="1"/>
	<register name="FAULT_DAG"           parent="DCPLB_STATUS" bit-position="18" bit-size="1"/>
	<register name="DATA_FAULT_ILLADDR"  parent="DCPLB_STATUS" bit-position="19" bit-size="1"/>
<register name="DCPLB_FAULT_ADDR" group="L1 Data Memory Registers" read-address="0xFFE0000C" write-address="0xFFE0000C" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR0" group="L1 Data Memory Registers" read-address="0xFFE00100" write-address="0xFFE00100" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 0" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR1" group="L1 Data Memory Registers" read-address="0xFFE00104" write-address="0xFFE00104" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 1" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR2" group="L1 Data Memory Registers" read-address="0xFFE00108" write-address="0xFFE00108" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 2" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR3" group="L1 Data Memory Registers" read-address="0xFFE0010C" write-address="0xFFE0010C" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 3" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR4" group="L1 Data Memory Registers" read-address="0xFFE00110" write-address="0xFFE00110" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 4" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR5" group="L1 Data Memory Registers" read-address="0xFFE00114" write-address="0xFFE00114" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 5" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR6" group="L1 Data Memory Registers" read-address="0xFFE00118" write-address="0xFFE00118" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 6" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR7" group="L1 Data Memory Registers" read-address="0xFFE0011C" write-address="0xFFE0011C" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 7" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR8" group="L1 Data Memory Registers" read-address="0xFFE00120" write-address="0xFFE00120" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 8" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR9" group="L1 Data Memory Registers" read-address="0xFFE00124" write-address="0xFFE00124" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 9" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR10" group="L1 Data Memory Registers" read-address="0xFFE00128" write-address="0xFFE00128" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 10" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR11" group="L1 Data Memory Registers" read-address="0xFFE0012C" write-address="0xFFE0012C" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 11" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR12" group="L1 Data Memory Registers" read-address="0xFFE00130" write-address="0xFFE00130" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 12" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR13" group="L1 Data Memory Registers" read-address="0xFFE00134" write-address="0xFFE00134" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 13" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR14" group="L1 Data Memory Registers" read-address="0xFFE00138" write-address="0xFFE00138" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 14" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR15" group="L1 Data Memory Registers" read-address="0xFFE0013C" write-address="0xFFE0013C" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 15" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_DATA0" group="L1 Data Memory Registers" read-address="0xFFE00200" write-address="0xFFE00200" mask="FFFFFFFF" type="IO" description="Data Cache 0 Status" bit-size="32"/>
<register name="DCPLB_DATA1" group="L1 Data Memory Registers" read-address="0xFFE00204" write-address="0xFFE00204" mask="FFFFFFFF" type="IO" description="Data Cache 1 Status" bit-size="32"/>
<register name="DCPLB_DATA2" group="L1 Data Memory Registers" read-address="0xFFE00208" write-address="0xFFE00208" mask="FFFFFFFF" type="IO" description="Data Cache 2 Status" bit-size="32"/>
<register name="DCPLB_DATA3" group="L1 Data Memory Registers" read-address="0xFFE0020C" write-address="0xFFE0020C" mask="FFFFFFFF" type="IO" description="Data Cache 3 Status" bit-size="32"/>
<register name="DCPLB_DATA4" group="L1 Data Memory Registers" read-address="0xFFE00210" write-address="0xFFE00210" mask="FFFFFFFF" type="IO" description="Data Cache 4 Status" bit-size="32"/>
<register name="DCPLB_DATA5" group="L1 Data Memory Registers" read-address="0xFFE00214" write-address="0xFFE00214" mask="FFFFFFFF" type="IO" description="Data Cache 5 Status" bit-size="32"/>
<register name="DCPLB_DATA6" group="L1 Data Memory Registers" read-address="0xFFE00218" write-address="0xFFE00218" mask="FFFFFFFF" type="IO" description="Data Cache 6 Status" bit-size="32"/>
<register name="DCPLB_DATA7" group="L1 Data Memory Registers" read-address="0xFFE0021C" write-address="0xFFE0021C" mask="FFFFFFFF" type="IO" description="Data Cache 7 Status" bit-size="32"/>
<register name="DCPLB_DATA8" group="L1 Data Memory Registers" read-address="0xFFE00220" write-address="0xFFE00220" mask="FFFFFFFF" type="IO" description="Data Cache 8 Status" bit-size="32"/>
<register name="DCPLB_DATA9" group="L1 Data Memory Registers" read-address="0xFFE00224" write-address="0xFFE00224" mask="FFFFFFFF" type="IO" description="Data Cache 9 Status" bit-size="32"/>
<register name="DCPLB_DATA10" group="L1 Data Memory Registers" read-address="0xFFE00228" write-address="0xFFE00228" mask="FFFFFFFF" type="IO" description="Data Cache 10 Status" bit-size="32"/>
<register name="DCPLB_DATA11" group="L1 Data Memory Registers" read-address="0xFFE0022C" write-address="0xFFE0022C" mask="FFFFFFFF" type="IO" description="Data Cache 11 Status" bit-size="32"/>
<register name="DCPLB_DATA12" group="L1 Data Memory Registers" read-address="0xFFE00230" write-address="0xFFE00230" mask="FFFFFFFF" type="IO" description="Data Cache 12 Status" bit-size="32"/>
<register name="DCPLB_DATA13" group="L1 Data Memory Registers" read-address="0xFFE00234" write-address="0xFFE00234" mask="FFFFFFFF" type="IO" description="Data Cache 13 Status" bit-size="32"/>
<register name="DCPLB_DATA14" group="L1 Data Memory Registers" read-address="0xFFE00238" write-address="0xFFE00238" mask="FFFFFFFF" type="IO" description="Data Cache 14 Status" bit-size="32"/>
<register name="DCPLB_DATA15" group="L1 Data Memory Registers" read-address="0xFFE0023C" write-address="0xFFE0023C" mask="FFFFFFFF" type="IO" description="Data Cache 15 Status" bit-size="32"/>
<register name="DTEST_COMMAND" group="L1 Data Memory Registers" read-address="0xFFE00300" write-address="0xFFE00300" mask="FFFFFFFF" type="IO" description="Data Test Command Register" bit-size="32"/>
<register name="DTEST_DATA0" group="L1 Data Memory Registers" read-address="0xFFE00400" write-address="0xFFE00400" mask="FFFFFFFF" type="IO" description="Data Test Data Register" bit-size="32"/>
<register name="DTEST_DATA1" group="L1 Data Memory Registers" read-address="0xFFE00404" write-address="0xFFE00404" mask="FFFFFFFF" type="IO" description="Data Test Data Register" bit-size="32"/>

<register name="IMEM_CONTROL" group="L1 Code Memory Registers" read-address="0xFFE01004" write-address="0xFFE01004" mask="FFFFFFFF" type="IO" description="Instruction Memory Control" bit-size="32" def-comment="Instruction Cache &amp; SRAM Memory (0xFFE01004 - 0xFFE01404)"/>
	<register name="LRUPRIORST" parent="IMEM_CONTROL" bit-position="13" bit-size="1"/>
	<register name="ILOC"       parent="IMEM_CONTROL" bit-position="3"  bit-size="4"/>
	<register name="IMC"        parent="IMEM_CONTROL" bit-position="2"  bit-size="1"/>
	<register name="ENICPLB"    parent="IMEM_CONTROL" bit-position="1"  bit-size="1"/>
<register name="ICPLB_STATUS" group="L1 Code Memory Registers" read-address="0xFFE01008" write-address="0xFFE01008" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
	<register name="CODE_FAULT"          parent="ICPLB_STATUS" bit-position="0"  bit-size="16"/>
	<register name="CODE_FAULT_USERSUPV" parent="ICPLB_STATUS" bit-position="17" bit-size="1"/>
	<register name="CODE_FAULT_ILLADDR"  parent="ICPLB_STATUS" bit-position="19" bit-size="1"/>
<register name="ICPLB_FAULT_ADDR" group="L1 Code Memory Registers" read-address="0xFFE0100C" write-address="0xFFE0100C" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR0" group="L1 Code Memory Registers" read-address="0xFFE01100" write-address="0xFFE01100" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 0" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR1" group="L1 Code Memory Registers" read-address="0xFFE01104" write-address="0xFFE01104" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 1" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR2" group="L1 Code Memory Registers" read-address="0xFFE01108" write-address="0xFFE01108" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 2" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR3" group="L1 Code Memory Registers" read-address="0xFFE0110C" write-address="0xFFE0110C" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 3" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR4" group="L1 Code Memory Registers" read-address="0xFFE01110" write-address="0xFFE01110" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 4" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR5" group="L1 Code Memory Registers" read-address="0xFFE01114" write-address="0xFFE01114" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 5" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR6" group="L1 Code Memory Registers" read-address="0xFFE01118" write-address="0xFFE01118" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 6" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR7" group="L1 Code Memory Registers" read-address="0xFFE0111C" write-address="0xFFE0111C" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 7" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR8" group="L1 Code Memory Registers" read-address="0xFFE01120" write-address="0xFFE01120" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 8" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR9" group="L1 Code Memory Registers" read-address="0xFFE01124" write-address="0xFFE01124" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 9" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR10" group="L1 Code Memory Registers" read-address="0xFFE01128" write-address="0xFFE01128" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 10" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR11" group="L1 Code Memory Registers" read-address="0xFFE0112C" write-address="0xFFE0112C" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 11" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR12" group="L1 Code Memory Registers" read-address="0xFFE01130" write-address="0xFFE01130" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 12" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR13" group="L1 Code Memory Registers" read-address="0xFFE01134" write-address="0xFFE01134" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 13" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR14" group="L1 Code Memory Registers" read-address="0xFFE01138" write-address="0xFFE01138" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 14" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR15" group="L1 Code Memory Registers" read-address="0xFFE0113C" write-address="0xFFE0113C" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 15" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_DATA0" group="L1 Code Memory Registers" read-address="0xFFE01200" write-address="0xFFE01200" mask="FFFFFFFF" type="IO" description="Instruction Cache 0 Status" bit-size="32"/>
<register name="ICPLB_DATA1" group="L1 Code Memory Registers" read-address="0xFFE01204" write-address="0xFFE01204" mask="FFFFFFFF" type="IO" description="Instruction Cache 1 Status" bit-size="32"/>
<register name="ICPLB_DATA2" group="L1 Code Memory Registers" read-address="0xFFE01208" write-address="0xFFE01208" mask="FFFFFFFF" type="IO" description="Instruction Cache 2 Status" bit-size="32"/>
<register name="ICPLB_DATA3" group="L1 Code Memory Registers" read-address="0xFFE0120C" write-address="0xFFE0120C" mask="FFFFFFFF" type="IO" description="Instruction Cache 3 Status" bit-size="32"/>
<register name="ICPLB_DATA4" group="L1 Code Memory Registers" read-address="0xFFE01210" write-address="0xFFE01210" mask="FFFFFFFF" type="IO" description="Instruction Cache 4 Status" bit-size="32"/>
<register name="ICPLB_DATA5" group="L1 Code Memory Registers" read-address="0xFFE01214" write-address="0xFFE01214" mask="FFFFFFFF" type="IO" description="Instruction Cache 5 Status" bit-size="32"/>
<register name="ICPLB_DATA6" group="L1 Code Memory Registers" read-address="0xFFE01218" write-address="0xFFE01218" mask="FFFFFFFF" type="IO" description="Instruction Cache 6 Status" bit-size="32"/>
<register name="ICPLB_DATA7" group="L1 Code Memory Registers" read-address="0xFFE0121C" write-address="0xFFE0121C" mask="FFFFFFFF" type="IO" description="Instruction Cache 7 Status" bit-size="32"/>
<register name="ICPLB_DATA8" group="L1 Code Memory Registers" read-address="0xFFE01220" write-address="0xFFE01220" mask="FFFFFFFF" type="IO" description="Instruction Cache 8 Status" bit-size="32"/>
<register name="ICPLB_DATA9" group="L1 Code Memory Registers" read-address="0xFFE01224" write-address="0xFFE01224" mask="FFFFFFFF" type="IO" description="Instruction Cache 9 Status" bit-size="32"/>
<register name="ICPLB_DATA10" group="L1 Code Memory Registers" read-address="0xFFE01228" write-address="0xFFE01228" mask="FFFFFFFF" type="IO" description="Instruction Cache 10 Status" bit-size="32"/>
<register name="ICPLB_DATA11" group="L1 Code Memory Registers" read-address="0xFFE0122C" write-address="0xFFE0122C" mask="FFFFFFFF" type="IO" description="Instruction Cache 11 Status" bit-size="32"/>
<register name="ICPLB_DATA12" group="L1 Code Memory Registers" read-address="0xFFE01230" write-address="0xFFE01230" mask="FFFFFFFF" type="IO" description="Instruction Cache 12 Status" bit-size="32"/>
<register name="ICPLB_DATA13" group="L1 Code Memory Registers" read-address="0xFFE01234" write-address="0xFFE01234" mask="FFFFFFFF" type="IO" description="Instruction Cache 13 Status" bit-size="32"/>
<register name="ICPLB_DATA14" group="L1 Code Memory Registers" read-address="0xFFE01238" write-address="0xFFE01238" mask="FFFFFFFF" type="IO" description="Instruction Cache 14 Status" bit-size="32"/>
<register name="ICPLB_DATA15" group="L1 Code Memory Registers" read-address="0xFFE0123C" write-address="0xFFE0123C" mask="FFFFFFFF" type="IO" description="Instruction Cache 15 Status" bit-size="32"/>
<register name="ITEST_COMMAND" group="L1 Code Memory Registers" read-address="0xFFE01300" write-address="0xFFE01300" mask="FFFFFFFF" type="IO" description="Instruction Test Command Register" bit-size="32"/>
<register name="ITEST_DATA0" group="L1 Code Memory Registers" read-address="0xFFE01400" write-address="0xFFE01400" mask="FFFFFFFF" type="IO" description="Instruction Test Data Register" bit-size="32"/>
<register name="ITEST_DATA1" group="L1 Code Memory Registers" read-address="0xFFE01404" write-address="0xFFE01404" mask="FFFFFFFF" type="IO" description="Instruction Test Data Register" bit-size="32"/>

<register name="EVT0" group="Event Vectors" read-address="0xFFE02000" write-address="0xFFE02000" mask="FFFFFFFF" type="IO" description="Event Vector 0 ESR Address" bit-size="32" cdef-type="ADDR" def-comment="Event/Interrupt Controller Registers (0xFFE02000 - 0xFFE02110)"/>
<register name="EVT1" group="Event Vectors" read-address="0xFFE02004" write-address="0xFFE02004" mask="FFFFFFFF" type="IO" description="Event Vector 1 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT2" group="Event Vectors" read-address="0xFFE02008" write-address="0xFFE02008" mask="FFFFFFFF" type="IO" description="Event Vector 2 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT3" group="Event Vectors" read-address="0xFFE0200C" write-address="0xFFE0200C" mask="FFFFFFFF" type="IO" description="Event Vector 3 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT4" group="Event Vectors" read-address="0xFFE02010" write-address="0xFFE02010" mask="FFFFFFFF" type="IO" description="Event Vector 4 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT5" group="Event Vectors" read-address="0xFFE02014" write-address="0xFFE02014" mask="FFFFFFFF" type="IO" description="Event Vector 5 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT6" group="Event Vectors" read-address="0xFFE02018" write-address="0xFFE02018" mask="FFFFFFFF" type="IO" description="Event Vector 6 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT7" group="Event Vectors" read-address="0xFFE0201C" write-address="0xFFE0201C" mask="FFFFFFFF" type="IO" description="Event Vector 7 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT8" group="Event Vectors" read-address="0xFFE02020" write-address="0xFFE02020" mask="FFFFFFFF" type="IO" description="Event Vector 8 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT9" group="Event Vectors" read-address="0xFFE02024" write-address="0xFFE02024" mask="FFFFFFFF" type="IO" description="Event Vector 9 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT10" group="Event Vectors" read-address="0xFFE02028" write-address="0xFFE02028" mask="FFFFFFFF" type="IO" description="Event Vector 10 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT11" group="Event Vectors" read-address="0xFFE0202C" write-address="0xFFE0202C" mask="FFFFFFFF" type="IO" description="Event Vector 11 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT12" group="Event Vectors" read-address="0xFFE02030" write-address="0xFFE02030" mask="FFFFFFFF" type="IO" description="Event Vector 12 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT13" group="Event Vectors" read-address="0xFFE02034" write-address="0xFFE02034" mask="FFFFFFFF" type="IO" description="Event Vector 13 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT14" group="Event Vectors" read-address="0xFFE02038" write-address="0xFFE02038" mask="FFFFFFFF" type="IO" description="Event Vector 14 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT15" group="Event Vectors" read-address="0xFFE0203C" write-address="0xFFE0203C" mask="FFFFFFFF" type="IO" description="Event Vector 15 ESR Address" bit-size="32" cdef-type="ADDR"/>

<register name="ILAT" group="Interrupt Controller" read-address="0xFFE0210C" write-address="0xFFE0210C" mask="FFFFFFFF" type="IO" description="Interrupt Latch Register" bit-size="32"/>
	<register name="ILATbit0"  parent="ILAT" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit1"  parent="ILAT" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit2"  parent="ILAT" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit3"  parent="ILAT" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit5"  parent="ILAT" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit6"  parent="ILAT" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit7"  parent="ILAT" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit8"  parent="ILAT" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit9"  parent="ILAT" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit10" parent="ILAT" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="ILATbit11" parent="ILAT" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="ILATbit12" parent="ILAT" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="ILATbit13" parent="ILAT" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="ILATbit14" parent="ILAT" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="ILATbit15" parent="ILAT" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="IMASK" group="Interrupt Controller" read-address="0xFFE02104" write-address="0xFFE02104" mask="FFFFFFFF" type="IO" description="Interrupt Mask Register" bit-size="32"/>
	<register name="IMASKbit0"  parent="IMASK" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit1"  parent="IMASK" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit2"  parent="IMASK" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit3"  parent="IMASK" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit4"  parent="IMASK" bit-position="4"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit5"  parent="IMASK" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit6"  parent="IMASK" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit7"  parent="IMASK" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit8"  parent="IMASK" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit9"  parent="IMASK" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit10" parent="IMASK" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit11" parent="IMASK" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit12" parent="IMASK" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit13" parent="IMASK" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit14" parent="IMASK" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit15" parent="IMASK" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="IPEND" group="Interrupt Controller" read-address="0xFFE02108" write-address="0xFFE02108" mask="FFFFFFFF" type="IO" description="Interrupt Pending Register" bit-size="32"/>
	<register name="IPENDbit0"  parent="IPEND" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit1"  parent="IPEND" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit2"  parent="IPEND" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit3"  parent="IPEND" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit4"  parent="IPEND" bit-position="4"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit5"  parent="IPEND" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit6"  parent="IPEND" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit7"  parent="IPEND" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit8"  parent="IPEND" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit9"  parent="IPEND" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit10" parent="IPEND" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit11" parent="IPEND" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit12" parent="IPEND" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit13" parent="IPEND" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit14" parent="IPEND" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit15" parent="IPEND" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="IPRIO" group="Interrupt Controller" read-address="0xFFE02110" write-address="0xFFE02110" mask="FFFFFFFF" type="IO" description="Interrupt Priority Register" bit-size="32"/>

<register name="TCNTL" group="Core Timer Register File" read-address="0xFFE03000" write-address="0xFFE03000" mask="FFFFFFFF" type="IO" description="Core Timer Control Register" bit-size="32" def-comment="Core Timer Registers (0xFFE03000 - 0xFFE0300C)"/>
	<register name="TINT"     parent="TCNTL" bit-position="3" bit-size="1"/>
	<register name="TAUTORLD" parent="TCNTL" bit-position="2" bit-size="1"/>
	<register name="TMREN"    parent="TCNTL" bit-position="1" bit-size="1"/>
	<register name="TMPWR"    parent="TCNTL" bit-position="0" bit-size="1"/>
	<register name="TPERIOD" group="Core Timer Register File" read-address="0xFFE03004" write-address="0xFFE03004" mask="FFFFFFFF" type="IO" description="Core Timer Period Register" bit-size="32"/>
<register name="TSCALE" group="Core Timer Register File" read-address="0xFFE03008" write-address="0xFFE03008" mask="FFFFFFFF" type="IO" description="Core Timer Scale Register" bit-size="32"/>
<register name="TCOUNT" group="Core Timer Register File" read-address="0xFFE0300C" write-address="0xFFE0300C" mask="FFFFFFFF" type="IO" description="Core Timer Count Register" bit-size="32"/>

	<!-- Debug Registers -->
	<register name="DSPID"   group="Extended Registers" description="" bit-size="32" read-address="0xFFE05000" write-address="0xFFE05000" type="IO" target="EMU" def-comment="Debug/MP/Emulation Registers (0xFFE05000 - 0xFFE05008)"/>
	<register name="CHIPID"   group="Extended Registers" description="" bit-size="32" read-address="0xFFC00014" write-address="0xFFC00014" mask="FFFFFFFF" type="IO" def-comment="Debug/MP/Emulation Registers (0xFFC00014 - 0xFFC00014)"/>

	<!-- Trace Unit Registers -->
	<register name="TBUFCTL"  group="Trace Unit" description="Trace Buffer Control Register" read-address="0xFFE06000" write-address="0xFFE06000" mask="FFFFFFFF" type="IO" bit-size="32" def-comment="Trace Buffer Registers (0xFFE06000 - 0xFFE06100)"/>
	<register name="TBUFSTAT" group="Trace Unit" description="Trace Buffer Status Register"  read-address="0xFFE06004" write-address="0xFFE06004" mask="FFFFFFFF" type="IO" bit-size="32"/>
	<register name="TBUF"     group="Trace Unit" description="Trace Buffer"                  read-address="0xFFE06100" write-address="0xFFE06100" mask="FFFFFFFF" type="IO" bit-size="32" cdef-type="ADDR"/>

		<!-- Performance Monitor Registers -->
		<register name="PFCTL"   group="Extended Registers" description="" bit-size="32" read-address="0xFFE08000" write-address="0xFFE08000" type="IO" def-comment="Performance Monitor Registers (0xFFE08000 - 0xFFE08104)"/>
		<register name="PFCNTR0" group="Extended Registers" description="" bit-size="32" read-address="0xFFE08100" write-address="0xFFE08100" type="IO"/>
		<register name="PFCNTR1" group="Extended Registers" description="" bit-size="32" read-address="0xFFE08104" write-address="0xFFE08104" type="IO"/>

	<!-- SPORT0 children not in use and they have not been verified against BF534 HRM -->

	<register name="SPORT0_TCR1_TSPEN" parent="SPORT0_TCR1" bit-position="0"  bit-size="1"/>
	<register name="SPORT0_TCR1_ICLK"  parent="SPORT0_TCR1" bit-position="1"  bit-size="1"/>
	<register name="SPORT0_TCR1_DTYPE" parent="SPORT0_TCR1" bit-position="2"  bit-size="2"/>
	<register name="SPORT0_TCR1_ITFS"  parent="SPORT0_TCR1" bit-position="9"  bit-size="1"/>
	<register name="SPORT0_TCR1_TFSR"  parent="SPORT0_TCR1" bit-position="10" bit-size="1"/>
	<register name="SPORT0_TCR1_LTFS"  parent="SPORT0_TCR1" bit-position="12" bit-size="1"/>
	<register name="SPORT0_TCR1_LATFS" parent="SPORT0_TCR1" bit-position="13" bit-size="1"/>
	<register name="SPORT0_TCR1_CKRE"  parent="SPORT0_TCR1" bit-position="14" bit-size="1"/>
	<register name="SPORT0_TCR2_SLEN"  parent="SPORT0_TCR2" bit-position="0"  bit-size="5"/>
	<register name="SPORT0_TCR2_TXSE"  parent="SPORT0_TCR2" bit-position="8"  bit-size="1"/>
	<register name="SPORT0_TCR2_TSFSE" parent="SPORT0_TCR2" bit-position="9"  bit-size="1"/>
	<register name="SPORT0_TCR2_TRFST" parent="SPORT0_TCR2" bit-position="10" bit-size="1"/>
	<register name="SPORT0_RCR1_RSPEN" parent="SPORT0_RCR1" bit-position="0"  bit-size="1"/>
	<register name="SPORT0_RCR1_ICLK"  parent="SPORT0_RCR1" bit-position="1"  bit-size="1"/>
	<register name="SPORT0_RCR1_DTYPE" parent="SPORT0_RCR1" bit-position="2"  bit-size="2"/>
	<register name="SPORT0_RCR1_IRFS"  parent="SPORT0_RCR1" bit-position="9"  bit-size="1"/>
	<register name="SPORT0_RCR1_RFSR"  parent="SPORT0_RCR1" bit-position="10" bit-size="1"/>
	<register name="SPORT0_RCR1_LRFS"  parent="SPORT0_RCR1" bit-position="12" bit-size="1"/>
	<register name="SPORT0_RCR1_LARFS" parent="SPORT0_RCR1" bit-position="13" bit-size="1"/>
	<register name="SPORT0_RCR1_CKRE"  parent="SPORT0_RCR1" bit-position="14" bit-size="1"/>
	<register name="SPORT0_RCR2_SLEN"  parent="SPORT0_RCR2" bit-position="0" bit-size="5"/>
	<register name="SPORT0_RCR2_TXSE"  parent="SPORT0_RCR2" bit-position="8" bit-size="1"/>
	<register name="SPORT0_RCR2_TSFSE" parent="SPORT0_RCR2" bit-position="9" bit-size="1"/>
	<register name="SPORT0_RCR2_TRFST" parent="SPORT0_RCR2" bit-position="10" bit-size="1"/>
	<register name="SPORT0_STAT_ROVF"  parent="SPORT0_STAT" bit-position="0" bit-size="1"/>
	<register name="SPORT0_STAT_RXS"   parent="SPORT0_STAT" bit-position="1" bit-size="1"/>
	<register name="SPORT0_STAT_TXS"   parent="SPORT0_STAT" bit-position="2" bit-size="1"/>
	<register name="SPORT0_STAT_TUVF"  parent="SPORT0_STAT" bit-position="3" bit-size="1"/>
	<register name="SPORT0_STAT_CHNL"  parent="SPORT0_STAT" bit-position="4" bit-size="8"/>
	<register name="SPORT0_STAT_TOVF"  parent="SPORT0_STAT" bit-position="12" bit-size="1"/>

	<!-- SPORT1 children not in use and they have not been verified against BF534 HRM -->

	<register name="SPORT1_TCR1_TSPEN" parent="SPORT1_TCR1" bit-position="0"  bit-size="1"/>
	<register name="SPORT1_TCR1_ICLK"  parent="SPORT1_TCR1" bit-position="1"  bit-size="1"/>
	<register name="SPORT1_TCR1_DTYPE" parent="SPORT1_TCR1" bit-position="2"  bit-size="2"/>
	<register name="SPORT1_TCR1_ITFS"  parent="SPORT1_TCR1" bit-position="9"  bit-size="1"/>
	<register name="SPORT1_TCR1_TFSR"  parent="SPORT1_TCR1" bit-position="10" bit-size="1"/>
	<register name="SPORT1_TCR1_LTFS"  parent="SPORT1_TCR1" bit-position="12" bit-size="1"/>
	<register name="SPORT1_TCR1_LATFS" parent="SPORT1_TCR1" bit-position="13" bit-size="1"/>
	<register name="SPORT1_TCR1_CKRE"  parent="SPORT1_TCR1" bit-position="14" bit-size="1"/>
	<register name="SPORT1_TCR2_SLEN"  parent="SPORT1_TCR2" bit-position="0"  bit-size="5"/>
	<register name="SPORT1_TCR2_TXSE"  parent="SPORT1_TCR2" bit-position="8"  bit-size="1"/>
	<register name="SPORT1_TCR2_TSFSE" parent="SPORT1_TCR2" bit-position="9"  bit-size="1"/>
	<register name="SPORT1_TCR2_TRFST" parent="SPORT1_TCR2" bit-position="10" bit-size="1"/>
	<register name="SPORT1_RCR1_RSPEN" parent="SPORT1_RCR1" bit-position="0"  bit-size="1"/>
	<register name="SPORT1_RCR1_ICLK"  parent="SPORT1_RCR1" bit-position="1"  bit-size="1"/>
	<register name="SPORT1_RCR1_DTYPE" parent="SPORT1_RCR1" bit-position="2"  bit-size="2"/>
	<register name="SPORT1_RCR1_IRFS"  parent="SPORT1_RCR1" bit-position="9"  bit-size="1"/>
	<register name="SPORT1_RCR1_RFSR"  parent="SPORT1_RCR1" bit-position="10" bit-size="1"/>
	<register name="SPORT1_RCR1_LRFS"  parent="SPORT1_RCR1" bit-position="12" bit-size="1"/>
	<register name="SPORT1_RCR1_LARFS" parent="SPORT1_RCR1" bit-position="13" bit-size="1"/>
	<register name="SPORT1_RCR1_CKRE"  parent="SPORT1_RCR1" bit-position="14" bit-size="1"/>
	<register name="SPORT1_RCR2_SLEN"  parent="SPORT1_RCR2" bit-position="0" bit-size="5"/>
	<register name="SPORT1_RCR2_TXSE"  parent="SPORT1_RCR2" bit-position="8" bit-size="1"/>
	<register name="SPORT1_RCR2_TSFSE" parent="SPORT1_RCR2" bit-position="9" bit-size="1"/>
	<register name="SPORT1_RCR2_TRFST" parent="SPORT1_RCR2" bit-position="10" bit-size="1"/>
	<register name="SPORT1_STAT_ROVF"  parent="SPORT1_STAT" bit-position="0" bit-size="1"/>
	<register name="SPORT1_STAT_RXS"   parent="SPORT1_STAT" bit-position="1" bit-size="1"/>
	<register name="SPORT1_STAT_TXS"   parent="SPORT1_STAT" bit-position="2" bit-size="1"/>
	<register name="SPORT1_STAT_TUVF"  parent="SPORT1_STAT" bit-position="3" bit-size="1"/>
	<register name="SPORT1_STAT_CHNL"  parent="SPORT1_STAT" bit-position="4" bit-size="8"/>
	<register name="SPORT1_STAT_TOVF"  parent="SPORT1_STAT" bit-position="12" bit-size="1"/>

	<register name="DMA_TC_CNT" group="DMA Traffic Control" description="" bit-size="16" read-address="0xFFC00B0C" write-address="0xFFC00B0C" type="IO" />
		<register name="DCB_TRAFFIC_COUNT"      parent="DMA_TC_CNT" bit-position="0"  type="" description="" bit-size="4"/>
		<register name="DEB_TRAFFIC_COUNT"      parent="DMA_TC_CNT" bit-position="4"  type="" description="" bit-size="4"/>
		<register name="DAB_TRAFFIC_COUNT"      parent="DMA_TC_CNT" bit-position="8"  type="" description="" bit-size="3"/>
		<register name="MDMA_ROUND_ROBIN_COUNT" parent="DMA_TC_CNT" bit-position="11" type="" description="" bit-size="5"/>

	<register name="DMA_TC_PER" group="DMA Traffic Control" description="" bit-size="16" read-address="0xFFC00B10" write-address="0xFFC00B10" type="IO" />
		<register name="DCB_TRAFFIC_PERIOD"      parent="DMA_TC_PER" bit-position="0"  type="" description="" bit-size="4"/>
		<register name="DEB_TRAFFIC_PERIOD"      parent="DMA_TC_PER" bit-position="4"  type="" description="" bit-size="4"/>
		<register name="DAB_TRAFFIC_PERIOD"      parent="DMA_TC_PER" bit-position="8"  type="" description="" bit-size="3"/>
		<register name="MDMA_ROUND_ROBIN_PERIOD" parent="DMA_TC_PER" bit-position="11" type="" description="" bit-size="5"/>

</register-extended-definitions>

</visualdsp-extended-xml>
