set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[9]}]
set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/command_dv]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[0]}]

set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[0]}]




set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/CLK_HV]
set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/DATA_HV]
set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/GTU_HV]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[0]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 18 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/command[0]} {design_1_i/axi_cathode_ctrl_0/U0/command[1]} {design_1_i/axi_cathode_ctrl_0/U0/command[2]} {design_1_i/axi_cathode_ctrl_0/U0/command[3]} {design_1_i/axi_cathode_ctrl_0/U0/command[4]} {design_1_i/axi_cathode_ctrl_0/U0/command[5]} {design_1_i/axi_cathode_ctrl_0/U0/command[6]} {design_1_i/axi_cathode_ctrl_0/U0/command[7]} {design_1_i/axi_cathode_ctrl_0/U0/command[8]} {design_1_i/axi_cathode_ctrl_0/U0/command[9]} {design_1_i/axi_cathode_ctrl_0/U0/command[10]} {design_1_i/axi_cathode_ctrl_0/U0/command[11]} {design_1_i/axi_cathode_ctrl_0/U0/command[12]} {design_1_i/axi_cathode_ctrl_0/U0/command[13]} {design_1_i/axi_cathode_ctrl_0/U0/command[14]} {design_1_i/axi_cathode_ctrl_0/U0/command[15]} {design_1_i/axi_cathode_ctrl_0/U0/command[16]} {design_1_i/axi_cathode_ctrl_0/U0/command[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/CLK_HV]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/command_dv]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/DATA_HV]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/GTU_HV]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK1]
