{"Chuck Kring": [["A Cell-Replicating Approach to Minicut-Based Circuit Partitioning", ["Chuck Kring", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1991.185175", "iccad", 1991]], "A. Richard Newton": [["A Cell-Replicating Approach to Minicut-Based Circuit Partitioning", ["Chuck Kring", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1991.185175", "iccad", 1991], ["An Impulse-Response Based Linear Time-Complexity Algorithm for Lossy Interconnect Simulation", ["Jaijeet S. Roychowdhury", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1109/ICCAD.1991.185192", "iccad", 1991]], "Rajeev Murgai": [["On Clustering for Minimum Delay/Area", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185176", "iccad", 1991], ["Improved Logic Synthesis Algorithms for Table Look Up Architectures", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185333", "iccad", 1991], ["Performance Directed Synthesis for Table Look Up Programmable Gate Arrays", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185335", "iccad", 1991]], "Robert K. Brayton": [["On Clustering for Minimum Delay/Area", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185176", "iccad", 1991], ["Heuristic Minimazation of Multiple-Valued Relations", ["Yosinori Watanabe", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185210", "iccad", 1991], ["Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions", ["Patrick C. McGeer", "Alexander Saldanha", "Paul R. Stephan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185225", "iccad", 1991], ["Performance Enhancement through the Generalized Bypass Transform", ["Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli", "Sartaj Sahni"], "https://doi.org/10.1109/ICCAD.1991.185226", "iccad", 1991], ["Delay Optimization of Combinational Logic Circuits By Clustering and Partial Collapsing", ["Herve J. Touati", "Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185227", "iccad", 1991], ["Synthesis of Hazard-Free Asynchronous Circuits from Graphical Specifications", ["Cho W. Moon", "Paul R. Stephan", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185265", "iccad", 1991], ["Extracting Local Don't Cares for Network Optimization", ["Hamid Savoj", "Robert K. Brayton", "Herve J. Touati"], "https://doi.org/10.1109/ICCAD.1991.185319", "iccad", 1991], ["Observability Relations and Observability Don't Cares", ["Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185320", "iccad", 1991], ["Improved Logic Synthesis Algorithms for Table Look Up Architectures", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185333", "iccad", 1991], ["Performance Directed Synthesis for Table Look Up Programmable Gate Arrays", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185335", "iccad", 1991]], "Alberto L. Sangiovanni-Vincentelli": [["On Clustering for Minimum Delay/Area", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185176", "iccad", 1991], ["LSAT-An Algorithm for the Synthesis of Two Level Threshold Gate Networks", ["Arlindo L. Oliveira", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185211", "iccad", 1991], ["Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions", ["Patrick C. McGeer", "Alexander Saldanha", "Paul R. Stephan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185225", "iccad", 1991], ["Performance Enhancement through the Generalized Bypass Transform", ["Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli", "Sartaj Sahni"], "https://doi.org/10.1109/ICCAD.1991.185226", "iccad", 1991], ["Synthesis for Testability Techniques for Asynchronous Circuits", ["Kurt Keutzer", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185266", "iccad", 1991], ["A Behavioral Representation for Nyquist Rate A/D Converters", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli", "Georges G. E. Gielen", "Paul R. Gray"], "https://doi.org/10.1109/ICCAD.1991.185283", "iccad", 1991], ["Improved Logic Synthesis Algorithms for Table Look Up Architectures", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185333", "iccad", 1991], ["Performance Directed Synthesis for Table Look Up Programmable Gate Arrays", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185335", "iccad", 1991]], "Lars W. Hagen": [["Fast Spectral Methods for Ratio Cut Partitioning and Clustering", ["Lars W. Hagen", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1991.185177", "iccad", 1991]], "Andrew B. Kahng": [["Fast Spectral Methods for Ratio Cut Partitioning and Clustering", ["Lars W. Hagen", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1991.185177", "iccad", 1991]], "Jaidip Singh": [["iMACSIM: A Program for Multi-Level Analog Circuit Simulation", ["Jaidip Singh", "Resve A. Saleh"], "https://doi.org/10.1109/ICCAD.1991.185179", "iccad", 1991]], "Resve A. Saleh": [["iMACSIM: A Program for Multi-Level Analog Circuit Simulation", ["Jaidip Singh", "Resve A. Saleh"], "https://doi.org/10.1109/ICCAD.1991.185179", "iccad", 1991]], "Luis Miguel Silveira": [["A Modified Envelope-Following Approach to Clocked Analog Circuit Simulation", ["Luis Miguel Silveira", "Jacob White", "Steven B. Leeb"], "https://doi.org/10.1109/ICCAD.1991.185180", "iccad", 1991]], "Jacob White": [["A Modified Envelope-Following Approach to Clocked Analog Circuit Simulation", ["Luis Miguel Silveira", "Jacob White", "Steven B. Leeb"], "https://doi.org/10.1109/ICCAD.1991.185180", "iccad", 1991], ["Conjugate Direction Waveform Methods for Transient Two-Dimensional Simulation for MOS Devices", ["Andrew Lumsdaine", "Mark W. Reichelt", "Jacob White"], "https://doi.org/10.1109/ICCAD.1991.185207", "iccad", 1991]], "Steven B. Leeb": [["A Modified Envelope-Following Approach to Clocked Analog Circuit Simulation", ["Luis Miguel Silveira", "Jacob White", "Steven B. Leeb"], "https://doi.org/10.1109/ICCAD.1991.185180", "iccad", 1991]], "David Bedrosian": [["An Accelerated Steady-State Method for Networks with Internally Controlled Switches", ["David Bedrosian", "Jiri Vlach"], "https://doi.org/10.1109/ICCAD.1991.185181", "iccad", 1991]], "Jiri Vlach": [["An Accelerated Steady-State Method for Networks with Internally Controlled Switches", ["David Bedrosian", "Jiri Vlach"], "https://doi.org/10.1109/ICCAD.1991.185181", "iccad", 1991]], "James J. Kim": [["Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths", ["James J. Kim", "Fadi J. Kurdahi", "Nohbyung Park"], "https://doi.org/10.1109/ICCAD.1991.185183", "iccad", 1991]], "Fadi J. Kurdahi": [["Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths", ["James J. Kim", "Fadi J. Kurdahi", "Nohbyung Park"], "https://doi.org/10.1109/ICCAD.1991.185183", "iccad", 1991]], "Nohbyung Park": [["Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths", ["James J. Kim", "Fadi J. Kurdahi", "Nohbyung Park"], "https://doi.org/10.1109/ICCAD.1991.185183", "iccad", 1991]], "Allen C.-H. Wu": [["Layout-Area Models for High-Level Synthesis", ["Allen C.-H. Wu", "Viraphol Chaiyakul", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185184", "iccad", 1991]], "Viraphol Chaiyakul": [["Layout-Area Models for High-Level Synthesis", ["Allen C.-H. Wu", "Viraphol Chaiyakul", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185184", "iccad", 1991]], "Daniel Gajski": [["Layout-Area Models for High-Level Synthesis", ["Allen C.-H. Wu", "Viraphol Chaiyakul", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185184", "iccad", 1991], ["An Algorithm for Component Selection in Performance Optimized Scheduling", ["Loganath Ramachandran", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185200", "iccad", 1991], ["System Specification and Synthesis with the SpecCharts Language", ["Sanjiv Narayan", "Frank Vahid", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185249", "iccad", 1991], ["Obtaining Functionally Equivalent Simulations using VHDL and a Time-Shift Transformation", ["Frank Vahid", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185276", "iccad", 1991]], "Shi-Zheng Lin": [["Efficient Microcode Arrangement and Controller Synthesis for Application Specific Integrated Circuits", ["Shi-Zheng Lin", "Cheng-Tsung Hwang", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1991.185185", "iccad", 1991]], "Cheng-Tsung Hwang": [["Efficient Microcode Arrangement and Controller Synthesis for Application Specific Integrated Circuits", ["Shi-Zheng Lin", "Cheng-Tsung Hwang", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1991.185185", "iccad", 1991]], "Yu-Chin Hsu": [["Efficient Microcode Arrangement and Controller Synthesis for Application Specific Integrated Circuits", ["Shi-Zheng Lin", "Cheng-Tsung Hwang", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1991.185185", "iccad", 1991]], "Tong Gao": [["A New Performance Driven Placement Algorithm", ["Tong Gao", "Pravo M. Vaidya", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185187", "iccad", 1991]], "Pravo M. Vaidya": [["A New Performance Driven Placement Algorithm", ["Tong Gao", "Pravo M. Vaidya", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185187", "iccad", 1991]], "C. L. Liu": [["A New Performance Driven Placement Algorithm", ["Tong Gao", "Pravo M. Vaidya", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185187", "iccad", 1991], ["A Scheduling Algorithm for Conditional Resource Sharing", ["Taewhan Kim", "Jane W.-S. Liu", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185198", "iccad", 1991], ["A Channel Router for Single Layer Customization Technology", ["Yachyang Sun", "Sai-keung Dong", "Shinji Sato", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185297", "iccad", 1991]], "Arvind Srinivasan": [["RITUAL: Performance Driven Placement Algorithm for Small Cell ICs", ["Arvind Srinivasan", "Kamal Chaudhary", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1991.185188", "iccad", 1991]], "Kamal Chaudhary": [["RITUAL: Performance Driven Placement Algorithm for Small Cell ICs", ["Arvind Srinivasan", "Kamal Chaudhary", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1991.185188", "iccad", 1991]], "Ernest S. Kuh": [["RITUAL: Performance Driven Placement Algorithm for Small Cell ICs", ["Arvind Srinivasan", "Kamal Chaudhary", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1991.185188", "iccad", 1991]], "Ching-Ting Wu": [["Wafer Packing for Full Mask Exposure Fabrication", ["Ching-Ting Wu", "Andrew Lim", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185189", "iccad", 1991]], "Andrew Lim": [["Wafer Packing for Full Mask Exposure Fabrication", ["Ching-Ting Wu", "Andrew Lim", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185189", "iccad", 1991]], "David Hung-Chang Du": [["Wafer Packing for Full Mask Exposure Fabrication", ["Ching-Ting Wu", "Andrew Lim", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185189", "iccad", 1991], ["Path Sensitization in Critical Path Problem", ["Hsi-Chuan Chen", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185233", "iccad", 1991], ["The Calculation of Signal Stable Ranges in Combinational Circuits", ["Li-Ren Liu", "Hsi-Chuan Chen", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185262", "iccad", 1991]], "Sang-Gil Choi": [["A Floorplanning Algorithm Using Rectangular Voronoi Diagram and Force-Directed Block Shaping", ["Sang-Gil Choi", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.1991.185190", "iccad", 1991]], "Chong-Min Kyung": [["A Floorplanning Algorithm Using Rectangular Voronoi Diagram and Force-Directed Block Shaping", ["Sang-Gil Choi", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.1991.185190", "iccad", 1991]], "Jaijeet S. Roychowdhury": [["An Impulse-Response Based Linear Time-Complexity Algorithm for Lossy Interconnect Simulation", ["Jaijeet S. Roychowdhury", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1109/ICCAD.1991.185192", "iccad", 1991]], "Donald O. Pederson": [["An Impulse-Response Based Linear Time-Complexity Algorithm for Lossy Interconnect Simulation", ["Jaijeet S. Roychowdhury", "A. Richard Newton", "Donald O. Pederson"], "https://doi.org/10.1109/ICCAD.1991.185192", "iccad", 1991]], "Dong H. Xie": [["Delay and Crosstalk Simulation of High-Speed VLSI Interconnects with Nonlinear Terminations", ["Dong H. Xie", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1991.185193", "iccad", 1991]], "Michel S. Nakhla": [["Delay and Crosstalk Simulation of High-Speed VLSI Interconnects with Nonlinear Terminations", ["Dong H. Xie", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1991.185193", "iccad", 1991]], "Hansruedi Heeb": [["Retarded Models for PC Board Interconnects - Or How the Speed of Light Affects your SPICE Circuit Simulation", ["Hansruedi Heeb", "Albert E. Ruehli"], "https://doi.org/10.1109/ICCAD.1991.185194", "iccad", 1991]], "Albert E. Ruehli": [["Retarded Models for PC Board Interconnects - Or How the Speed of Light Affects your SPICE Circuit Simulation", ["Hansruedi Heeb", "Albert E. Ruehli"], "https://doi.org/10.1109/ICCAD.1991.185194", "iccad", 1991]], "Nanda Gopal": [["Evaluating RC-Interconnect Using Moment-Matching Approximations", ["Nanda Gopal", "Dean P. Neikirk", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1991.185195", "iccad", 1991]], "Dean P. Neikirk": [["Evaluating RC-Interconnect Using Moment-Matching Approximations", ["Nanda Gopal", "Dean P. Neikirk", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1991.185195", "iccad", 1991]], "Lawrence T. Pillage": [["Evaluating RC-Interconnect Using Moment-Matching Approximations", ["Nanda Gopal", "Dean P. Neikirk", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1991.185195", "iccad", 1991]], "Reinaldo A. Bergamaschi": [["The Effects of False Paths in High-Level Synthesis", ["Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1991.185197", "iccad", 1991]], "Taewhan Kim": [["A Scheduling Algorithm for Conditional Resource Sharing", ["Taewhan Kim", "Jane W.-S. Liu", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185198", "iccad", 1991]], "Jane W.-S. Liu": [["A Scheduling Algorithm for Conditional Resource Sharing", ["Taewhan Kim", "Jane W.-S. Liu", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185198", "iccad", 1991]], "Miodrag Potkonjak": [["Optimizing Resource Utilization Using Transformations", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1991.185199", "iccad", 1991]], "Jan M. Rabaey": [["Optimizing Resource Utilization Using Transformations", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1991.185199", "iccad", 1991]], "Loganath Ramachandran": [["An Algorithm for Component Selection in Performance Optimized Scheduling", ["Loganath Ramachandran", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185200", "iccad", 1991]], "T. W. Her": [["Optimal Module Implementation and Its Application to Transistor Placement", ["T. W. Her", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1991.185202", "iccad", 1991]], "D. F. Wong": [["Optimal Module Implementation and Its Application to Transistor Placement", ["T. W. Her", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1991.185202", "iccad", 1991], ["Minimizing Channel Density by Shifting Blocks and Terminals", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1991.185322", "iccad", 1991]], "Amnon Baron Cohen": [["Track Assignment in the Pathway Datapath Layout Assembler", ["Amnon Baron Cohen", "Michael Shechory"], "https://doi.org/10.1109/ICCAD.1991.185203", "iccad", 1991]], "Michael Shechory": [["Track Assignment in the Pathway Datapath Layout Assembler", ["Amnon Baron Cohen", "Michael Shechory"], "https://doi.org/10.1109/ICCAD.1991.185203", "iccad", 1991]], "H. M. A. M. Arts": [["Flexible Block-Multiplier Generation", ["H. M. A. M. Arts", "Jos T. J. van Eijndhoven", "Leon Stok"], "https://doi.org/10.1109/ICCAD.1991.185204", "iccad", 1991]], "Jos T. J. van Eijndhoven": [["Flexible Block-Multiplier Generation", ["H. M. A. M. Arts", "Jos T. J. van Eijndhoven", "Leon Stok"], "https://doi.org/10.1109/ICCAD.1991.185204", "iccad", 1991]], "Leon Stok": [["Flexible Block-Multiplier Generation", ["H. M. A. M. Arts", "Jos T. J. van Eijndhoven", "Leon Stok"], "https://doi.org/10.1109/ICCAD.1991.185204", "iccad", 1991]], "Kartikeya Mayaram": [["Transient Three-Dimensional Mixed-Level Circuit and Device Simulation: Algorithms and Applications", ["Kartikeya Mayaram", "Ping Yang", "Jue-Hsien Chern"], "https://doi.org/10.1109/ICCAD.1991.185206", "iccad", 1991]], "Ping Yang": [["Transient Three-Dimensional Mixed-Level Circuit and Device Simulation: Algorithms and Applications", ["Kartikeya Mayaram", "Ping Yang", "Jue-Hsien Chern"], "https://doi.org/10.1109/ICCAD.1991.185206", "iccad", 1991]], "Jue-Hsien Chern": [["Transient Three-Dimensional Mixed-Level Circuit and Device Simulation: Algorithms and Applications", ["Kartikeya Mayaram", "Ping Yang", "Jue-Hsien Chern"], "https://doi.org/10.1109/ICCAD.1991.185206", "iccad", 1991]], "Andrew Lumsdaine": [["Conjugate Direction Waveform Methods for Transient Two-Dimensional Simulation for MOS Devices", ["Andrew Lumsdaine", "Mark W. Reichelt", "Jacob White"], "https://doi.org/10.1109/ICCAD.1991.185207", "iccad", 1991]], "Mark W. Reichelt": [["Conjugate Direction Waveform Methods for Transient Two-Dimensional Simulation for MOS Devices", ["Andrew Lumsdaine", "Mark W. Reichelt", "Jacob White"], "https://doi.org/10.1109/ICCAD.1991.185207", "iccad", 1991]], "Chun-Jung Chen": [["Transient Sensitivity Computation for Waveform Relaxation Based Timing Simulation", ["Chun-Jung Chen", "Jyuo-Min Shyu", "Wu-Shiung Feng"], "https://doi.org/10.1109/ICCAD.1991.185208", "iccad", 1991]], "Jyuo-Min Shyu": [["Transient Sensitivity Computation for Waveform Relaxation Based Timing Simulation", ["Chun-Jung Chen", "Jyuo-Min Shyu", "Wu-Shiung Feng"], "https://doi.org/10.1109/ICCAD.1991.185208", "iccad", 1991], ["A New Approach to Solving False Path Problem in Timing Analysis", ["Shiang-Tang Huang", "Tai-Ming Parng", "Jyuo-Min Shyu"], "https://doi.org/10.1109/ICCAD.1991.185235", "iccad", 1991]], "Wu-Shiung Feng": [["Transient Sensitivity Computation for Waveform Relaxation Based Timing Simulation", ["Chun-Jung Chen", "Jyuo-Min Shyu", "Wu-Shiung Feng"], "https://doi.org/10.1109/ICCAD.1991.185208", "iccad", 1991]], "Yosinori Watanabe": [["Heuristic Minimazation of Multiple-Valued Relations", ["Yosinori Watanabe", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185210", "iccad", 1991]], "Arlindo L. Oliveira": [["LSAT-An Algorithm for the Synthesis of Two Level Threshold Gate Networks", ["Arlindo L. Oliveira", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185211", "iccad", 1991]], "Massoud Pedram": [["Layout Driven Logic Restructuring/Decomposition", ["Massoud Pedram", "Narasimha B. Bhat"], "https://doi.org/10.1109/ICCAD.1991.185212", "iccad", 1991]], "Narasimha B. Bhat": [["Layout Driven Logic Restructuring/Decomposition", ["Massoud Pedram", "Narasimha B. Bhat"], "https://doi.org/10.1109/ICCAD.1991.185212", "iccad", 1991]], "Amir Milo": [["Data Framework for VLSI Design", ["Amir Milo", "Smadar Nehab"], "https://doi.org/10.1109/ICCAD.1991.185214", "iccad", 1991]], "Smadar Nehab": [["Data Framework for VLSI Design", ["Amir Milo", "Smadar Nehab"], "https://doi.org/10.1109/ICCAD.1991.185214", "iccad", 1991]], "Mahesh Mehendale": [["SLIM: A System for ASIC Library Management", ["Mahesh Mehendale", "P. Murugavel", "M. Poornima"], "https://doi.org/10.1109/ICCAD.1991.185215", "iccad", 1991]], "P. Murugavel": [["SLIM: A System for ASIC Library Management", ["Mahesh Mehendale", "P. Murugavel", "M. Poornima"], "https://doi.org/10.1109/ICCAD.1991.185215", "iccad", 1991]], "M. Poornima": [["SLIM: A System for ASIC Library Management", ["Mahesh Mehendale", "P. Murugavel", "M. Poornima"], "https://doi.org/10.1109/ICCAD.1991.185215", "iccad", 1991]], "Klaus D. Muller-Glaser": [["Estimating Essential Design Characteristics to Support Project Planning for ASIC Design Management", ["Klaus D. Muller-Glaser", "K. Kirsch", "Karl Neusinger"], "https://doi.org/10.1109/ICCAD.1991.185216", "iccad", 1991]], "K. Kirsch": [["Estimating Essential Design Characteristics to Support Project Planning for ASIC Design Management", ["Klaus D. Muller-Glaser", "K. Kirsch", "Karl Neusinger"], "https://doi.org/10.1109/ICCAD.1991.185216", "iccad", 1991]], "Karl Neusinger": [["Estimating Essential Design Characteristics to Support Project Planning for ASIC Design Management", ["Klaus D. Muller-Glaser", "K. Kirsch", "Karl Neusinger"], "https://doi.org/10.1109/ICCAD.1991.185216", "iccad", 1991]], "Mani B. Srivastava": [["Rapid-Prototyping of Hardware and Software in a Unified Framework", ["Mani B. Srivastava", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1991.185217", "iccad", 1991]], "Robert W. Brodersen": [["Rapid-Prototyping of Hardware and Software in a Unified Framework", ["Mani B. Srivastava", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1991.185217", "iccad", 1991]], "Peter Feldmann": [["Improved Methods for IC Yield and Quality Optimization Using Surface Integrals", ["Peter Feldmann", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1991.185219", "iccad", 1991]], "Stephen W. Director": [["Improved Methods for IC Yield and Quality Optimization Using Surface Integrals", ["Peter Feldmann", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1991.185219", "iccad", 1991], ["The Hercules CAD Task Management System", ["Jay B. Brockman", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1991.185246", "iccad", 1991]], "Yung-Ho Shih": [["New Simulation Methods for MOS VLSI Timing and Reliability", ["Yung-Ho Shih", "Yusuf Leblebici", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1991.185220", "iccad", 1991]], "Yusuf Leblebici": [["New Simulation Methods for MOS VLSI Timing and Reliability", ["Yung-Ho Shih", "Yusuf Leblebici", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1991.185220", "iccad", 1991]], "Sung-Mo Kang": [["New Simulation Methods for MOS VLSI Timing and Reliability", ["Yung-Ho Shih", "Yusuf Leblebici", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1991.185220", "iccad", 1991]], "Kurt Antreich": [["Circuit Optimization Driven by Worst-Case Distances", ["Kurt Antreich", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.1991.185221", "iccad", 1991]], "Helmut E. Graeb": [["Circuit Optimization Driven by Worst-Case Distances", ["Kurt Antreich", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.1991.185221", "iccad", 1991]], "M. A. Styblinski": [["Circuit Performance Variability Reduction: Principles, Problems, and Practical Solutions", ["M. A. Styblinski", "J. C. Zhang"], "https://doi.org/10.1109/ICCAD.1991.185222", "iccad", 1991]], "J. C. Zhang": [["Circuit Performance Variability Reduction: Principles, Problems, and Practical Solutions", ["M. A. Styblinski", "J. C. Zhang"], "https://doi.org/10.1109/ICCAD.1991.185222", "iccad", 1991]], "Srinivas Devadas": [["Delay Computation in Combinational Logic Circuits: Theory and Algorithms", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1991.185224", "iccad", 1991], ["Verification of Relations Between Synchronous Machines", ["Filip Van Aelten", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1991.185281", "iccad", 1991], ["Finite State Machine Decomposition by Transition Pairing", ["James H. Kukula", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1991.185291", "iccad", 1991]], "Kurt Keutzer": [["Delay Computation in Combinational Logic Circuits: Theory and Algorithms", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1991.185224", "iccad", 1991], ["Synthesis for Testability Techniques for Asynchronous Circuits", ["Kurt Keutzer", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185266", "iccad", 1991]], "Sharad Malik": [["Delay Computation in Combinational Logic Circuits: Theory and Algorithms", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1991.185224", "iccad", 1991]], "Patrick C. McGeer": [["Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions", ["Patrick C. McGeer", "Alexander Saldanha", "Paul R. Stephan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185225", "iccad", 1991], ["Performance Enhancement through the Generalized Bypass Transform", ["Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli", "Sartaj Sahni"], "https://doi.org/10.1109/ICCAD.1991.185226", "iccad", 1991]], "Alexander Saldanha": [["Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions", ["Patrick C. McGeer", "Alexander Saldanha", "Paul R. Stephan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185225", "iccad", 1991]], "Paul R. Stephan": [["Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions", ["Patrick C. McGeer", "Alexander Saldanha", "Paul R. Stephan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185225", "iccad", 1991], ["Synthesis of Hazard-Free Asynchronous Circuits from Graphical Specifications", ["Cho W. Moon", "Paul R. Stephan", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185265", "iccad", 1991]], "Sartaj Sahni": [["Performance Enhancement through the Generalized Bypass Transform", ["Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli", "Sartaj Sahni"], "https://doi.org/10.1109/ICCAD.1991.185226", "iccad", 1991]], "Herve J. Touati": [["Delay Optimization of Combinational Logic Circuits By Clustering and Partial Collapsing", ["Herve J. Touati", "Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185227", "iccad", 1991], ["Extracting Local Don't Cares for Network Optimization", ["Hamid Savoj", "Robert K. Brayton", "Herve J. Touati"], "https://doi.org/10.1109/ICCAD.1991.185319", "iccad", 1991]], "Hamid Savoj": [["Delay Optimization of Combinational Logic Circuits By Clustering and Partial Collapsing", ["Herve J. Touati", "Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185227", "iccad", 1991], ["Extracting Local Don't Cares for Network Optimization", ["Hamid Savoj", "Robert K. Brayton", "Herve J. Touati"], "https://doi.org/10.1109/ICCAD.1991.185319", "iccad", 1991], ["Observability Relations and Observability Don't Cares", ["Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185320", "iccad", 1991]], "Torsten Gruning": [["DIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits", ["Torsten Gruning", "Udo Mahlstedt", "Hartmut Koopmeiners"], "https://doi.org/10.1109/ICCAD.1991.185229", "iccad", 1991]], "Udo Mahlstedt": [["DIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits", ["Torsten Gruning", "Udo Mahlstedt", "Hartmut Koopmeiners"], "https://doi.org/10.1109/ICCAD.1991.185229", "iccad", 1991]], "Hartmut Koopmeiners": [["DIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits", ["Torsten Gruning", "Udo Mahlstedt", "Hartmut Koopmeiners"], "https://doi.org/10.1109/ICCAD.1991.185229", "iccad", 1991]], "M. Marzouki": [["Knowledge-Based Debugging of ASICs: Real Case Study and Performance Analysis", ["M. Marzouki", "F. L. Vargas"], "https://doi.org/10.1109/ICCAD.1991.185230", "iccad", 1991]], "F. L. Vargas": [["Knowledge-Based Debugging of ASICs: Real Case Study and Performance Analysis", ["M. Marzouki", "F. L. Vargas"], "https://doi.org/10.1109/ICCAD.1991.185230", "iccad", 1991]], "Chung-Hsing Chen": [["BETA: Behavioral Testability Analysis", ["Chung-Hsing Chen", "Chienwen Wu", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1991.185231", "iccad", 1991]], "Chienwen Wu": [["BETA: Behavioral Testability Analysis", ["Chung-Hsing Chen", "Chienwen Wu", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1991.185231", "iccad", 1991]], "Daniel G. Saab": [["BETA: Behavioral Testability Analysis", ["Chung-Hsing Chen", "Chienwen Wu", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1991.185231", "iccad", 1991]], "Hsi-Chuan Chen": [["Path Sensitization in Critical Path Problem", ["Hsi-Chuan Chen", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185233", "iccad", 1991], ["The Calculation of Signal Stable Ranges in Combinational Circuits", ["Li-Ren Liu", "Hsi-Chuan Chen", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185262", "iccad", 1991]], "Joao P. Marques Silva": [["FPD - An Environment for Exact Timing Analysis", ["Joao P. Marques Silva", "Karem A. Sakallah", "Luis M. Vidigal"], "https://doi.org/10.1109/ICCAD.1991.185234", "iccad", 1991]], "Karem A. Sakallah": [["FPD - An Environment for Exact Timing Analysis", ["Joao P. Marques Silva", "Karem A. Sakallah", "Luis M. Vidigal"], "https://doi.org/10.1109/ICCAD.1991.185234", "iccad", 1991]], "Luis M. Vidigal": [["FPD - An Environment for Exact Timing Analysis", ["Joao P. Marques Silva", "Karem A. Sakallah", "Luis M. Vidigal"], "https://doi.org/10.1109/ICCAD.1991.185234", "iccad", 1991]], "Shiang-Tang Huang": [["A New Approach to Solving False Path Problem in Timing Analysis", ["Shiang-Tang Huang", "Tai-Ming Parng", "Jyuo-Min Shyu"], "https://doi.org/10.1109/ICCAD.1991.185235", "iccad", 1991]], "Tai-Ming Parng": [["A New Approach to Solving False Path Problem in Timing Analysis", ["Shiang-Tang Huang", "Tai-Ming Parng", "Jyuo-Min Shyu"], "https://doi.org/10.1109/ICCAD.1991.185235", "iccad", 1991]], "Christopher Duff": [["State Assignment Based on the Reduced Dependency Theory and Recent Experimental Results", ["Christopher Duff", "Gabriele Saucier"], "https://doi.org/10.1109/ICCAD.1991.185237", "iccad", 1991]], "Gabriele Saucier": [["State Assignment Based on the Reduced Dependency Theory and Recent Experimental Results", ["Christopher Duff", "Gabriele Saucier"], "https://doi.org/10.1109/ICCAD.1991.185237", "iccad", 1991]], "Biswadip Mitra": [["A Flexible Scheme for State Assignment Based on Characteristics of the FSM", ["Biswadip Mitra", "Preeti Ranjan Panda", "Parimal Pal Chaudhuri"], "https://doi.org/10.1109/ICCAD.1991.185238", "iccad", 1991]], "Preeti Ranjan Panda": [["A Flexible Scheme for State Assignment Based on Characteristics of the FSM", ["Biswadip Mitra", "Preeti Ranjan Panda", "Parimal Pal Chaudhuri"], "https://doi.org/10.1109/ICCAD.1991.185238", "iccad", 1991]], "Parimal Pal Chaudhuri": [["A Flexible Scheme for State Assignment Based on Characteristics of the FSM", ["Biswadip Mitra", "Preeti Ranjan Panda", "Parimal Pal Chaudhuri"], "https://doi.org/10.1109/ICCAD.1991.185238", "iccad", 1991]], "David Binger": [["Encoding Multiple Outputs for Improved Column Compaction", ["David Binger", "David Knapp"], "https://doi.org/10.1109/ICCAD.1991.185239", "iccad", 1991]], "David Knapp": [["Encoding Multiple Outputs for Improved Column Compaction", ["David Binger", "David Knapp"], "https://doi.org/10.1109/ICCAD.1991.185239", "iccad", 1991]], "Debaditya Mukherjee": [["Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware", ["Debaditya Mukherjee", "Charles Njinda", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185241", "iccad", 1991]], "Charles Njinda": [["Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware", ["Debaditya Mukherjee", "Charles Njinda", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185241", "iccad", 1991], ["A Systematic Approach for Designing Testable VLSI Circuits", ["Sen-Pin Lin", "Charles Njinda", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185314", "iccad", 1991]], "Melvin A. Breuer": [["Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware", ["Debaditya Mukherjee", "Charles Njinda", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185241", "iccad", 1991], ["Ordering Storage Elements in a Single Scan Chain", ["Rajesh Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185289", "iccad", 1991], ["A Systematic Approach for Designing Testable VLSI Circuits", ["Sen-Pin Lin", "Charles Njinda", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185314", "iccad", 1991]], "Chien-In Henry Chen": [["BISTSYN - A Built-In Self-Test Synthesizer", ["Chien-In Henry Chen"], "https://doi.org/10.1109/ICCAD.1991.185242", "iccad", 1991]], "Warren H. Debany Jr.": [["Comparison of Random Test Vector Generation Strategies", ["Warren H. Debany Jr.", "Carlos R. P. Hartmann", "Pramod K. Varshney", "Kishan G. Mehrotra"], "https://doi.org/10.1109/ICCAD.1991.185243", "iccad", 1991]], "Carlos R. P. Hartmann": [["Comparison of Random Test Vector Generation Strategies", ["Warren H. Debany Jr.", "Carlos R. P. Hartmann", "Pramod K. Varshney", "Kishan G. Mehrotra"], "https://doi.org/10.1109/ICCAD.1991.185243", "iccad", 1991]], "Pramod K. Varshney": [["Comparison of Random Test Vector Generation Strategies", ["Warren H. Debany Jr.", "Carlos R. P. Hartmann", "Pramod K. Varshney", "Kishan G. Mehrotra"], "https://doi.org/10.1109/ICCAD.1991.185243", "iccad", 1991]], "Kishan G. Mehrotra": [["Comparison of Random Test Vector Generation Strategies", ["Warren H. Debany Jr.", "Carlos R. P. Hartmann", "Pramod K. Varshney", "Kishan G. Mehrotra"], "https://doi.org/10.1109/ICCAD.1991.185243", "iccad", 1991]], "Vladimir Castro Alves": [["Built-In Self-Test for Multi-Port RAMs", ["Vladimir Castro Alves", "Michael Nicolaidis", "P. Lestrat", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1991.185244", "iccad", 1991]], "Michael Nicolaidis": [["Built-In Self-Test for Multi-Port RAMs", ["Vladimir Castro Alves", "Michael Nicolaidis", "P. Lestrat", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1991.185244", "iccad", 1991]], "P. Lestrat": [["Built-In Self-Test for Multi-Port RAMs", ["Vladimir Castro Alves", "Michael Nicolaidis", "P. Lestrat", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1991.185244", "iccad", 1991]], "Bernard Courtois": [["Built-In Self-Test for Multi-Port RAMs", ["Vladimir Castro Alves", "Michael Nicolaidis", "P. Lestrat", "Bernard Courtois"], "https://doi.org/10.1109/ICCAD.1991.185244", "iccad", 1991]], "Jay B. Brockman": [["The Hercules CAD Task Management System", ["Jay B. Brockman", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1991.185246", "iccad", 1991]], "Moon-Jung Chung": [["The Configuration Management for Version Control in an Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1109/ICCAD.1991.185247", "iccad", 1991]], "Sangchul Kim": [["The Configuration Management for Version Control in an Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1109/ICCAD.1991.185247", "iccad", 1991]], "Jukka Lahti": [["SADE: A Graphical Tool for VHDL-Based System Analysis", ["Jukka Lahti", "Matti Sipola", "Jorma Kivela"], "https://doi.org/10.1109/ICCAD.1991.185248", "iccad", 1991]], "Matti Sipola": [["SADE: A Graphical Tool for VHDL-Based System Analysis", ["Jukka Lahti", "Matti Sipola", "Jorma Kivela"], "https://doi.org/10.1109/ICCAD.1991.185248", "iccad", 1991]], "Jorma Kivela": [["SADE: A Graphical Tool for VHDL-Based System Analysis", ["Jukka Lahti", "Matti Sipola", "Jorma Kivela"], "https://doi.org/10.1109/ICCAD.1991.185248", "iccad", 1991]], "Sanjiv Narayan": [["System Specification and Synthesis with the SpecCharts Language", ["Sanjiv Narayan", "Frank Vahid", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185249", "iccad", 1991]], "Frank Vahid": [["System Specification and Synthesis with the SpecCharts Language", ["Sanjiv Narayan", "Frank Vahid", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185249", "iccad", 1991], ["Obtaining Functionally Equivalent Simulations using VHDL and a Time-Shift Transformation", ["Frank Vahid", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1991.185276", "iccad", 1991]], "J. Vanhoof": [["Compiling Multi-Dimensional Data Streams into Distributed DSP ASIC Memory", ["J. Vanhoof", "Ivo Bolsens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1991.185251", "iccad", 1991]], "Ivo Bolsens": [["Compiling Multi-Dimensional Data Streams into Distributed DSP ASIC Memory", ["J. Vanhoof", "Ivo Bolsens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1991.185251", "iccad", 1991]], "Hugo De Man": [["Compiling Multi-Dimensional Data Streams into Distributed DSP ASIC Memory", ["J. Vanhoof", "Ivo Bolsens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1991.185251", "iccad", 1991], ["Clustering Techniques for Register Optimization During Scheduling Preprocessing", ["Francis Depuydt", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1991.185253", "iccad", 1991]], "Imtiaz Ahmad": [["Post-Processor for Data Path Synthesis Using Multiport Memories", ["Imtiaz Ahmad", "C. Y. Roger Chen"], "https://doi.org/10.1109/ICCAD.1991.185252", "iccad", 1991]], "C. Y. Roger Chen": [["Post-Processor for Data Path Synthesis Using Multiport Memories", ["Imtiaz Ahmad", "C. Y. Roger Chen"], "https://doi.org/10.1109/ICCAD.1991.185252", "iccad", 1991], ["A Hierarchical Methodology to Improve Channel Routing by Pin Permutation", ["Cliff Yungchin Hou", "C. Y. Roger Chen"], "https://doi.org/10.1109/ICCAD.1991.185298", "iccad", 1991]], "Francis Depuydt": [["Clustering Techniques for Register Optimization During Scheduling Preprocessing", ["Francis Depuydt", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1991.185253", "iccad", 1991]], "Gert Goossens": [["Clustering Techniques for Register Optimization During Scheduling Preprocessing", ["Francis Depuydt", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1991.185253", "iccad", 1991]], "Gerben Essink": [["Scheduling in Programmable Video Signal Processors", ["Gerben Essink", "Emile H. L. Aarts", "R. van Dongen", "Piet J. van Gerwen", "Jan H. M. Korst", "Kees A. Vissers"], "https://doi.org/10.1109/ICCAD.1991.185254", "iccad", 1991]], "Emile H. L. Aarts": [["Scheduling in Programmable Video Signal Processors", ["Gerben Essink", "Emile H. L. Aarts", "R. van Dongen", "Piet J. van Gerwen", "Jan H. M. Korst", "Kees A. Vissers"], "https://doi.org/10.1109/ICCAD.1991.185254", "iccad", 1991]], "R. van Dongen": [["Scheduling in Programmable Video Signal Processors", ["Gerben Essink", "Emile H. L. Aarts", "R. van Dongen", "Piet J. van Gerwen", "Jan H. M. Korst", "Kees A. Vissers"], "https://doi.org/10.1109/ICCAD.1991.185254", "iccad", 1991]], "Piet J. van Gerwen": [["Scheduling in Programmable Video Signal Processors", ["Gerben Essink", "Emile H. L. Aarts", "R. van Dongen", "Piet J. van Gerwen", "Jan H. M. Korst", "Kees A. Vissers"], "https://doi.org/10.1109/ICCAD.1991.185254", "iccad", 1991]], "Jan H. M. Korst": [["Scheduling in Programmable Video Signal Processors", ["Gerben Essink", "Emile H. L. Aarts", "R. van Dongen", "Piet J. van Gerwen", "Jan H. M. Korst", "Kees A. Vissers"], "https://doi.org/10.1109/ICCAD.1991.185254", "iccad", 1991]], "Kees A. Vissers": [["Scheduling in Programmable Video Signal Processors", ["Gerben Essink", "Emile H. L. Aarts", "R. van Dongen", "Piet J. van Gerwen", "Jan H. M. Korst", "Kees A. Vissers"], "https://doi.org/10.1109/ICCAD.1991.185254", "iccad", 1991]], "Georg Pelz": [["Circuit Comparison by Hierarchical Pattern Matching", ["Georg Pelz", "Uli Roettcher"], "https://doi.org/10.1109/ICCAD.1991.185256", "iccad", 1991]], "Uli Roettcher": [["Circuit Comparison by Hierarchical Pattern Matching", ["Georg Pelz", "Uli Roettcher"], "https://doi.org/10.1109/ICCAD.1991.185256", "iccad", 1991]], "Keh-Jeng Chang": [["HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs", ["Keh-Jeng Chang", "Soo-Young Oh", "Ken Lee"], "https://doi.org/10.1109/ICCAD.1991.185257", "iccad", 1991]], "Soo-Young Oh": [["HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs", ["Keh-Jeng Chang", "Soo-Young Oh", "Ken Lee"], "https://doi.org/10.1109/ICCAD.1991.185257", "iccad", 1991]], "Ken Lee": [["HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs", ["Keh-Jeng Chang", "Soo-Young Oh", "Ken Lee"], "https://doi.org/10.1109/ICCAD.1991.185257", "iccad", 1991]], "Takeshi Yoshitome": [["Hierarchical Analyzer for VLSI Power Supply Networks Based on a New Reduction Method", ["Takeshi Yoshitome"], "https://doi.org/10.1109/ICCAD.1991.185258", "iccad", 1991]], "Joel Grodstein": [["Automatic Detection of MOS Synchronizers for Timing Verification", ["Joel Grodstein", "Nick Rethman", "Rahul Razdan", "Gabriel P. Bischoff"], "https://doi.org/10.1109/ICCAD.1991.185260", "iccad", 1991]], "Nick Rethman": [["Automatic Detection of MOS Synchronizers for Timing Verification", ["Joel Grodstein", "Nick Rethman", "Rahul Razdan", "Gabriel P. Bischoff"], "https://doi.org/10.1109/ICCAD.1991.185260", "iccad", 1991]], "Rahul Razdan": [["Automatic Detection of MOS Synchronizers for Timing Verification", ["Joel Grodstein", "Nick Rethman", "Rahul Razdan", "Gabriel P. Bischoff"], "https://doi.org/10.1109/ICCAD.1991.185260", "iccad", 1991]], "Gabriel P. Bischoff": [["Automatic Detection of MOS Synchronizers for Timing Verification", ["Joel Grodstein", "Nick Rethman", "Rahul Razdan", "Gabriel P. Bischoff"], "https://doi.org/10.1109/ICCAD.1991.185260", "iccad", 1991]], "Ronald B. Stewart": [["Static Timing Analysis Using Interval Constraints", ["Ronald B. Stewart", "Jacques Benkoski"], "https://doi.org/10.1109/ICCAD.1991.185261", "iccad", 1991]], "Jacques Benkoski": [["Static Timing Analysis Using Interval Constraints", ["Ronald B. Stewart", "Jacques Benkoski"], "https://doi.org/10.1109/ICCAD.1991.185261", "iccad", 1991]], "Li-Ren Liu": [["The Calculation of Signal Stable Ranges in Combinational Circuits", ["Li-Ren Liu", "Hsi-Chuan Chen", "David Hung-Chang Du"], "https://doi.org/10.1109/ICCAD.1991.185262", "iccad", 1991]], "Steven M. Nowick": [["Automatic Synthesis of Locally-Clocked Asynchronous State Machines", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1991.185264", "iccad", 1991]], "David L. Dill": [["Automatic Synthesis of Locally-Clocked Asynchronous State Machines", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1991.185264", "iccad", 1991]], "Cho W. Moon": [["Synthesis of Hazard-Free Asynchronous Circuits from Graphical Specifications", ["Cho W. Moon", "Paul R. Stephan", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1991.185265", "iccad", 1991]], "Luciano Lavagno": [["Synthesis for Testability Techniques for Asynchronous Circuits", ["Kurt Keutzer", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185266", "iccad", 1991]], "Yutaka Sekiyama": [["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", "iccad", 1991]], "Yasuyuki Fujihara": [["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", "iccad", 1991]], "Terumine Hayashi": [["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", "iccad", 1991]], "Mitsuho Seki": [["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", "iccad", 1991]], "Jiro Kusuhara": [["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", "iccad", 1991]], "Kazuhiko Iijima": [["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", "iccad", 1991]], "Masahiro Takakura": [["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", "iccad", 1991]], "Koji Fukatani": [["Timing-Oriented Routers for PCB Layout Design of High-Performance Computers", ["Yutaka Sekiyama", "Yasuyuki Fujihara", "Terumine Hayashi", "Mitsuho Seki", "Jiro Kusuhara", "Kazuhiko Iijima", "Masahiro Takakura", "Koji Fukatani"], "https://doi.org/10.1109/ICCAD.1991.185268", "iccad", 1991]], "Ren-Song Tsay": [["Exact Zero Skew", ["Ren-Song Tsay"], "https://doi.org/10.1109/ICCAD.1991.185269", "iccad", 1991]], "Tsukasa Yamauchi": [["PROTON: A Parallel Detailed Router on an MIMD Parallel Machine", ["Tsukasa Yamauchi", "Akio Ishizuka", "Toshiyuki Nakata", "Nobuyuki Nishiguchi", "Nobuhiko Koike"], "https://doi.org/10.1109/ICCAD.1991.185270", "iccad", 1991]], "Akio Ishizuka": [["PROTON: A Parallel Detailed Router on an MIMD Parallel Machine", ["Tsukasa Yamauchi", "Akio Ishizuka", "Toshiyuki Nakata", "Nobuyuki Nishiguchi", "Nobuhiko Koike"], "https://doi.org/10.1109/ICCAD.1991.185270", "iccad", 1991]], "Toshiyuki Nakata": [["PROTON: A Parallel Detailed Router on an MIMD Parallel Machine", ["Tsukasa Yamauchi", "Akio Ishizuka", "Toshiyuki Nakata", "Nobuyuki Nishiguchi", "Nobuhiko Koike"], "https://doi.org/10.1109/ICCAD.1991.185270", "iccad", 1991]], "Nobuyuki Nishiguchi": [["PROTON: A Parallel Detailed Router on an MIMD Parallel Machine", ["Tsukasa Yamauchi", "Akio Ishizuka", "Toshiyuki Nakata", "Nobuyuki Nishiguchi", "Nobuhiko Koike"], "https://doi.org/10.1109/ICCAD.1991.185270", "iccad", 1991]], "Nobuhiko Koike": [["PROTON: A Parallel Detailed Router on an MIMD Parallel Machine", ["Tsukasa Yamauchi", "Akio Ishizuka", "Toshiyuki Nakata", "Nobuyuki Nishiguchi", "Nobuhiko Koike"], "https://doi.org/10.1109/ICCAD.1991.185270", "iccad", 1991]], "Rajeev Jayaraman": [["A Parallel Steiner Heuristic for Wirelength Estimation of Large Net Populations", ["Rajeev Jayaraman", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1991.185271", "iccad", 1991]], "Rob A. Rutenbar": [["A Parallel Steiner Heuristic for Wirelength Estimation of Large Net Populations", ["Rajeev Jayaraman", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1991.185271", "iccad", 1991], ["Techniques for Simultaneous Placement and Routing of Custom Analog Cells in KOAN/ANAGRAM II", ["John M. Cohn", "David J. Garrod", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1991.185285", "iccad", 1991]], "Randal E. Bryant": [["Extraction of Gate Level Models from Transistor Circuits by Four-Valued Symbolic Analysis", ["Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1991.185273", "iccad", 1991]], "Andrew T. Yang": [["Bipolar Timing Modeling Including Interconnects Based on Parametric Correction", ["Andrew T. Yang", "Yu-Hsu Chang"], "https://doi.org/10.1109/ICCAD.1991.185274", "iccad", 1991]], "Yu-Hsu Chang": [["Bipolar Timing Modeling Including Interconnects Based on Parametric Correction", ["Andrew T. Yang", "Yu-Hsu Chang"], "https://doi.org/10.1109/ICCAD.1991.185274", "iccad", 1991]], "Karim Khordoc": [["A Stimulus/Response System Based on Hierarchical Timing Diagrams", ["Karim Khordoc", "Mario Dufresne", "Eduard Cerny"], "https://doi.org/10.1109/ICCAD.1991.185275", "iccad", 1991]], "Mario Dufresne": [["A Stimulus/Response System Based on Hierarchical Timing Diagrams", ["Karim Khordoc", "Mario Dufresne", "Eduard Cerny"], "https://doi.org/10.1109/ICCAD.1991.185275", "iccad", 1991]], "Eduard Cerny": [["A Stimulus/Response System Based on Hierarchical Timing Diagrams", ["Karim Khordoc", "Mario Dufresne", "Eduard Cerny"], "https://doi.org/10.1109/ICCAD.1991.185275", "iccad", 1991]], "Andreas Munzner": [["Converting Combinational Circuits into Pipelined Data Paths", ["Andreas Munzner", "Gunter Hemme"], "https://doi.org/10.1109/ICCAD.1991.185278", "iccad", 1991]], "Gunter Hemme": [["Converting Combinational Circuits into Pipelined Data Paths", ["Andreas Munzner", "Gunter Hemme"], "https://doi.org/10.1109/ICCAD.1991.185278", "iccad", 1991]], "Kwang-Ting Cheng": [["An ATPG-Based Approach to Sequential Logic Optimization", ["Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1991.185279", "iccad", 1991], ["Timing-Driven Partial Scan", ["Jing-Yang Jou", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1991.185288", "iccad", 1991]], "Carl Pixley": [["Calculating Resetability and Reset Sequences", ["Carl Pixley", "Gary Beihl"], "https://doi.org/10.1109/ICCAD.1991.185280", "iccad", 1991]], "Gary Beihl": [["Calculating Resetability and Reset Sequences", ["Carl Pixley", "Gary Beihl"], "https://doi.org/10.1109/ICCAD.1991.185280", "iccad", 1991]], "Filip Van Aelten": [["Verification of Relations Between Synchronous Machines", ["Filip Van Aelten", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1991.185281", "iccad", 1991]], "Jonathan Allen": [["Verification of Relations Between Synchronous Machines", ["Filip Van Aelten", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1991.185281", "iccad", 1991]], "Edward W. Y. Liu": [["A Behavioral Representation for Nyquist Rate A/D Converters", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli", "Georges G. E. Gielen", "Paul R. Gray"], "https://doi.org/10.1109/ICCAD.1991.185283", "iccad", 1991]], "Georges G. E. Gielen": [["A Behavioral Representation for Nyquist Rate A/D Converters", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli", "Georges G. E. Gielen", "Paul R. Gray"], "https://doi.org/10.1109/ICCAD.1991.185283", "iccad", 1991]], "Paul R. Gray": [["A Behavioral Representation for Nyquist Rate A/D Converters", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli", "Georges G. E. Gielen", "Paul R. Gray"], "https://doi.org/10.1109/ICCAD.1991.185283", "iccad", 1991]], "Prabir C. Maulik": [["Automating Analog Circuit Design using Constrained Optimization Techniques", ["Prabir C. Maulik", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1991.185284", "iccad", 1991]], "L. Richard Carley": [["Automating Analog Circuit Design using Constrained Optimization Techniques", ["Prabir C. Maulik", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1991.185284", "iccad", 1991], ["Techniques for Simultaneous Placement and Routing of Custom Analog Cells in KOAN/ANAGRAM II", ["John M. Cohn", "David J. Garrod", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1991.185285", "iccad", 1991]], "John M. Cohn": [["Techniques for Simultaneous Placement and Routing of Custom Analog Cells in KOAN/ANAGRAM II", ["John M. Cohn", "David J. Garrod", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1991.185285", "iccad", 1991]], "David J. Garrod": [["Techniques for Simultaneous Placement and Routing of Custom Analog Cells in KOAN/ANAGRAM II", ["John M. Cohn", "David J. Garrod", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1991.185285", "iccad", 1991]], "Vivek Chickermane": [["A Fault Oriented Partial Scan Design Approach", ["Vivek Chickermane", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185287", "iccad", 1991]], "Janak H. Patel": [["A Fault Oriented Partial Scan Design Approach", ["Vivek Chickermane", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185287", "iccad", 1991], ["A Signal-Driven Discrete Relaxation Technique for Architectural Level Test Generation", ["Jaushin Lee", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185303", "iccad", 1991], ["Methods for Reducing Events in Sequential Circuit Fault Simulation", ["Elizabeth M. Rudnick", "Thomas M. Niermann", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185328", "iccad", 1991]], "Jing-Yang Jou": [["Timing-Driven Partial Scan", ["Jing-Yang Jou", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1991.185288", "iccad", 1991]], "Rajesh Gupta": [["Ordering Storage Elements in a Single Scan Chain", ["Rajesh Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185289", "iccad", 1991]], "James H. Kukula": [["Finite State Machine Decomposition by Transition Pairing", ["James H. Kukula", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1991.185291", "iccad", 1991]], "June-Kyung Rho": [["Don't Care Sequences and the Optimization of Interacting Finite State Machines", ["June-Kyung Rho", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185292", "iccad", 1991]], "Gary D. Hachtel": [["Don't Care Sequences and the Optimization of Interacting Finite State Machines", ["June-Kyung Rho", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185292", "iccad", 1991], ["Extended BDD's: Trading off Canonicity for Structure in Verification Algorithms", ["Seh-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185305", "iccad", 1991], ["Variable Ordering and Selection for FSM Traversal", ["Seon-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185308", "iccad", 1991]], "Fabio Somenzi": [["Don't Care Sequences and the Optimization of Interacting Finite State Machines", ["June-Kyung Rho", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185292", "iccad", 1991], ["Extended BDD's: Trading off Canonicity for Structure in Verification Algorithms", ["Seh-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185305", "iccad", 1991], ["Variable Ordering and Selection for FSM Traversal", ["Seon-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185308", "iccad", 1991]], "Keisuke Bekki": [["An Automatic Finite State Machine Synthesis Using Temporal Logic Decomposition", ["Keisuke Bekki", "Tohru Nagai", "Nobuhiro Hamada", "Tsuguo Shimizu", "Noriharu Hiratsuka", "Kazumasa Shima"], "https://doi.org/10.1109/ICCAD.1991.185293", "iccad", 1991]], "Tohru Nagai": [["An Automatic Finite State Machine Synthesis Using Temporal Logic Decomposition", ["Keisuke Bekki", "Tohru Nagai", "Nobuhiro Hamada", "Tsuguo Shimizu", "Noriharu Hiratsuka", "Kazumasa Shima"], "https://doi.org/10.1109/ICCAD.1991.185293", "iccad", 1991]], "Nobuhiro Hamada": [["An Automatic Finite State Machine Synthesis Using Temporal Logic Decomposition", ["Keisuke Bekki", "Tohru Nagai", "Nobuhiro Hamada", "Tsuguo Shimizu", "Noriharu Hiratsuka", "Kazumasa Shima"], "https://doi.org/10.1109/ICCAD.1991.185293", "iccad", 1991]], "Tsuguo Shimizu": [["An Automatic Finite State Machine Synthesis Using Temporal Logic Decomposition", ["Keisuke Bekki", "Tohru Nagai", "Nobuhiro Hamada", "Tsuguo Shimizu", "Noriharu Hiratsuka", "Kazumasa Shima"], "https://doi.org/10.1109/ICCAD.1991.185293", "iccad", 1991]], "Noriharu Hiratsuka": [["An Automatic Finite State Machine Synthesis Using Temporal Logic Decomposition", ["Keisuke Bekki", "Tohru Nagai", "Nobuhiro Hamada", "Tsuguo Shimizu", "Noriharu Hiratsuka", "Kazumasa Shima"], "https://doi.org/10.1109/ICCAD.1991.185293", "iccad", 1991]], "Kazumasa Shima": [["An Automatic Finite State Machine Synthesis Using Temporal Logic Decomposition", ["Keisuke Bekki", "Tohru Nagai", "Nobuhiro Hamada", "Tsuguo Shimizu", "Noriharu Hiratsuka", "Kazumasa Shima"], "https://doi.org/10.1109/ICCAD.1991.185293", "iccad", 1991]], "Nancy D. Holmes": [["Algorithms for Three-Layer Over-The-Cell Channel Routing", ["Nancy D. Holmes", "Naveed A. Sherwani", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1991.185295", "iccad", 1991]], "Naveed A. Sherwani": [["Algorithms for Three-Layer Over-The-Cell Channel Routing", ["Nancy D. Holmes", "Naveed A. Sherwani", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1991.185295", "iccad", 1991], ["On Topological Via Minimization and Routing", ["Moazzem Hossain", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1991.185324", "iccad", 1991], ["Switchbox Steiner Tree Problem in Presence of Obstacles", ["S. Miriyala", "Jahangir A. Hashmi", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1991.185325", "iccad", 1991]], "Majid Sarrafzadeh": [["Algorithms for Three-Layer Over-The-Cell Channel Routing", ["Nancy D. Holmes", "Naveed A. Sherwani", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1991.185295", "iccad", 1991], ["The Crossing Distribution Problem", ["Malgorzata Marek-Sadowska", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1991.185323", "iccad", 1991]], "Masayuki Terai": [["A New Model for Over-The-Cell Channel Routing with Three Layers", ["Masayuki Terai", "Kazuhiro Takahashi", "Kazuo Nakajima", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1991.185296", "iccad", 1991]], "Kazuhiro Takahashi": [["A New Model for Over-The-Cell Channel Routing with Three Layers", ["Masayuki Terai", "Kazuhiro Takahashi", "Kazuo Nakajima", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1991.185296", "iccad", 1991]], "Kazuo Nakajima": [["A New Model for Over-The-Cell Channel Routing with Three Layers", ["Masayuki Terai", "Kazuhiro Takahashi", "Kazuo Nakajima", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1991.185296", "iccad", 1991]], "Koji Sato": [["A New Model for Over-The-Cell Channel Routing with Three Layers", ["Masayuki Terai", "Kazuhiro Takahashi", "Kazuo Nakajima", "Koji Sato"], "https://doi.org/10.1109/ICCAD.1991.185296", "iccad", 1991]], "Yachyang Sun": [["A Channel Router for Single Layer Customization Technology", ["Yachyang Sun", "Sai-keung Dong", "Shinji Sato", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185297", "iccad", 1991]], "Sai-keung Dong": [["A Channel Router for Single Layer Customization Technology", ["Yachyang Sun", "Sai-keung Dong", "Shinji Sato", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185297", "iccad", 1991]], "Shinji Sato": [["A Channel Router for Single Layer Customization Technology", ["Yachyang Sun", "Sai-keung Dong", "Shinji Sato", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185297", "iccad", 1991]], "Cliff Yungchin Hou": [["A Hierarchical Methodology to Improve Channel Routing by Pin Permutation", ["Cliff Yungchin Hou", "C. Y. Roger Chen"], "https://doi.org/10.1109/ICCAD.1991.185298", "iccad", 1991]], "Dong-Ho Lee": [["A New Test Generation Method for Sequential Circuits", ["Dong-Ho Lee", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185300", "iccad", 1991]], "Sudhakar M. Reddy": [["A New Test Generation Method for Sequential Circuits", ["Dong-Ho Lee", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185300", "iccad", 1991], ["Test Generation for Synchronous Sequential Circuits Based on Fault Extraction", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185301", "iccad", 1991], ["Increasing Fault Coverage for Synchronous Sequential Circuits by the Multiple Observation Time Test Strategy", ["Irith Pomeranz", "Sudhakar M. Reddy", "Lakshmi N. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185302", "iccad", 1991]], "Irith Pomeranz": [["Test Generation for Synchronous Sequential Circuits Based on Fault Extraction", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185301", "iccad", 1991], ["Increasing Fault Coverage for Synchronous Sequential Circuits by the Multiple Observation Time Test Strategy", ["Irith Pomeranz", "Sudhakar M. Reddy", "Lakshmi N. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185302", "iccad", 1991]], "Lakshmi N. Reddy": [["Increasing Fault Coverage for Synchronous Sequential Circuits by the Multiple Observation Time Test Strategy", ["Irith Pomeranz", "Sudhakar M. Reddy", "Lakshmi N. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185302", "iccad", 1991]], "Jaushin Lee": [["A Signal-Driven Discrete Relaxation Technique for Architectural Level Test Generation", ["Jaushin Lee", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185303", "iccad", 1991]], "Seh-Woong Jeong": [["Extended BDD's: Trading off Canonicity for Structure in Verification Algorithms", ["Seh-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185305", "iccad", 1991]], "Bernard Plessier": [["Extended BDD's: Trading off Canonicity for Structure in Verification Algorithms", ["Seh-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185305", "iccad", 1991], ["Variable Ordering and Selection for FSM Traversal", ["Seon-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185308", "iccad", 1991]], "Jawahar Jain": [["Probabilistic Design Verification", ["Jawahar Jain", "James R. Bitner", "Donald S. Fussell", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1991.185306", "iccad", 1991]], "James R. Bitner": [["Probabilistic Design Verification", ["Jawahar Jain", "James R. Bitner", "Donald S. Fussell", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1991.185306", "iccad", 1991]], "Donald S. Fussell": [["Probabilistic Design Verification", ["Jawahar Jain", "James R. Bitner", "Donald S. Fussell", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1991.185306", "iccad", 1991]], "Jacob A. Abraham": [["Probabilistic Design Verification", ["Jawahar Jain", "James R. Bitner", "Donald S. Fussell", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1991.185306", "iccad", 1991]], "Nagisa Ishiura": [["Minimazation of Binary Decision Diagrams Based on Exchanges of Variables", ["Nagisa Ishiura", "Hiroshi Sawada", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1991.185307", "iccad", 1991], ["Fault Simulation for Multiple Faults Using Shared BDD Representation of Fault Sets", ["Noriyuki Takahashi", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1991.185329", "iccad", 1991]], "Hiroshi Sawada": [["Minimazation of Binary Decision Diagrams Based on Exchanges of Variables", ["Nagisa Ishiura", "Hiroshi Sawada", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1991.185307", "iccad", 1991]], "Shuzo Yajima": [["Minimazation of Binary Decision Diagrams Based on Exchanges of Variables", ["Nagisa Ishiura", "Hiroshi Sawada", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1991.185307", "iccad", 1991], ["Fault Simulation for Multiple Faults Using Shared BDD Representation of Fault Sets", ["Noriyuki Takahashi", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1991.185329", "iccad", 1991]], "Seon-Woong Jeong": [["Variable Ordering and Selection for FSM Traversal", ["Seon-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185308", "iccad", 1991]], "Sachin S. Sapatnekar": [["A Convex Optimization Approach to Transistor Sizing for CMOS Circuits", ["Sachin S. Sapatnekar", "Vasant B. Rao", "Pravin M. Vaidya"], "https://doi.org/10.1109/ICCAD.1991.185310", "iccad", 1991]], "Vasant B. Rao": [["A Convex Optimization Approach to Transistor Sizing for CMOS Circuits", ["Sachin S. Sapatnekar", "Vasant B. Rao", "Pravin M. Vaidya"], "https://doi.org/10.1109/ICCAD.1991.185310", "iccad", 1991]], "Pravin M. Vaidya": [["A Convex Optimization Approach to Transistor Sizing for CMOS Circuits", ["Sachin S. Sapatnekar", "Vasant B. Rao", "Pravin M. Vaidya"], "https://doi.org/10.1109/ICCAD.1991.185310", "iccad", 1991]], "Edgar Auer": [["A New Linear Placement Algorithm for Cell Generation", ["Edgar Auer", "Werner L. Schiele", "Georg Sigl"], "https://doi.org/10.1109/ICCAD.1991.185311", "iccad", 1991]], "Werner L. Schiele": [["A New Linear Placement Algorithm for Cell Generation", ["Edgar Auer", "Werner L. Schiele", "Georg Sigl"], "https://doi.org/10.1109/ICCAD.1991.185311", "iccad", 1991]], "Georg Sigl": [["A New Linear Placement Algorithm for Cell Generation", ["Edgar Auer", "Werner L. Schiele", "Georg Sigl"], "https://doi.org/10.1109/ICCAD.1991.185311", "iccad", 1991]], "Katsunori Tani": [["Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits", ["Katsunori Tani", "Kyoichi Izumi", "Masahiko Kashimura", "Tsuneo Matsuda", "Takashi Fujii"], "https://doi.org/10.1109/ICCAD.1991.185312", "iccad", 1991]], "Kyoichi Izumi": [["Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits", ["Katsunori Tani", "Kyoichi Izumi", "Masahiko Kashimura", "Tsuneo Matsuda", "Takashi Fujii"], "https://doi.org/10.1109/ICCAD.1991.185312", "iccad", 1991]], "Masahiko Kashimura": [["Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits", ["Katsunori Tani", "Kyoichi Izumi", "Masahiko Kashimura", "Tsuneo Matsuda", "Takashi Fujii"], "https://doi.org/10.1109/ICCAD.1991.185312", "iccad", 1991]], "Tsuneo Matsuda": [["Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits", ["Katsunori Tani", "Kyoichi Izumi", "Masahiko Kashimura", "Tsuneo Matsuda", "Takashi Fujii"], "https://doi.org/10.1109/ICCAD.1991.185312", "iccad", 1991]], "Takashi Fujii": [["Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits", ["Katsunori Tani", "Kyoichi Izumi", "Masahiko Kashimura", "Tsuneo Matsuda", "Takashi Fujii"], "https://doi.org/10.1109/ICCAD.1991.185312", "iccad", 1991]], "Sen-Pin Lin": [["A Systematic Approach for Designing Testable VLSI Circuits", ["Sen-Pin Lin", "Charles Njinda", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1991.185314", "iccad", 1991]], "Edwin Hsing-Mean Sha": [["Design for Easily Applying Test Vectors to Improve Delay Fault Coverage", ["Edwin Hsing-Mean Sha", "Liang-Fang Chao"], "https://doi.org/10.1109/ICCAD.1991.185315", "iccad", 1991]], "Liang-Fang Chao": [["Design for Easily Applying Test Vectors to Improve Delay Fault Coverage", ["Edwin Hsing-Mean Sha", "Liang-Fang Chao"], "https://doi.org/10.1109/ICCAD.1991.185315", "iccad", 1991]], "Mark D. Sloan": [["The Impedance Fault Model and Design for Robust Impedance Fault Testability", ["Mark D. Sloan", "William A. Rogers", "Srihari Shoroff"], "https://doi.org/10.1109/ICCAD.1991.185316", "iccad", 1991]], "William A. Rogers": [["The Impedance Fault Model and Design for Robust Impedance Fault Testability", ["Mark D. Sloan", "William A. Rogers", "Srihari Shoroff"], "https://doi.org/10.1109/ICCAD.1991.185316", "iccad", 1991]], "Srihari Shoroff": [["The Impedance Fault Model and Design for Robust Impedance Fault Testability", ["Mark D. Sloan", "William A. Rogers", "Srihari Shoroff"], "https://doi.org/10.1109/ICCAD.1991.185316", "iccad", 1991]], "Masahiro Fujita": [["Application of Boolean Unification to Combinational Logic Synthesis", ["Masahiro Fujita", "Yutaka Tamiya", "Yuji Kukimoto", "Kuang-Chien Chen"], "https://doi.org/10.1109/ICCAD.1991.185318", "iccad", 1991], ["Multi-Level Logic Minimization Based on Minimal Support and its Application to the Minimization of Look-Up Table Type FPGAs", ["Masahiro Fujita", "Yusuke Matsunaga"], "https://doi.org/10.1109/ICCAD.1991.185332", "iccad", 1991]], "Yutaka Tamiya": [["Application of Boolean Unification to Combinational Logic Synthesis", ["Masahiro Fujita", "Yutaka Tamiya", "Yuji Kukimoto", "Kuang-Chien Chen"], "https://doi.org/10.1109/ICCAD.1991.185318", "iccad", 1991]], "Yuji Kukimoto": [["Application of Boolean Unification to Combinational Logic Synthesis", ["Masahiro Fujita", "Yutaka Tamiya", "Yuji Kukimoto", "Kuang-Chien Chen"], "https://doi.org/10.1109/ICCAD.1991.185318", "iccad", 1991]], "Kuang-Chien Chen": [["Application of Boolean Unification to Combinational Logic Synthesis", ["Masahiro Fujita", "Yutaka Tamiya", "Yuji Kukimoto", "Kuang-Chien Chen"], "https://doi.org/10.1109/ICCAD.1991.185318", "iccad", 1991]], "Yang Cai": [["Minimizing Channel Density by Shifting Blocks and Terminals", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1991.185322", "iccad", 1991]], "Malgorzata Marek-Sadowska": [["The Crossing Distribution Problem", ["Malgorzata Marek-Sadowska", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1991.185323", "iccad", 1991]], "Moazzem Hossain": [["On Topological Via Minimization and Routing", ["Moazzem Hossain", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1991.185324", "iccad", 1991]], "S. Miriyala": [["Switchbox Steiner Tree Problem in Presence of Obstacles", ["S. Miriyala", "Jahangir A. Hashmi", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1991.185325", "iccad", 1991]], "Jahangir A. Hashmi": [["Switchbox Steiner Tree Problem in Presence of Obstacles", ["S. Miriyala", "Jahangir A. Hashmi", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1991.185325", "iccad", 1991]], "Nikolaus Gouders": [["PARIS: A Parallel Pattern Fault Simulator for Synchronous Sequential Circuits", ["Nikolaus Gouders", "Reinhard Kaibel"], "https://doi.org/10.1109/ICCAD.1991.185327", "iccad", 1991]], "Reinhard Kaibel": [["PARIS: A Parallel Pattern Fault Simulator for Synchronous Sequential Circuits", ["Nikolaus Gouders", "Reinhard Kaibel"], "https://doi.org/10.1109/ICCAD.1991.185327", "iccad", 1991]], "Elizabeth M. Rudnick": [["Methods for Reducing Events in Sequential Circuit Fault Simulation", ["Elizabeth M. Rudnick", "Thomas M. Niermann", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185328", "iccad", 1991]], "Thomas M. Niermann": [["Methods for Reducing Events in Sequential Circuit Fault Simulation", ["Elizabeth M. Rudnick", "Thomas M. Niermann", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1991.185328", "iccad", 1991]], "Noriyuki Takahashi": [["Fault Simulation for Multiple Faults Using Shared BDD Representation of Fault Sets", ["Noriyuki Takahashi", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1991.185329", "iccad", 1991]], "Terry Lee": [["A Switch-Level Matrix Approach to Transistor-Level Fault Simulation", ["Terry Lee", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1991.185330", "iccad", 1991]], "Ibrahim N. Hajj": [["A Switch-Level Matrix Approach to Transistor-Level Fault Simulation", ["Terry Lee", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1991.185330", "iccad", 1991]], "Yusuke Matsunaga": [["Multi-Level Logic Minimization Based on Minimal Support and its Application to the Minimization of Look-Up Table Type FPGAs", ["Masahiro Fujita", "Yusuke Matsunaga"], "https://doi.org/10.1109/ICCAD.1991.185332", "iccad", 1991]], "Narendra V. Shenoy": [["Improved Logic Synthesis Algorithms for Table Look Up Architectures", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185333", "iccad", 1991], ["Performance Directed Synthesis for Table Look Up Programmable Gate Arrays", ["Rajeev Murgai", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1991.185335", "iccad", 1991]], "Robert J. Francis": [["Technology Mapping on Lookup Table-Based FPGAs for Performance", ["Robert J. Francis", "Jonathan Rose", "Zvonko G. Vranesic"], "https://doi.org/10.1109/ICCAD.1991.185334", "iccad", 1991]], "Jonathan Rose": [["Technology Mapping on Lookup Table-Based FPGAs for Performance", ["Robert J. Francis", "Jonathan Rose", "Zvonko G. Vranesic"], "https://doi.org/10.1109/ICCAD.1991.185334", "iccad", 1991]], "Zvonko G. Vranesic": [["Technology Mapping on Lookup Table-Based FPGAs for Performance", ["Robert J. Francis", "Jonathan Rose", "Zvonko G. Vranesic"], "https://doi.org/10.1109/ICCAD.1991.185334", "iccad", 1991]]}