\hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical}{}\doxysection{v8\+::internal\+::maglev\+::Int32\+Shift\+Right\+Logical Class Reference}
\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical}\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}


{\ttfamily \#include $<$maglev-\/ir.\+h$>$}



Inheritance diagram for v8\+::internal\+::maglev\+::Int32\+Shift\+Right\+Logical\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=252pt]{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::maglev\+::Int32\+Shift\+Right\+Logical\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a64e01e910be898e8bc495f779561049f}{Int32\+Shift\+Right\+Logical}} (uint64\+\_\+t bitfield)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}} \& \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a668e39d621ac7cbd260183479325bf51}{left\+\_\+input}} ()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}} \& \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ad32550973c82a9afd3ffda1a23f338a8}{right\+\_\+input}} ()
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ace02a39fed838fb41f0ead9164cdefa1}{Set\+Value\+Location\+Constraints}} ()
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a092348b5197388a0d1266b78839fb557}{Generate\+Code}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_adfcd00742a835b53fa7b343a07b84312}{Print\+Params}} (std\+::ostream \&, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevGraphLabeller}{Maglev\+Graph\+Labeller}} $\ast$) const
\end{DoxyCompactItemize}
\doxysubsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1OpProperties}{Op\+Properties}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a389c9d676269a8f1d957ed1900841c71}{k\+Properties}} = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1OpProperties_a8effe51dc7caac662952479f4c773476}{Op\+Properties\+::\+Uint32}}()
\item 
static constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1FixedInputNodeTMixin_aeb2964b99727c000f9ffef31bcfe545f}{Base\+::\+Input\+Types}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a29fe958eaa5b3afd460c6db14e017bf7}{k\+Input\+Types}}
\item 
static constexpr int \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ada93e737ad7239850b350c221c33b5f8}{k\+Left\+Index}} = 0
\item 
static constexpr int \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ab250b53632b84209c716e9afdd43eade}{k\+Right\+Index}} = 1
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a64e01e910be898e8bc495f779561049f}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a64e01e910be898e8bc495f779561049f}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!Int32ShiftRightLogical@{Int32ShiftRightLogical}}
\index{Int32ShiftRightLogical@{Int32ShiftRightLogical}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{Int32ShiftRightLogical()}{Int32ShiftRightLogical()}}
{\footnotesize\ttfamily v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::\+Int32\+Shift\+Right\+Logical (\begin{DoxyParamCaption}\item[{uint64\+\_\+t}]{bitfield }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a092348b5197388a0d1266b78839fb557}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a092348b5197388a0d1266b78839fb557}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!GenerateCode@{GenerateCode}}
\index{GenerateCode@{GenerateCode}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{GenerateCode()}{GenerateCode()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::\+Generate\+Code (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$}]{,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a668e39d621ac7cbd260183479325bf51}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a668e39d621ac7cbd260183479325bf51}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!left\_input@{left\_input}}
\index{left\_input@{left\_input}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{left\_input()}{left\_input()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}}\& v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::left\+\_\+input (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_adfcd00742a835b53fa7b343a07b84312}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_adfcd00742a835b53fa7b343a07b84312}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!PrintParams@{PrintParams}}
\index{PrintParams@{PrintParams}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{PrintParams()}{PrintParams()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::\+Print\+Params (\begin{DoxyParamCaption}\item[{std\+::ostream \&}]{,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevGraphLabeller}{Maglev\+Graph\+Labeller}} $\ast$}]{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ad32550973c82a9afd3ffda1a23f338a8}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ad32550973c82a9afd3ffda1a23f338a8}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!right\_input@{right\_input}}
\index{right\_input@{right\_input}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{right\_input()}{right\_input()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}}\& v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::right\+\_\+input (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ace02a39fed838fb41f0ead9164cdefa1}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ace02a39fed838fb41f0ead9164cdefa1}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!SetValueLocationConstraints@{SetValueLocationConstraints}}
\index{SetValueLocationConstraints@{SetValueLocationConstraints}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{SetValueLocationConstraints()}{SetValueLocationConstraints()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::\+Set\+Value\+Location\+Constraints (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a29fe958eaa5b3afd460c6db14e017bf7}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a29fe958eaa5b3afd460c6db14e017bf7}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!kInputTypes@{kInputTypes}}
\index{kInputTypes@{kInputTypes}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{kInputTypes}{kInputTypes}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1FixedInputNodeTMixin_aeb2964b99727c000f9ffef31bcfe545f}{Base\+::\+Input\+Types}} v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::k\+Input\+Types\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{}
\DoxyCodeLine{      \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a3314ac8c3e0bd8b4886122d4288832b9a10c09f8bff3c372f21cd8a13e01ae941}{ValueRepresentation::kInt32}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a3314ac8c3e0bd8b4886122d4288832b9a10c09f8bff3c372f21cd8a13e01ae941}{ValueRepresentation::kInt32}}\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ada93e737ad7239850b350c221c33b5f8}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ada93e737ad7239850b350c221c33b5f8}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!kLeftIndex@{kLeftIndex}}
\index{kLeftIndex@{kLeftIndex}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{kLeftIndex}{kLeftIndex}}
{\footnotesize\ttfamily constexpr int v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::k\+Left\+Index = 0\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a389c9d676269a8f1d957ed1900841c71}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_a389c9d676269a8f1d957ed1900841c71}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!kProperties@{kProperties}}
\index{kProperties@{kProperties}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{kProperties}{kProperties}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1OpProperties}{Op\+Properties}} v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::k\+Properties = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1OpProperties_a8effe51dc7caac662952479f4c773476}{Op\+Properties\+::\+Uint32}}()\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ab250b53632b84209c716e9afdd43eade}\label{classv8_1_1internal_1_1maglev_1_1Int32ShiftRightLogical_ab250b53632b84209c716e9afdd43eade}} 
\index{v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}!kRightIndex@{kRightIndex}}
\index{kRightIndex@{kRightIndex}!v8::internal::maglev::Int32ShiftRightLogical@{v8::internal::maglev::Int32ShiftRightLogical}}
\doxysubsubsection{\texorpdfstring{kRightIndex}{kRightIndex}}
{\footnotesize\ttfamily constexpr int v8\+::internal\+::maglev\+::\+Int32\+Shift\+Right\+Logical\+::k\+Right\+Index = 1\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{maglev-ir_8h}{maglev-\/ir.\+h}}\end{DoxyCompactItemize}
