Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 2687d0295b164544a50275f3b65ec98c --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L axi_bram_ctrl_v4_0_10 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_10 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_11 -L fifo_generator_v13_1_3 -L axi_data_fifo_v2_1_10 -L axi_crossbar_v2_1_12 -L axi_protocol_converter_v2_1_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DDR3_sim_test_behav xil_defaultlib.DDR3_sim_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_10.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_10.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture ddr3_sim_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.DDR3_sim_axi_bram_ctrl_0_0 [ddr3_sim_axi_bram_ctrl_0_0_defau...]
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_23HTO3 [m00_couplers_imp_23hto3_default]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axi_r...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axi_r...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_b...
Compiling module axi_protocol_converter_v2_1_11.axi_protocol_converter_v2_1_11_a...
Compiling module xil_defaultlib.DDR3_sim_auto_pc_0
Compiling architecture structure of entity xil_defaultlib.m01_couplers_imp_1SLZFDE [m01_couplers_imp_1slzfde_default]
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_1YO0EUP [s00_couplers_imp_1yo0eup_default]
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_decode...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_splitter
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_reg_s...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_route...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axi_r...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_arbite...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_decerr_slav...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_crossbar(C_...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_axi_crossba...
Compiling module xil_defaultlib.DDR3_sim_xbar_0
Compiling architecture structure of entity xil_defaultlib.DDR3_sim_axi_mem_intercon_0 [ddr3_sim_axi_mem_intercon_0_defa...]
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.DDR3_sim_blk_mem_gen_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DDR3_sim_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.DDR3_sim_clk_wiz_0_0
Compiling architecture arch_imp of entity xil_defaultlib.memory_tester_v1_0_S00_AXI [memory_tester_v1_0_s00_axi_defau...]
Compiling architecture implementation of entity xil_defaultlib.memory_tester_v1_0_M00_AXI [\memory_tester_v1_0_M00_AXI(c_m_...]
Compiling architecture arch_imp of entity xil_defaultlib.memory_tester_v1_0 [\memory_tester_v1_0(c_m00_axi_aw...]
Compiling architecture ddr3_sim_memory_tester_0_0_arch of entity xil_defaultlib.DDR3_sim_memory_tester_0_0 [ddr3_sim_memory_tester_0_0_defau...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture ddr3_sim_rst_clk_wiz_0_100m_0_arch of entity xil_defaultlib.DDR3_sim_rst_clk_wiz_0_100M_0 [ddr3_sim_rst_clk_wiz_0_100m_0_de...]
Compiling architecture structure of entity xil_defaultlib.DDR3_sim [ddr3_sim_default]
Compiling architecture structure of entity xil_defaultlib.DDR3_sim_wrapper [ddr3_sim_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.ddr3_sim_test
Built simulation snapshot DDR3_sim_test_behav
