library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ADC is
    Port(
        octet : in STD_LOGIC_VECTOR (0 downto 0)
    );
end entity;

architecture Behavioral of ADC is

begin


end Behavioral;
