<!-- Banner (optional, can add later if desired) -->
<!-- <p align="center">
  <img src="assets/banner.png" alt="Kashaf Banner" width="800"/>
</p> -->

# ğŸ‘‹ Hi there, Iâ€™m **Kashaf**!

### ğŸš€ FPGA & SoC Design Enthusiast | System Design Explorer | Engineering with Code

---

## ğŸ“ About Me

Iâ€™m a **Telecommunications Engineer** passionate about **digital systems, embedded hardware**, and **hardware simulation**.  
From **low-level FPGA projects** to **System-on-Chip (SoC)** experiments, I enjoy bridging the gap between hardware and software with efficient, elegant solutions.  
Currently expanding my expertise in **RISC-V**, **SystemVerilog**, and **hardware verification methodologies**.

---

## ğŸ’» Tech Stack & Tools

![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FF6600?style=for-the-badge&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-2C2D72?style=for-the-badge&logoColor=white)
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logoColor=white)
![Assembly](https://img.shields.io/badge/Assembly-6E4C13?style=for-the-badge&logoColor=white)
![Makefile](https://img.shields.io/badge/Makefile-427819?style=for-the-badge&logoColor=white)
![Tcl](https://img.shields.io/badge/Tcl-1E5E9E?style=for-the-badge&logoColor=white)

---

## ğŸ“‚ Featured Projects

| ğŸ“ Repository                                                                                               | ğŸ—‚ï¸ Description                                                        |
|:-----------------------------------------------------------------------------------------------------------|:-----------------------------------------------------------------------|
| [FYP-material-kashaf](https://github.com/kashaf619/FYP-material-kashaf)                                     | Final Year Project resources and SystemVerilog code.                  |
| [FYDP-11-2021-RISC-V-SoC-for-Communication](https://github.com/kashaf619/FYDP-11-2021-RISC-V-SoC-for-Communication) | RISC-V SoC design coursework for communication systems.               |
| [Quartus-Projects](https://github.com/kashaf619/Quartus-Projects)                                           | FPGA projects using Quartus & SystemVerilog.                          |
| [Kickstart-for-Verilator](https://github.com/kashaf619/Kickstart-for-Verilator)                             | Practical guide to setting up Verilator simulations.                  |
| [University-Labs](https://github.com/kashaf619/University-Labs)                                             | Lab assignments in C, Python, Assembly.                               |
| [CodeInfiniteX-Python-Tasks](https://github.com/kashaf619/CodeInfiniteX-Python-Tasks)                       | Python tasks completed during internship programs.                    |
| [ssgc_internship_material](https://github.com/kashaf619/ssgc_internship_material)                           | C++ projects and resources from internship at SSGC.                   |
| [DreamBig-Internship-Assignmnet-Codes](https://github.com/kashaf619/DreamBig-Internship-Assignmnet-Codes)   | C++, SystemVerilog, and Makefile-based internship assignments.        |
| [c-learning](https://github.com/kashaf619/c-learning)                                                       | Learning projects and experiments in the C language.                  |

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=kashaf619&show_icons=true&theme=tokyonight" alt="Kashaf's GitHub Stats"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=kashaf619&layout=compact&theme=tokyonight" alt="Top Languages"/>
</p>

---

## ğŸ“« Contact Me

- ğŸ“§ Email: **kashafudduja619@gmail.com**  
- ğŸ”— [LinkedIn](https://linkedin.com/in/kashaf619)  
- ğŸ¦ [Twitter](https://twitter.com/kashaf619)

---

*Thank you for visiting! Letâ€™s build cool things together.* ğŸš€