$date
	Mon Sep 21 22:02:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_Decoder $end
$scope module tb $end
$var wire 1 ! en $end
$var wire 3 " x [2:0] $end
$var reg 8 # D [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#10000
b1 #
1!
#20000
b10 #
b1 "
#25000
b100 #
b10 "
#30000
b1000 #
b11 "
#35000
b10000 #
b100 "
#40000
b100000 #
b101 "
#45000
b1000000 #
b110 "
#50000
b10000000 #
b111 "
#55000
b1 #
b0 "
#60000
