{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682694380787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682694380787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 22:06:19 2023 " "Processing started: Fri Apr 28 22:06:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682694380787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682694380787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_Merging -c Register_Merging " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_Merging -c Register_Merging" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682694380787 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682694381150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "present_state.bdf 1 1 " "Found 1 design units, including 1 entities, in source file present_state.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PRESENT_STATE " "Found entity 1: PRESENT_STATE" {  } { { "PRESENT_STATE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/PRESENT_STATE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OUTPUT " "Found entity 1: OUTPUT" {  } { { "OUTPUT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/OUTPUT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_state.bdf 1 1 " "Found 1 design units, including 1 entities, in source file next_state.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEXT_STATE " "Found entity 1: NEXT_STATE" {  } { { "NEXT_STATE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/NEXT_STATE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/FULL_ADDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "MUX21.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/MUX21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21_8BIT " "Found entity 1: MUX21_8BIT" {  } { { "MUX21_8BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/MUX21_8BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_8_BIT " "Found entity 1: ADDER_8_BIT" {  } { { "ADDER_8_BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/ADDER_8_BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tri_state.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRI_STATE " "Found entity 1: TRI_STATE" {  } { { "TRI_STATE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/TRI_STATE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_3bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rs_3bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RS_3BIT " "Found entity 1: RS_3BIT" {  } { { "RS_3BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_3BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_3_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rs_3_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RS_3_BIT " "Found entity 1: RS_3_BIT" {  } { { "RS_3_BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_3_BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rs_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RS_1BIT " "Found entity 1: RS_1BIT" {  } { { "RS_1BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_1_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rs_1_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RS_1_BIT " "Found entity 1: RS_1_BIT" {  } { { "RS_1_BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_1_BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/REGISTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_min_sub_abs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_min_sub_abs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_MIN_SUB_ABS " "Found entity 1: ADD_MIN_SUB_ABS" {  } { { "ADD_MIN_SUB_ABS.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/ADD_MIN_SUB_ABS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs_max.bdf 1 1 " "Found 1 design units, including 1 entities, in source file abs_max.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ABS_MAX " "Found entity 1: ABS_MAX" {  } { { "ABS_MAX.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/ABS_MAX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_cell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file_cell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File_Cell " "Found entity 1: Register_File_Cell" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File_8x1 " "Found entity 1: Register_File_8x1" {  } { { "Register_File_8x1.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_to_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_2_TO_4 " "Found entity 1: DECODER_2_TO_4" {  } { { "DECODER_2_TO_4.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/DECODER_2_TO_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_r1_r3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file_r1_r3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File_R1_R3 " "Found entity 1: Register_File_R1_R3" {  } { { "Register_File_R1_R3.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_R1_R3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_1_to_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_1_to_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_1_TO_2 " "Found entity 1: DECODER_1_TO_2" {  } { { "DECODER_1_TO_2.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/DECODER_1_TO_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_merging_datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_merging_datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Merging_DATAPATH " "Found entity 1: Register_Merging_DATAPATH" {  } { { "Register_Merging_DATAPATH.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_merging_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_merging_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Merging_CONTROLLER " "Found entity 1: Register_Merging_CONTROLLER" {  } { { "Register_Merging_CONTROLLER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_merging.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_merging.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Merging " "Found entity 1: Register_Merging" {  } { { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682694381196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682694381196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_Merging " "Elaborating entity \"Register_Merging\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682694381217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Merging_CONTROLLER Register_Merging_CONTROLLER:inst " "Elaborating entity \"Register_Merging_CONTROLLER\" for hierarchy \"Register_Merging_CONTROLLER:inst\"" {  } { { "Register_Merging.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 96 576 768 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTPUT Register_Merging_CONTROLLER:inst\|OUTPUT:inst2 " "Elaborating entity \"OUTPUT\" for hierarchy \"Register_Merging_CONTROLLER:inst\|OUTPUT:inst2\"" {  } { { "Register_Merging_CONTROLLER.bdf" "inst2" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_CONTROLLER.bdf" { { 160 912 1080 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRESENT_STATE Register_Merging_CONTROLLER:inst\|PRESENT_STATE:inst1 " "Elaborating entity \"PRESENT_STATE\" for hierarchy \"Register_Merging_CONTROLLER:inst\|PRESENT_STATE:inst1\"" {  } { { "Register_Merging_CONTROLLER.bdf" "inst1" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_CONTROLLER.bdf" { { 160 616 784 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEXT_STATE Register_Merging_CONTROLLER:inst\|NEXT_STATE:inst " "Elaborating entity \"NEXT_STATE\" for hierarchy \"Register_Merging_CONTROLLER:inst\|NEXT_STATE:inst\"" {  } { { "Register_Merging_CONTROLLER.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_CONTROLLER.bdf" { { 160 312 480 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Merging_DATAPATH Register_Merging_DATAPATH:inst4 " "Elaborating entity \"Register_Merging_DATAPATH\" for hierarchy \"Register_Merging_DATAPATH:inst4\"" {  } { { "Register_Merging.bdf" "inst4" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 96 976 1168 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRI_STATE Register_Merging_DATAPATH:inst4\|TRI_STATE:inst23 " "Elaborating entity \"TRI_STATE\" for hierarchy \"Register_Merging_DATAPATH:inst4\|TRI_STATE:inst23\"" {  } { { "Register_Merging_DATAPATH.bdf" "inst23" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_DATAPATH.bdf" { { 416 696 832 520 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File_R1_R3 Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4 " "Elaborating entity \"Register_File_R1_R3\" for hierarchy \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\"" {  } { { "Register_Merging_DATAPATH.bdf" "inst4" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_DATAPATH.bdf" { { -288 160 320 -136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File_8x1 Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1 " "Elaborating entity \"Register_File_8x1\" for hierarchy \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\"" {  } { { "Register_File_R1_R3.bdf" "inst1" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_R1_R3.bdf" { { 176 712 856 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File_Cell Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst " "Elaborating entity \"Register_File_Cell\" for hierarchy \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst\"" {  } { { "Register_File_8x1.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_8x1.bdf" { { 152 312 408 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_1_TO_2 Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|DECODER_1_TO_2:inst5 " "Elaborating entity \"DECODER_1_TO_2\" for hierarchy \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|DECODER_1_TO_2:inst5\"" {  } { { "Register_File_R1_R3.bdf" "inst5" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_R1_R3.bdf" { { 192 976 1088 448 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABS_MAX Register_Merging_DATAPATH:inst4\|ABS_MAX:inst " "Elaborating entity \"ABS_MAX\" for hierarchy \"Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\"" {  } { { "Register_Merging_DATAPATH.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_DATAPATH.bdf" { { -40 152 336 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21_8BIT Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|MUX21_8BIT:inst2 " "Elaborating entity \"MUX21_8BIT\" for hierarchy \"Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|MUX21_8BIT:inst2\"" {  } { { "ABS_MAX.bdf" "inst2" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/ABS_MAX.bdf" { { 472 816 960 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|MUX21_8BIT:inst2\|MUX21:inst " "Elaborating entity \"MUX21\" for hierarchy \"Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|MUX21_8BIT:inst2\|MUX21:inst\"" {  } { { "MUX21_8BIT.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/MUX21_8BIT.bdf" { { 152 248 344 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_8_BIT Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst " "Elaborating entity \"ADDER_8_BIT\" for hierarchy \"Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\"" {  } { { "ABS_MAX.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/ABS_MAX.bdf" { { 144 816 960 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\|FULL_ADDER:inst " "Elaborating entity \"FULL_ADDER\" for hierarchy \"Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\|FULL_ADDER:inst\"" {  } { { "ADDER_8_BIT.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/ADDER_8_BIT.bdf" { { 176 360 456 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\|FULL_ADDER:inst\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\|FULL_ADDER:inst\|XOR3:inst\"" {  } { { "FULL_ADDER.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/FULL_ADDER.bdf" { { 352 728 832 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\|FULL_ADDER:inst\|XOR3:inst " "Elaborated megafunction instantiation \"Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\|FULL_ADDER:inst\|XOR3:inst\"" {  } { { "FULL_ADDER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/FULL_ADDER.bdf" { { 352 728 832 432 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682694381270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER Register_Merging_DATAPATH:inst4\|REGISTER:inst5 " "Elaborating entity \"REGISTER\" for hierarchy \"Register_Merging_DATAPATH:inst4\|REGISTER:inst5\"" {  } { { "Register_Merging_DATAPATH.bdf" "inst5" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_DATAPATH.bdf" { { -264 560 688 -136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_MIN_SUB_ABS Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14 " "Elaborating entity \"ADD_MIN_SUB_ABS\" for hierarchy \"Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\"" {  } { { "Register_Merging_DATAPATH.bdf" "inst14" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_DATAPATH.bdf" { { -40 552 736 112 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_3_BIT Register_Merging_DATAPATH:inst4\|RS_3_BIT:inst15 " "Elaborating entity \"RS_3_BIT\" for hierarchy \"Register_Merging_DATAPATH:inst4\|RS_3_BIT:inst15\"" {  } { { "Register_Merging_DATAPATH.bdf" "inst15" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_DATAPATH.bdf" { { -32 944 1136 120 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_3BIT Register_Merging_DATAPATH:inst4\|RS_3_BIT:inst15\|RS_3BIT:inst " "Elaborating entity \"RS_3BIT\" for hierarchy \"Register_Merging_DATAPATH:inst4\|RS_3_BIT:inst15\|RS_3BIT:inst\"" {  } { { "RS_3_BIT.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_3_BIT.bdf" { { 144 728 824 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381332 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I2 " "Pin \"I2\" not connected" {  } { { "RS_3BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_3BIT.bdf" { { 312 184 352 328 "I2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1682694381332 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I1 " "Pin \"I1\" not connected" {  } { { "RS_3BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_3BIT.bdf" { { 352 184 352 368 "I1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1682694381332 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I0 " "Pin \"I0\" not connected" {  } { { "RS_3BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_3BIT.bdf" { { 392 184 352 408 "I0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1682694381332 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "RS_3BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_3BIT.bdf" { { 424 432 464 456 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1682694381332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_1_BIT Register_Merging_DATAPATH:inst4\|RS_1_BIT:inst16 " "Elaborating entity \"RS_1_BIT\" for hierarchy \"Register_Merging_DATAPATH:inst4\|RS_1_BIT:inst16\"" {  } { { "Register_Merging_DATAPATH.bdf" "inst16" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging_DATAPATH.bdf" { { -32 1152 1336 120 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_1BIT Register_Merging_DATAPATH:inst4\|RS_1_BIT:inst16\|RS_1BIT:inst " "Elaborating entity \"RS_1BIT\" for hierarchy \"Register_Merging_DATAPATH:inst4\|RS_1_BIT:inst16\|RS_1BIT:inst\"" {  } { { "RS_1_BIT.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_1_BIT.bdf" { { 144 728 824 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682694381336 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I0 " "Pin \"I0\" not connected" {  } { { "RS_1BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_1BIT.bdf" { { 392 184 352 408 "I0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1682694381336 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "RS_1BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/RS_1BIT.bdf" { { 424 368 400 456 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1682694381336 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|A\[7\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|A\[7\]\" into a selector" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 192 472 536 240 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|A\[6\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|A\[6\]\" into a selector" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 192 472 536 240 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|A\[5\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|A\[5\]\" into a selector" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 192 472 536 240 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|A\[4\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|A\[4\]\" into a selector" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 192 472 536 240 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|A\[3\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|A\[3\]\" into a selector" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 192 472 536 240 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|A\[2\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|A\[2\]\" into a selector" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 192 472 536 240 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|A\[1\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|A\[1\]\" into a selector" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 192 472 536 240 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|A\[0\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|A\[0\]\" into a selector" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 192 472 536 240 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|B\[7\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|B\[7\]\" into a selector" {  } { { "REGISTER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/REGISTER.bdf" { { 200 432 496 280 "inst9" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|B\[6\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|B\[6\]\" into a selector" {  } { { "REGISTER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/REGISTER.bdf" { { 200 600 664 280 "inst10" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Register_Merging_DATAPATH:inst4\|B\[5\]\" " "Converted tri-state node \"Register_Merging_DATAPATH:inst4\|B\[5\]\" into a selector" {  } { { "REGISTER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/REGISTER.bdf" { { 200 768 832 280 "inst11" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1682694381430 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1682694381430 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst5 Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst14 " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst5\" to the node \"Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst14\" into an OR gate" {  } { { "TRI_STATE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/TRI_STATE.bdf" { { 408 712 760 440 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst7 Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst7\" to the node \"Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst8\" into an OR gate" {  } { { "TRI_STATE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/TRI_STATE.bdf" { { 472 712 760 504 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst4 Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst15 " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst15\" into an OR gate" {  } { { "TRI_STATE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/TRI_STATE.bdf" { { 344 712 760 376 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst3 Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst13 " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst3\" to the node \"Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst13\" into an OR gate" {  } { { "TRI_STATE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/TRI_STATE.bdf" { { 280 712 760 312 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst2 Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst12 " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|TRI_STATE:inst19\|inst2\" to the node \"Register_Merging_DATAPATH:inst4\|REGISTER:inst5\|inst12\" into an OR gate" {  } { { "TRI_STATE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/TRI_STATE.bdf" { { 216 712 760 248 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst8\|inst4 Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst\|inst " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst8\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst\|inst\" into an OR gate" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 160 800 848 192 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst7\|inst4 Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst2\|inst " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst7\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst2\|inst\" into an OR gate" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 160 800 848 192 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst6\|inst4 Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst3\|inst " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst6\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst3\|inst\" into an OR gate" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 160 800 848 192 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst5\|inst4 Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst4\|inst " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst5\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst4\|inst\" into an OR gate" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 160 800 848 192 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst4\|inst4 Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst6\|inst " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst4\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst6\|inst\" into an OR gate" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 160 800 848 192 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst3\|inst4 Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst5\|inst " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst3\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst5\|inst\" into an OR gate" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 160 800 848 192 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst2\|inst4 Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst7\|inst " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst2\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|ADD_MIN_SUB_ABS:inst14\|MUX21_8BIT:inst9\|MUX21:inst7\|inst\" into an OR gate" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 160 800 848 192 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst\|inst4 Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\|FULL_ADDER:inst\|inst3 " "Converted the fan-out from the tri-state buffer \"Register_Merging_DATAPATH:inst4\|Register_File_R1_R3:inst4\|Register_File_8x1:inst1\|Register_File_Cell:inst\|inst4\" to the node \"Register_Merging_DATAPATH:inst4\|ABS_MAX:inst\|ADDER_8_BIT:inst\|FULL_ADDER:inst\|inst3\" into an OR gate" {  } { { "Register_File_Cell.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_File_Cell.bdf" { { 160 800 848 192 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1682694381702 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1682694381702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682694382076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682694382076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682694382099 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682694382099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682694382099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682694382099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682694382118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 22:06:22 2023 " "Processing ended: Fri Apr 28 22:06:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682694382118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682694382118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682694382118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682694382118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682694384132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682694384132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 22:06:22 2023 " "Processing started: Fri Apr 28 22:06:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682694384132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682694384132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Register_Merging -c Register_Merging " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Register_Merging -c Register_Merging" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682694384133 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682694384184 ""}
{ "Info" "0" "" "Project  = Register_Merging" {  } {  } 0 0 "Project  = Register_Merging" 0 0 "Fitter" 0 0 1682694384185 ""}
{ "Info" "0" "" "Revision = Register_Merging" {  } {  } 0 0 "Revision = Register_Merging" 0 0 "Fitter" 0 0 1682694384185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1682694384373 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Register_Merging EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Register_Merging\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682694384378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682694384400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682694384400 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682694384442 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682694384448 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682694384811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682694384811 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682694384811 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682694384813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682694384813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682694384813 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682694384813 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[7\] " "Pin OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[7] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 1256 1432 136 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[6\] " "Pin OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[6] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 1256 1432 136 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[5\] " "Pin OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[5] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 1256 1432 136 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[4\] " "Pin OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[4] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 1256 1432 136 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[3] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 1256 1432 136 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[2] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 1256 1432 136 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[1] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 1256 1432 136 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[0] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 1256 1432 136 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DONE " "Pin DONE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DONE } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 448 1256 1432 464 "DONE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 256 424 136 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Pin START not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { START } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 248 256 424 264 "START" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[7\] " "Pin I1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I1[7] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 48 256 424 64 "I1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[6\] " "Pin I1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I1[6] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 48 256 424 64 "I1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[5\] " "Pin I1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I1[5] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 48 256 424 64 "I1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[4\] " "Pin I1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I1[4] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 48 256 424 64 "I1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[3\] " "Pin I1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I1[3] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 48 256 424 64 "I1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[2\] " "Pin I1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I1[2] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 48 256 424 64 "I1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[1\] " "Pin I1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I1[1] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 48 256 424 64 "I1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[0\] " "Pin I1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I1[0] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 48 256 424 64 "I1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[0\] " "Pin I2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2[0] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 72 256 424 88 "I2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[1\] " "Pin I2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2[1] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 72 256 424 88 "I2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[2\] " "Pin I2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2[2] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 72 256 424 88 "I2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[3\] " "Pin I2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2[3] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 72 256 424 88 "I2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[4\] " "Pin I2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2[4] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 72 256 424 88 "I2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[5\] " "Pin I2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2[5] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 72 256 424 88 "I2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[6\] " "Pin I2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2[6] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 72 256 424 88 "I2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[7\] " "Pin I2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2[7] } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 72 256 424 88 "I2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682694384872 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1682694384872 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Register_Merging.sdc " "Synopsys Design Constraints File file not found: 'Register_Merging.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682694384953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682694384953 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682694384954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682694384963 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Register_Merging.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Register_Merging.bdf" { { 120 256 424 136 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682694384963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682694385007 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682694385007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682694385008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682694385008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682694385008 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682694385008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682694385008 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682694385008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682694385008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1682694385008 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682694385008 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 17 9 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 17 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1682694385010 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1682694385010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682694385010 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682694385011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682694385011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682694385011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682694385011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682694385011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682694385011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682694385011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682694385011 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1682694385011 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682694385011 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682694385019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682694386072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682694386145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682694386151 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682694386829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682694386829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682694386873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1682694387513 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682694387513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682694387814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1682694387815 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682694387815 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1682694387822 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682694387823 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[7\] 0 " "Pin \"OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[6\] 0 " "Pin \"OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[5\] 0 " "Pin \"OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[4\] 0 " "Pin \"OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[3\] 0 " "Pin \"OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[2\] 0 " "Pin \"OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[1\] 0 " "Pin \"OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[0\] 0 " "Pin \"OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DONE 0 " "Pin \"DONE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1682694387827 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1682694387827 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682694387894 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682694387901 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682694387974 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682694388170 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1682694388224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/output_files/Register_Merging.fit.smsg " "Generated suppressed messages file D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/output_files/Register_Merging.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682694388282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682694388363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 22:06:28 2023 " "Processing ended: Fri Apr 28 22:06:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682694388363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682694388363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682694388363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682694388363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682694390261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682694390262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 22:06:29 2023 " "Processing started: Fri Apr 28 22:06:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682694390262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682694390262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Register_Merging -c Register_Merging " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Register_Merging -c Register_Merging" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682694390262 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682694391223 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682694391256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682694391565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 22:06:31 2023 " "Processing ended: Fri Apr 28 22:06:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682694391565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682694391565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682694391565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682694391565 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682694392122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682694393582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 22:06:32 2023 " "Processing started: Fri Apr 28 22:06:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682694393582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682694393582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Register_Merging -c Register_Merging " "Command: quartus_sta Register_Merging -c Register_Merging" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682694393583 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1682694393636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682694393858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682694393880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682694393880 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Register_Merging.sdc " "Synopsys Design Constraints File file not found: 'Register_Merging.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1682694393934 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1682694393934 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393935 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393935 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1682694393936 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1682694393943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682694393947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.239 " "Worst-case setup slack is -6.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.239      -134.217 CLK  " "   -6.239      -134.217 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682694393948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK  " "    0.391         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682694393949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682694393950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682694393951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 CLK  " "   -1.380       -27.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682694393952 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1682694393969 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1682694393970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682694393978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.134 " "Worst-case setup slack is -2.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.134       -43.837 CLK  " "   -2.134       -43.837 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682694393980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682694393982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682694393983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1682694393985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 CLK  " "   -1.380       -27.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682694393986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682694393986 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1682694394004 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682694394015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682694394015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682694394052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 22:06:34 2023 " "Processing ended: Fri Apr 28 22:06:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682694394052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682694394052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682694394052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682694394052 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682694395970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682694395972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 22:06:34 2023 " "Processing started: Fri Apr 28 22:06:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682694395972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682694395972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Register_Merging -c Register_Merging " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Register_Merging -c Register_Merging" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682694395972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Register_Merging.vo D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/simulation/modelsim/ simulation " "Generated file Register_Merging.vo in folder \"D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682694396309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682694396330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 22:06:36 2023 " "Processing ended: Fri Apr 28 22:06:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682694396330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682694396330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682694396330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682694396330 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682694396888 ""}
