   1              		.arch armv7e-m
   2              		.fpu fpv4-sp-d16
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 4
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"timer.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "src/sys/timer.c"
  19              		.align	1
  20              		.global	init_timer_buzzer
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.type	init_timer_buzzer, %function
  25              	init_timer_buzzer:
  26              	.LFB397:
   1:src/sys/timer.c **** #include"timer.h"
   2:src/sys/timer.c **** #include"devices.h"
   3:src/sys/timer.c **** #include "clock.h"
   4:src/sys/timer.c **** //#include "notes.h"
   5:src/sys/timer.c **** 
   6:src/sys/timer.c **** 
   7:src/sys/timer.c **** /**
   8:src/sys/timer.c ****  * @brief On initialise le timer et le buzzer et on les lient l'un à l'autre
   9:src/sys/timer.c ****  * 
  10:src/sys/timer.c ****  */
  11:src/sys/timer.c **** extern void init_timer_buzzer()
  12:src/sys/timer.c **** {
  27              		.loc 1 12 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  13:src/sys/timer.c **** 	/* ========== Initialisation buzzer PB9 ========== */
  14:src/sys/timer.c **** 	enable_GPIOB(); // On active l'horloge du GPIOB
  32              		.loc 1 14 2 view .LVU1
  33              	.LBB14:
  34              	.LBI14:
  35              		.file 2 "src/sys/devices.h"
   1:src/sys/devices.h **** #ifndef __IO_H
   2:src/sys/devices.h **** #define __IO_H
   3:src/sys/devices.h **** 
   4:src/sys/devices.h **** #include<stdint.h>
   5:src/sys/devices.h **** #include "cm4.h"
   6:src/sys/devices.h **** 
   7:src/sys/devices.h **** #define __reserved(offset) \
   8:src/sys/devices.h ****   uint32_t _reserved_ ## offset
   9:src/sys/devices.h **** 
  10:src/sys/devices.h **** #define __reserved_interval(offset1,offset2) \
  11:src/sys/devices.h ****   uint32_t _reserved_ ## offset1 ## _ ## offset2[((offset2)-(offset1))/4]
  12:src/sys/devices.h **** 
  13:src/sys/devices.h **** /* PM §4.2.10 */ 
  14:src/sys/devices.h **** struct MPU_registers {
  15:src/sys/devices.h ****   uint32_t TYPER;
  16:src/sys/devices.h ****   uint32_t CTRL;
  17:src/sys/devices.h ****   uint32_t RNR;
  18:src/sys/devices.h ****   uint32_t RBAR;
  19:src/sys/devices.h ****   uint32_t RASR;
  20:src/sys/devices.h ****   uint32_t RBAR_A1;
  21:src/sys/devices.h ****   uint32_t RASR_A1;
  22:src/sys/devices.h ****   uint32_t RBAR_A2;
  23:src/sys/devices.h ****   uint32_t RASR_A2;
  24:src/sys/devices.h ****   uint32_t RBAR_A3;
  25:src/sys/devices.h ****   uint32_t RASR_A3;
  26:src/sys/devices.h **** };
  27:src/sys/devices.h **** 
  28:src/sys/devices.h **** /* PM §4.3.11 */ 
  29:src/sys/devices.h **** struct NVIC_registers {
  30:src/sys/devices.h ****   uint32_t ISER[3];
  31:src/sys/devices.h ****   __reserved_interval(0x0c,0x80);
  32:src/sys/devices.h ****   uint32_t ICER[3];
  33:src/sys/devices.h ****   __reserved_interval(0x8c,0x100);
  34:src/sys/devices.h ****   uint32_t ISPR[3];
  35:src/sys/devices.h ****   __reserved_interval(0x10c,0x180);
  36:src/sys/devices.h ****   uint32_t ICPR[3];
  37:src/sys/devices.h ****   __reserved_interval(0x18c,0x200);
  38:src/sys/devices.h ****   uint32_t IABR[3];
  39:src/sys/devices.h ****   __reserved_interval(0x20c,0x300);
  40:src/sys/devices.h ****   uint8_t  IP[81];
  41:src/sys/devices.h ****   uint8_t _reserved_bytes[3];
  42:src/sys/devices.h **** };
  43:src/sys/devices.h **** 
  44:src/sys/devices.h **** /* PM §4.4.19 */ 
  45:src/sys/devices.h **** struct SCB_registers {
  46:src/sys/devices.h ****   uint32_t CPUID;
  47:src/sys/devices.h ****   uint32_t ICSR;
  48:src/sys/devices.h ****   uint32_t VTOR;
  49:src/sys/devices.h ****   uint32_t AIRCR;
  50:src/sys/devices.h ****   uint32_t SCR;
  51:src/sys/devices.h ****   uint32_t CCR;
  52:src/sys/devices.h ****   uint32_t SHPR1;
  53:src/sys/devices.h ****   uint32_t SHPR2;
  54:src/sys/devices.h ****   uint32_t SHPR3;
  55:src/sys/devices.h ****   uint32_t SHCRS;
  56:src/sys/devices.h ****   uint32_t CFSR;
  57:src/sys/devices.h ****   uint32_t HFSR;
  58:src/sys/devices.h ****   uint32_t MMAR;
  59:src/sys/devices.h ****   uint32_t BFAR;
  60:src/sys/devices.h ****   uint32_t AFSR;
  61:src/sys/devices.h **** };
  62:src/sys/devices.h **** 
  63:src/sys/devices.h **** /* PM §4.5.6 */ 
  64:src/sys/devices.h **** struct STK_registers {
  65:src/sys/devices.h ****   uint32_t CTRL;
  66:src/sys/devices.h ****   uint32_t LOAD;
  67:src/sys/devices.h ****   uint32_t VAL;
  68:src/sys/devices.h ****   uint32_t CALIB;
  69:src/sys/devices.h **** };
  70:src/sys/devices.h **** 
  71:src/sys/devices.h **** /* PM §4.6 */ 
  72:src/sys/devices.h **** struct FPU_registers {
  73:src/sys/devices.h ****   __reserved(0x0);
  74:src/sys/devices.h ****   uint32_t CCR;
  75:src/sys/devices.h ****   uint32_t CAR;
  76:src/sys/devices.h ****   uint32_t DSCR;
  77:src/sys/devices.h **** };
  78:src/sys/devices.h **** 
  79:src/sys/devices.h **** 
  80:src/sys/devices.h **** /* RM §3.6.7 */ 
  81:src/sys/devices.h **** struct FLASH_registers {
  82:src/sys/devices.h ****   uint32_t ACR;
  83:src/sys/devices.h ****   uint32_t KEYR;
  84:src/sys/devices.h ****   uint32_t OPTKEYR;
  85:src/sys/devices.h ****   uint32_t SR;
  86:src/sys/devices.h ****   uint32_t CR;
  87:src/sys/devices.h ****   uint32_t OPTCR;  
  88:src/sys/devices.h **** };
  89:src/sys/devices.h **** 
  90:src/sys/devices.h **** /* RM §4.4.4 */
  91:src/sys/devices.h **** struct CRC_registers {
  92:src/sys/devices.h ****   uint32_t DR;
  93:src/sys/devices.h ****   uint32_t ICR;
  94:src/sys/devices.h ****   uint32_t CR;
  95:src/sys/devices.h **** };
  96:src/sys/devices.h **** 
  97:src/sys/devices.h **** /* RM §5.5 */
  98:src/sys/devices.h **** struct PWR_registers {
  99:src/sys/devices.h ****   uint32_t CR;
 100:src/sys/devices.h ****   uint32_t CSR;
 101:src/sys/devices.h **** };
 102:src/sys/devices.h **** 
 103:src/sys/devices.h **** /* RM §6.3.28 */
 104:src/sys/devices.h **** struct RCC_registers {
 105:src/sys/devices.h ****   uint32_t CR;
 106:src/sys/devices.h ****   uint32_t PLLCFGR;
 107:src/sys/devices.h ****   uint32_t CFGR;
 108:src/sys/devices.h ****   uint32_t CIR;
 109:src/sys/devices.h ****   uint32_t AHB1RSTR;
 110:src/sys/devices.h ****   uint32_t AHB2RSTR;
 111:src/sys/devices.h ****   uint32_t AHB3RSTR;
 112:src/sys/devices.h ****   __reserved(0x1c);
 113:src/sys/devices.h ****   uint32_t APB1RSTR;
 114:src/sys/devices.h ****   uint32_t APB2RSTR;
 115:src/sys/devices.h ****   __reserved(0x28);
 116:src/sys/devices.h ****   __reserved(0x2c);
 117:src/sys/devices.h ****   uint32_t AHB1ENR;
 118:src/sys/devices.h ****   uint32_t AHB2ENR;
 119:src/sys/devices.h ****   uint32_t AHB3ENR;
 120:src/sys/devices.h ****   __reserved(0x3c);
 121:src/sys/devices.h ****   uint32_t APB1ENR;
 122:src/sys/devices.h ****   uint32_t APB2ENR;
 123:src/sys/devices.h ****   __reserved(0x48);
 124:src/sys/devices.h ****   __reserved(0x4c);
 125:src/sys/devices.h ****   uint32_t AHB1LPENR;
 126:src/sys/devices.h ****   uint32_t AHB2LPENR;
 127:src/sys/devices.h ****   uint32_t AHB3LPENR;
 128:src/sys/devices.h ****   __reserved(0x5c);
 129:src/sys/devices.h ****   uint32_t APB1LPENR;
 130:src/sys/devices.h ****   uint32_t APB2LPENR;
 131:src/sys/devices.h ****   __reserved(0x68);
 132:src/sys/devices.h ****   __reserved(0x6c);
 133:src/sys/devices.h ****   uint32_t BDCR;
 134:src/sys/devices.h ****   uint32_t CSR;
 135:src/sys/devices.h ****   __reserved(0x78);
 136:src/sys/devices.h ****   __reserved(0x7c);
 137:src/sys/devices.h ****   uint32_t SSCGR;
 138:src/sys/devices.h ****   uint32_t PLLI2SCFGR;
 139:src/sys/devices.h ****   uint32_t PLLSAICFGR;
 140:src/sys/devices.h ****   uint32_t DCKCFGR;
 141:src/sys/devices.h ****   uint32_t CKGATENR;
 142:src/sys/devices.h ****   uint32_t DCKCFGR2;
 143:src/sys/devices.h **** };
 144:src/sys/devices.h **** 
 145:src/sys/devices.h **** /* RM §7.4.11 */
 146:src/sys/devices.h **** struct GPIO_registers {
 147:src/sys/devices.h ****   uint32_t MODER;
 148:src/sys/devices.h ****   uint32_t OTYPER;
 149:src/sys/devices.h ****   uint32_t OSPEEDR;
 150:src/sys/devices.h ****   uint32_t PUPDR;
 151:src/sys/devices.h ****   uint32_t IDR;
 152:src/sys/devices.h ****   uint32_t ODR;
 153:src/sys/devices.h ****   uint32_t BSRR;
 154:src/sys/devices.h ****   uint32_t LCKR;
 155:src/sys/devices.h ****   uint32_t AFRL;
 156:src/sys/devices.h ****   uint32_t AFRH;
 157:src/sys/devices.h **** };
 158:src/sys/devices.h **** 
 159:src/sys/devices.h **** /* RM §8.2.9 */
 160:src/sys/devices.h **** struct SYSCFG_registers {
 161:src/sys/devices.h ****   uint32_t MEMRMP;
 162:src/sys/devices.h ****   uint32_t PMC;
 163:src/sys/devices.h ****   uint32_t EXTICR1;
 164:src/sys/devices.h ****   uint32_t EXTICR2;
 165:src/sys/devices.h ****   uint32_t EXTICR3;
 166:src/sys/devices.h ****   uint32_t EXTICR4;
 167:src/sys/devices.h ****   __reserved(0x18);
 168:src/sys/devices.h ****   __reserved(0x1c);
 169:src/sys/devices.h ****   uint32_t CMPCR;
 170:src/sys/devices.h ****   __reserved(0x24);
 171:src/sys/devices.h ****   __reserved(0x28);
 172:src/sys/devices.h ****   uint32_t CFGR;
 173:src/sys/devices.h **** };
 174:src/sys/devices.h **** 
 175:src/sys/devices.h **** /* RM §9.5.11 */
 176:src/sys/devices.h **** struct DMA_Sx_registers {
 177:src/sys/devices.h ****   uint32_t CR;
 178:src/sys/devices.h ****   uint32_t NDTR;
 179:src/sys/devices.h ****   volatile void* PAR;
 180:src/sys/devices.h ****   volatile void* M0AR;
 181:src/sys/devices.h ****   volatile void* M1AR;
 182:src/sys/devices.h ****   uint32_t FCR;
 183:src/sys/devices.h **** };
 184:src/sys/devices.h **** struct DMA_registers {
 185:src/sys/devices.h ****   uint32_t LISR;
 186:src/sys/devices.h ****   uint32_t HISR;
 187:src/sys/devices.h ****   uint32_t LIFCR;
 188:src/sys/devices.h ****   uint32_t HIFCR;
 189:src/sys/devices.h ****   struct DMA_Sx_registers S[8];
 190:src/sys/devices.h **** };
 191:src/sys/devices.h **** 
 192:src/sys/devices.h **** /* RM §10.3.7 */
 193:src/sys/devices.h **** struct EXTI_registers {
 194:src/sys/devices.h ****   uint32_t IMR;
 195:src/sys/devices.h ****   uint32_t EMR;
 196:src/sys/devices.h ****   uint32_t RTSR;
 197:src/sys/devices.h ****   uint32_t FTSR;
 198:src/sys/devices.h ****   uint32_t SWIER;
 199:src/sys/devices.h ****   uint32_t PR;
 200:src/sys/devices.h **** };
 201:src/sys/devices.h **** 
 202:src/sys/devices.h **** /* RM §11.8 */
 203:src/sys/devices.h **** struct FMC_registers {
 204:src/sys/devices.h ****   uint32_t BCR1;
 205:src/sys/devices.h ****   uint32_t BCR2;
 206:src/sys/devices.h ****   uint32_t BCR3;
 207:src/sys/devices.h ****   uint32_t BCR4;
 208:src/sys/devices.h ****   uint32_t BTR1;
 209:src/sys/devices.h ****   uint32_t BTR2;
 210:src/sys/devices.h ****   uint32_t BTR3;
 211:src/sys/devices.h ****   uint32_t BTR4;
 212:src/sys/devices.h ****   uint32_t BWTR1;
 213:src/sys/devices.h ****   uint32_t BWTR2;
 214:src/sys/devices.h ****   uint32_t BWTR3;
 215:src/sys/devices.h ****   uint32_t BWTR4;
 216:src/sys/devices.h ****   uint32_t PCR;
 217:src/sys/devices.h ****   uint32_t SR;
 218:src/sys/devices.h ****   uint32_t PMEM;
 219:src/sys/devices.h ****   uint32_t PATT;
 220:src/sys/devices.h ****   uint32_t ECCR;
 221:src/sys/devices.h ****   uint32_t SDCR1;
 222:src/sys/devices.h ****   uint32_t SDCR2;
 223:src/sys/devices.h ****   uint32_t SDTR1;
 224:src/sys/devices.h ****   uint32_t SDTR2;
 225:src/sys/devices.h ****   uint32_t SDCMR;
 226:src/sys/devices.h ****   uint32_t SDRTR;
 227:src/sys/devices.h ****   uint32_t SDSR;
 228:src/sys/devices.h **** };
 229:src/sys/devices.h **** 
 230:src/sys/devices.h **** /* RM §12.5.14 */
 231:src/sys/devices.h **** struct QUADSPI_registers {
 232:src/sys/devices.h ****   uint32_t CR;
 233:src/sys/devices.h ****   uint32_t DCR;
 234:src/sys/devices.h ****   uint32_t SR;
 235:src/sys/devices.h ****   uint32_t FCR;
 236:src/sys/devices.h ****   uint32_t DLR;
 237:src/sys/devices.h ****   uint32_t CCR;
 238:src/sys/devices.h ****   uint32_t AR;
 239:src/sys/devices.h ****   uint32_t ABR;
 240:src/sys/devices.h ****   uint32_t DR;
 241:src/sys/devices.h ****   uint32_t PSMKR;
 242:src/sys/devices.h ****   uint32_t PSMAR;
 243:src/sys/devices.h ****   uint32_t PIR;
 244:src/sys/devices.h ****   uint32_t LPTR;
 245:src/sys/devices.h **** };
 246:src/sys/devices.h **** 
 247:src/sys/devices.h **** /* RM §13.13.18 */
 248:src/sys/devices.h **** struct ADCx_registers {
 249:src/sys/devices.h ****   uint32_t SR;
 250:src/sys/devices.h ****   uint32_t CR1;
 251:src/sys/devices.h ****   uint32_t CR2;
 252:src/sys/devices.h ****   uint32_t SMPR1;
 253:src/sys/devices.h ****   uint32_t SMPR2;
 254:src/sys/devices.h ****   uint32_t JOFR1;
 255:src/sys/devices.h ****   uint32_t JOFR2;
 256:src/sys/devices.h ****   uint32_t JOFR3;
 257:src/sys/devices.h ****   uint32_t JOFR4;
 258:src/sys/devices.h ****   uint32_t HTR;
 259:src/sys/devices.h ****   uint32_t LTR;
 260:src/sys/devices.h ****   uint32_t SQR1;
 261:src/sys/devices.h ****   uint32_t SQR2;
 262:src/sys/devices.h ****   uint32_t SQR3;
 263:src/sys/devices.h ****   uint32_t JSQR;
 264:src/sys/devices.h ****   uint32_t JDR1;
 265:src/sys/devices.h ****   uint32_t JDR2;
 266:src/sys/devices.h ****   uint32_t JDR3;
 267:src/sys/devices.h ****   uint32_t JDR4;
 268:src/sys/devices.h ****   uint32_t DR;
 269:src/sys/devices.h **** };
 270:src/sys/devices.h **** 
 271:src/sys/devices.h **** struct ADC_common_registers {
 272:src/sys/devices.h ****   uint32_t CSR;
 273:src/sys/devices.h ****   uint32_t CCR;
 274:src/sys/devices.h ****   uint32_t CDR;
 275:src/sys/devices.h **** };
 276:src/sys/devices.h **** 
 277:src/sys/devices.h **** 
 278:src/sys/devices.h **** /* RM §14.5.15 */
 279:src/sys/devices.h **** struct DAC_registers {
 280:src/sys/devices.h ****   uint32_t CR;
 281:src/sys/devices.h ****   uint32_t SWTRIGR;
 282:src/sys/devices.h ****   uint32_t DHR12R1;
 283:src/sys/devices.h ****   uint32_t DHR12L1;
 284:src/sys/devices.h ****   uint32_t DHR8R1;
 285:src/sys/devices.h ****   uint32_t DHR12R2;
 286:src/sys/devices.h ****   uint32_t DHR12L2;
 287:src/sys/devices.h ****   uint32_t DHR8R2;
 288:src/sys/devices.h ****   uint32_t DHR12RD;
 289:src/sys/devices.h ****   uint32_t DHR12LD;
 290:src/sys/devices.h ****   uint32_t DHR8RD;
 291:src/sys/devices.h ****   uint32_t DOR1;
 292:src/sys/devices.h ****   uint32_t DOR2;
 293:src/sys/devices.h ****   uint32_t SR;
 294:src/sys/devices.h **** };
 295:src/sys/devices.h **** 
 296:src/sys/devices.h **** /* RM §15.8.12 */
 297:src/sys/devices.h **** struct DCMI_registers {
 298:src/sys/devices.h ****   uint32_t CR;
 299:src/sys/devices.h ****   uint32_t SR;
 300:src/sys/devices.h ****   uint32_t RIS;
 301:src/sys/devices.h ****   uint32_t IER;
 302:src/sys/devices.h ****   uint32_t MIS;
 303:src/sys/devices.h ****   uint32_t ICR;
 304:src/sys/devices.h ****   uint32_t ESCR;
 305:src/sys/devices.h ****   uint32_t ESUR;
 306:src/sys/devices.h ****   uint32_t CWSTRT;
 307:src/sys/devices.h ****   uint32_t CWSIZE;
 308:src/sys/devices.h ****   uint32_t DR;
 309:src/sys/devices.h **** };
 310:src/sys/devices.h **** 
 311:src/sys/devices.h **** /* RM §16.4.21 TIM1,8 */
 312:src/sys/devices.h **** /* RM §17.4.21 TIM2,3,4,5 */
 313:src/sys/devices.h **** /* RM §18.4.13 TIM9,12 */
 314:src/sys/devices.h **** /* RM §18.5.1  TIM10,11,13,14 */
 315:src/sys/devices.h **** /* RM §19.4.9  TIM6,7 */
 316:src/sys/devices.h **** struct TIMx_registers {
 317:src/sys/devices.h ****   uint32_t CR1;
 318:src/sys/devices.h ****   uint32_t CR2;
 319:src/sys/devices.h ****   uint32_t SMCR;
 320:src/sys/devices.h ****   uint32_t DIER;
 321:src/sys/devices.h ****   uint32_t SR;
 322:src/sys/devices.h ****   uint32_t EGR;
 323:src/sys/devices.h ****   uint32_t CCMR1;
 324:src/sys/devices.h ****   uint32_t CCMR2;
 325:src/sys/devices.h ****   uint32_t CCER;
 326:src/sys/devices.h ****   uint32_t CNT;
 327:src/sys/devices.h ****   uint32_t PSC;
 328:src/sys/devices.h ****   uint32_t ARR;
 329:src/sys/devices.h ****   uint32_t RCR;
 330:src/sys/devices.h ****   uint32_t CCR1;
 331:src/sys/devices.h ****   uint32_t CCR2;
 332:src/sys/devices.h ****   uint32_t CCR3;
 333:src/sys/devices.h ****   uint32_t CCR4;
 334:src/sys/devices.h ****   uint32_t BDTR;
 335:src/sys/devices.h ****   uint32_t DCR;
 336:src/sys/devices.h ****   uint32_t DMAR;
 337:src/sys/devices.h ****   uint32_t OR;
 338:src/sys/devices.h **** };
 339:src/sys/devices.h **** 
 340:src/sys/devices.h **** /* RM §20.4.5 */
 341:src/sys/devices.h **** struct IWDG_registers {
 342:src/sys/devices.h ****   uint32_t KR;
 343:src/sys/devices.h ****   uint32_t PR;
 344:src/sys/devices.h ****   uint32_t RLR;
 345:src/sys/devices.h ****   uint32_t SR;
 346:src/sys/devices.h **** };
 347:src/sys/devices.h **** 
 348:src/sys/devices.h **** /* RM §21.6.4 */
 349:src/sys/devices.h **** struct WWDG_registers {
 350:src/sys/devices.h ****   uint32_t CR;
 351:src/sys/devices.h ****   uint32_t CFR;
 352:src/sys/devices.h ****   uint32_t SR;
 353:src/sys/devices.h **** };
 354:src/sys/devices.h **** 
 355:src/sys/devices.h **** /* RM §22.6.21 */
 356:src/sys/devices.h **** struct RTC_registers {
 357:src/sys/devices.h ****   uint32_t TR;
 358:src/sys/devices.h ****   uint32_t DR;
 359:src/sys/devices.h ****   uint32_t CR;
 360:src/sys/devices.h ****   uint32_t ISR;
 361:src/sys/devices.h ****   uint32_t PRER;
 362:src/sys/devices.h ****   uint32_t WUTR;
 363:src/sys/devices.h ****   uint32_t CALIBR;
 364:src/sys/devices.h ****   uint32_t ALRMAR;
 365:src/sys/devices.h ****   uint32_t ALRMBR;
 366:src/sys/devices.h ****   uint32_t WPR;
 367:src/sys/devices.h ****   uint32_t SSR;
 368:src/sys/devices.h ****   uint32_t SHIFTR;
 369:src/sys/devices.h ****   uint32_t TSTR;
 370:src/sys/devices.h ****   uint32_t TSSSR;
 371:src/sys/devices.h ****   uint32_t CALR;
 372:src/sys/devices.h ****   uint32_t TAFCR;
 373:src/sys/devices.h ****   uint32_t ALRMASSR;
 374:src/sys/devices.h ****   uint32_t ALRMBSSR;
 375:src/sys/devices.h ****   uint32_t BKPR[20];
 376:src/sys/devices.h **** };
 377:src/sys/devices.h **** 
 378:src/sys/devices.h **** /* RM §23.7.12 */
 379:src/sys/devices.h **** struct FMPI2C_registers {
 380:src/sys/devices.h ****   uint32_t CR1;
 381:src/sys/devices.h ****   uint32_t CR2;
 382:src/sys/devices.h ****   uint32_t OAR1;
 383:src/sys/devices.h ****   uint32_t OAR2;
 384:src/sys/devices.h ****   uint32_t TIMINGR;
 385:src/sys/devices.h ****   uint32_t TIMEOUTR;
 386:src/sys/devices.h ****   uint32_t ISR;
 387:src/sys/devices.h ****   uint32_t ICR;
 388:src/sys/devices.h ****   uint32_t PECR;
 389:src/sys/devices.h ****   uint32_t RXDR;
 390:src/sys/devices.h ****   uint32_t TXDR;
 391:src/sys/devices.h **** };
 392:src/sys/devices.h **** 
 393:src/sys/devices.h **** /* RM §24.6.14 */
 394:src/sys/devices.h **** struct I2C_registers {
 395:src/sys/devices.h ****   uint32_t CR1;
 396:src/sys/devices.h ****   uint32_t CR2;
 397:src/sys/devices.h ****   uint32_t OAR1;
 398:src/sys/devices.h ****   uint32_t OAR2;
 399:src/sys/devices.h ****   uint32_t DR;
 400:src/sys/devices.h ****   uint32_t SR1;
 401:src/sys/devices.h ****   uint32_t SR2;
 402:src/sys/devices.h ****   uint32_t CCR;
 403:src/sys/devices.h ****   uint32_t TRISE;
 404:src/sys/devices.h ****   uint32_t FLTR;
 405:src/sys/devices.h **** };
 406:src/sys/devices.h **** 
 407:src/sys/devices.h **** /* RM §25.6.8 */
 408:src/sys/devices.h **** struct USART_registers {
 409:src/sys/devices.h ****   uint32_t SR;
 410:src/sys/devices.h ****   uint32_t DR;
 411:src/sys/devices.h ****   uint32_t BRR;
 412:src/sys/devices.h ****   uint32_t CR1;
 413:src/sys/devices.h ****   uint32_t CR2;
 414:src/sys/devices.h ****   uint32_t CR3;
 415:src/sys/devices.h ****   uint32_t GTPR;
 416:src/sys/devices.h **** };
 417:src/sys/devices.h **** 
 418:src/sys/devices.h **** /* RM §26.7.10 */
 419:src/sys/devices.h **** struct SPI_I2S_registers {
 420:src/sys/devices.h ****   uint32_t CR1;
 421:src/sys/devices.h ****   uint32_t CR2;
 422:src/sys/devices.h ****   uint32_t SR;
 423:src/sys/devices.h ****   uint32_t DR;
 424:src/sys/devices.h ****   uint32_t CRCPR;
 425:src/sys/devices.h ****   uint32_t RXCRCR;
 426:src/sys/devices.h ****   uint32_t TXCRCR;
 427:src/sys/devices.h ****   uint32_t I2SCFGR;
 428:src/sys/devices.h ****   uint32_t I2SPR;
 429:src/sys/devices.h **** };
 430:src/sys/devices.h **** 
 431:src/sys/devices.h **** /* RM §27.5.10 */
 432:src/sys/devices.h **** struct SPDIFRX_registers {
 433:src/sys/devices.h ****   uint32_t CR;
 434:src/sys/devices.h ****   uint32_t IMR;
 435:src/sys/devices.h ****   uint32_t SR;
 436:src/sys/devices.h ****   uint32_t IFCR;
 437:src/sys/devices.h ****   uint32_t DR;
 438:src/sys/devices.h ****   uint32_t CSR;
 439:src/sys/devices.h ****   uint32_t DIR;
 440:src/sys/devices.h **** };
 441:src/sys/devices.h **** 
 442:src/sys/devices.h **** /* RM §28.5.10 */
 443:src/sys/devices.h **** struct SAI_x_registers {
 444:src/sys/devices.h ****   uint32_t CR1;
 445:src/sys/devices.h ****   uint32_t CR2;
 446:src/sys/devices.h ****   uint32_t FRCR;
 447:src/sys/devices.h ****   uint32_t SLOTR;
 448:src/sys/devices.h ****   uint32_t IM;
 449:src/sys/devices.h ****   uint32_t SR;
 450:src/sys/devices.h ****   uint32_t CLRFR;
 451:src/sys/devices.h ****   uint32_t DR;
 452:src/sys/devices.h **** };
 453:src/sys/devices.h **** 
 454:src/sys/devices.h **** struct SAI_registers {
 455:src/sys/devices.h ****   uint32_t GCR;
 456:src/sys/devices.h ****   struct SAI_x_registers A;
 457:src/sys/devices.h ****   struct SAI_x_registers B;
 458:src/sys/devices.h **** };
 459:src/sys/devices.h **** 
 460:src/sys/devices.h **** /* RM §29.8.16 */
 461:src/sys/devices.h **** struct SDIO_registers {
 462:src/sys/devices.h ****   uint32_t POWER;
 463:src/sys/devices.h ****   uint32_t CLKCR;
 464:src/sys/devices.h ****   uint32_t CMD;
 465:src/sys/devices.h ****   uint32_t RESPCMD;
 466:src/sys/devices.h ****   uint32_t RESP1;
 467:src/sys/devices.h ****   uint32_t RESP2;
 468:src/sys/devices.h ****   uint32_t RESP3;
 469:src/sys/devices.h ****   uint32_t RESP4;
 470:src/sys/devices.h ****   uint32_t DTIMER;
 471:src/sys/devices.h ****   uint32_t DLEN;
 472:src/sys/devices.h ****   uint32_t DCTRL;
 473:src/sys/devices.h ****   uint32_t DCOUNT;
 474:src/sys/devices.h ****   uint32_t STA;
 475:src/sys/devices.h ****   uint32_t ICR;
 476:src/sys/devices.h ****   uint32_t MASK;
 477:src/sys/devices.h ****   __reserved(0x40);
 478:src/sys/devices.h ****   __reserved(0x44);
 479:src/sys/devices.h ****   uint32_t FIFOCNT;
 480:src/sys/devices.h ****   __reserved_interval(0x4c,0x80);
 481:src/sys/devices.h ****   uint32_t FIFO[32];
 482:src/sys/devices.h **** };
 483:src/sys/devices.h ****   
 484:src/sys/devices.h **** /* RM §30.9.5 */
 485:src/sys/devices.h **** struct bxCAN_TxRx_registers {
 486:src/sys/devices.h ****   uint32_t IR;
 487:src/sys/devices.h ****   uint32_t DTR;
 488:src/sys/devices.h ****   uint32_t DLR;
 489:src/sys/devices.h ****   uint32_t DHR;
 490:src/sys/devices.h **** };
 491:src/sys/devices.h **** 
 492:src/sys/devices.h **** struct bxCAN_registers {
 493:src/sys/devices.h ****   uint32_t MCR;
 494:src/sys/devices.h ****   uint32_t MSR;
 495:src/sys/devices.h ****   uint32_t TSR;
 496:src/sys/devices.h ****   uint32_t RF0R;
 497:src/sys/devices.h ****   uint32_t RF1R;
 498:src/sys/devices.h ****   uint32_t IER;
 499:src/sys/devices.h ****   uint32_t ESR;
 500:src/sys/devices.h ****   uint32_t BTR;
 501:src/sys/devices.h ****   __reserved_interval(0x20,0x180);
 502:src/sys/devices.h ****   struct bxCAN_TxRx_registers Tx[3];
 503:src/sys/devices.h ****   struct bxCAN_TxRx_registers Rx[2];
 504:src/sys/devices.h ****   __reserved_interval(0x1d0,0x200);
 505:src/sys/devices.h ****   uint32_t FMR;
 506:src/sys/devices.h ****   uint32_t FM1R;
 507:src/sys/devices.h ****   __reserved(0x208);
 508:src/sys/devices.h ****   uint32_t FS1R;
 509:src/sys/devices.h ****   __reserved(0x210);
 510:src/sys/devices.h ****   uint32_t FFA1R;
 511:src/sys/devices.h ****   __reserved(0x218);
 512:src/sys/devices.h ****   uint32_t FA1R;
 513:src/sys/devices.h ****   __reserved_interval(0x220,0x240);
 514:src/sys/devices.h ****   struct {uint32_t R1; uint32_t R2;} F[28];
 515:src/sys/devices.h **** };
 516:src/sys/devices.h **** 
 517:src/sys/devices.h **** /* RM §32.7.7 */
 518:src/sys/devices.h **** struct OTG_registers {
 519:src/sys/devices.h ****    /* TODO */
 520:src/sys/devices.h **** };
 521:src/sys/devices.h **** 
 522:src/sys/devices.h **** /* RM §32.7.7 */
 523:src/sys/devices.h **** struct HDMI_CEC_registers {
 524:src/sys/devices.h ****   uint32_t CR;
 525:src/sys/devices.h ****   uint32_t CFGR;
 526:src/sys/devices.h ****   uint32_t TXDR;
 527:src/sys/devices.h ****   uint32_t RXDR;
 528:src/sys/devices.h ****   uint32_t ISR;
 529:src/sys/devices.h ****   uint32_t IER;
 530:src/sys/devices.h **** };
 531:src/sys/devices.h **** 
 532:src/sys/devices.h **** /* RM §33.18 */
 533:src/sys/devices.h **** struct DBGMCU_registers {
 534:src/sys/devices.h ****   uint32_t IDCODE;
 535:src/sys/devices.h ****   uint32_t CR;
 536:src/sys/devices.h ****   uint32_t APB1FZ;
 537:src/sys/devices.h ****   uint32_t APB2FZ;
 538:src/sys/devices.h **** };
 539:src/sys/devices.h **** 
 540:src/sys/devices.h **** /* Constant values */
 541:src/sys/devices.h **** 
 542:src/sys/devices.h **** extern const uint16_t Package_data;
 543:src/sys/devices.h **** extern const uint16_t TS_CAL2;
 544:src/sys/devices.h **** extern const uint16_t TS_CAL1;
 545:src/sys/devices.h **** extern const uint16_t VREFIN_CAL;
 546:src/sys/devices.h **** extern const uint16_t Flash_size;
 547:src/sys/devices.h **** extern const uint32_t U_ID[3];
 548:src/sys/devices.h **** 
 549:src/sys/devices.h **** /* Core Devices base addresses */
 550:src/sys/devices.h **** 
 551:src/sys/devices.h **** extern volatile struct DBGMCU_registers DBG;
 552:src/sys/devices.h **** 
 553:src/sys/devices.h **** extern volatile struct FPU_registers FPU;
 554:src/sys/devices.h **** extern volatile uint32_t NVIC_STIR;
 555:src/sys/devices.h **** extern volatile struct MPU_registers MPU;
 556:src/sys/devices.h **** extern volatile uint32_t FPU_CPACR;
 557:src/sys/devices.h **** extern volatile struct SCB_registers SCB;
 558:src/sys/devices.h **** extern volatile struct NVIC_registers NVIC;
 559:src/sys/devices.h **** extern volatile struct STK_registers SysTick;
 560:src/sys/devices.h **** 
 561:src/sys/devices.h **** /* Devices base addresses */
 562:src/sys/devices.h **** 
 563:src/sys/devices.h **** extern volatile struct QUADSPI_registers QUADSPI;
 564:src/sys/devices.h **** 
 565:src/sys/devices.h **** extern volatile struct DCMI_registers DCMI;
 566:src/sys/devices.h **** extern volatile struct OTG_registers USB_OTG_FS;
 567:src/sys/devices.h **** 
 568:src/sys/devices.h **** extern volatile struct OTG_registers USB_OTG_HS;
 569:src/sys/devices.h **** extern volatile struct DMA_registers DMA2;
 570:src/sys/devices.h **** extern volatile struct DMA_registers DMA1;
 571:src/sys/devices.h **** extern uint32_t BKPSRAM[1024];
 572:src/sys/devices.h **** extern volatile struct FLASH_registers FLASH;
 573:src/sys/devices.h **** extern volatile struct RCC_registers RCC;
 574:src/sys/devices.h **** extern volatile struct CRC_registers CRC;
 575:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOH;
 576:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOG;
 577:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOF;
 578:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOE;
 579:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOD;
 580:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOC;
 581:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOB;
 582:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOA;
 583:src/sys/devices.h **** 
 584:src/sys/devices.h **** extern volatile struct SAI_registers SAI2;
 585:src/sys/devices.h **** extern volatile struct SAI_registers SAI1;
 586:src/sys/devices.h **** 
 587:src/sys/devices.h **** extern volatile struct TIMx_registers TIM11;
 588:src/sys/devices.h **** extern volatile struct TIMx_registers TIM10;
 589:src/sys/devices.h **** extern volatile struct TIMx_registers TIM9;
 590:src/sys/devices.h **** extern volatile struct EXTI_registers EXTI;
 591:src/sys/devices.h **** extern volatile struct SYSCFG_registers SYSCFG;
 592:src/sys/devices.h **** extern volatile struct SPI_registers SPI4;
 593:src/sys/devices.h **** extern volatile struct SPI_registers SPI1;
 594:src/sys/devices.h **** extern volatile struct SDIO_registers SDMMC;
 595:src/sys/devices.h **** extern volatile struct ADCx_registers ADC1;
 596:src/sys/devices.h **** extern volatile struct ADCx_registers ADC2;
 597:src/sys/devices.h **** extern volatile struct ADCx_registers ADC3;
 598:src/sys/devices.h **** extern volatile struct ADC_common_registers ADC_common;
 599:src/sys/devices.h **** extern volatile struct USART_registers USART6;
 600:src/sys/devices.h **** extern volatile struct USART_registers USART1;
 601:src/sys/devices.h **** extern volatile struct TIMx_registers TIM8;
 602:src/sys/devices.h **** extern volatile struct TIMx_registers TIM1;
 603:src/sys/devices.h **** 
 604:src/sys/devices.h **** extern volatile struct DAC_registers DAC;
 605:src/sys/devices.h **** extern volatile struct PWR_registers PWR;
 606:src/sys/devices.h **** extern volatile struct HDMI_CEC_registers HDMI_CEC;
 607:src/sys/devices.h **** extern volatile struct bxCAN_registers CAN2;
 608:src/sys/devices.h **** extern volatile struct bxCAN_registers CAN1;
 609:src/sys/devices.h **** extern volatile struct FMPI2C_registers FMPI2C1;
 610:src/sys/devices.h **** extern volatile struct I2C_registers I2C3;
 611:src/sys/devices.h **** extern volatile struct I2C_registers I2C2;
 612:src/sys/devices.h **** extern volatile struct I2C_registers I2C1;
 613:src/sys/devices.h **** extern volatile struct USART_registers UART5;
 614:src/sys/devices.h **** extern volatile struct USART_registers UART4;
 615:src/sys/devices.h **** extern volatile struct USART_registers USART3;
 616:src/sys/devices.h **** extern volatile struct USART_registers USART2;
 617:src/sys/devices.h **** extern volatile struct SPDIF_RX_registers SPDIF_RX;
 618:src/sys/devices.h **** extern volatile struct SPI_I2S_registers SPI3_I2S3;
 619:src/sys/devices.h **** extern volatile struct SPI_I2S_registers SPI2_I2S2;
 620:src/sys/devices.h **** extern volatile struct IWDG_registers IWDG;
 621:src/sys/devices.h **** extern volatile struct WWDG_registers WWDG;
 622:src/sys/devices.h **** extern volatile struct RTC_registers RTC_BKP;
 623:src/sys/devices.h **** extern volatile struct TIMx_registers TIM14;
 624:src/sys/devices.h **** extern volatile struct TIMx_registers TIM13;
 625:src/sys/devices.h **** extern volatile struct TIMx_registers TIM12;
 626:src/sys/devices.h **** extern volatile struct TIMx_registers TIM7;
 627:src/sys/devices.h **** extern volatile struct TIMx_registers TIM6;
 628:src/sys/devices.h **** extern volatile struct TIMx_registers TIM5;
 629:src/sys/devices.h **** extern volatile struct TIMx_registers TIM4;
 630:src/sys/devices.h **** extern volatile struct TIMx_registers TIM3;
 631:src/sys/devices.h **** extern volatile struct TIMx_registers TIM2;
 632:src/sys/devices.h **** 
 633:src/sys/devices.h **** #define __set_bit(_w,_i) ((_w)|=(1<<(_i)))
 634:src/sys/devices.h **** #define __clr_bit(_w,_i) ((_w) &= ~(1<<(_i)))
 635:src/sys/devices.h **** #define __really_inline__ static inline __attribute__((always_inline)) 
 636:src/sys/devices.h **** #define __sync __DSB
 637:src/sys/devices.h **** 
 638:src/sys/devices.h **** #define __declare_device_control(name,bus,bus_bit) \
 639:src/sys/devices.h ****   void __really_inline__ enable_##name() { \
 640:src/sys/devices.h ****     __set_bit(RCC.bus##ENR,bus_bit); __sync(); } \
 641:src/sys/devices.h ****   void __really_inline__ low_power_enable_##name() { \
 642:src/sys/devices.h ****     __set_bit(RCC.bus##LPENR,bus_bit); __sync(); } \
 643:src/sys/devices.h ****   void __really_inline__ disable_##name() { \
 644:src/sys/devices.h ****     __clr_bit(RCC.bus##ENR,bus_bit); __sync(); } \
 645:src/sys/devices.h ****   void __really_inline__ low_power_disable_## name() { \
 646:src/sys/devices.h ****     __clr_bit(RCC.bus##LPENR,bus_bit); __sync(); } \
 647:src/sys/devices.h ****   void __really_inline__ reset_##name() { \
 648:src/sys/devices.h ****     __set_bit(RCC.bus##RSTR,bus_bit); __sync(); } \
 649:src/sys/devices.h **** \
 650:src/sys/devices.h **** 
 651:src/sys/devices.h **** /* __declare_device_control(FMC,AHB3,0) FMC not available in LQFP64 package */
 652:src/sys/devices.h **** __declare_device_control(QUADSPI,AHB3,1)
 653:src/sys/devices.h **** 
 654:src/sys/devices.h **** __declare_device_control(DCMI,AHB2,0)
 655:src/sys/devices.h **** __declare_device_control(USB_OTG_FS,AHB2,7)
 656:src/sys/devices.h **** 
 657:src/sys/devices.h **** __declare_device_control(USB_OTG_HS,AHB1,29)
 658:src/sys/devices.h **** __declare_device_control(DMA2,AHB1,22)
 659:src/sys/devices.h **** __declare_device_control(DMA1,AHB1,21)
 660:src/sys/devices.h **** __declare_device_control(CRC,AHB1,12)
 661:src/sys/devices.h **** __declare_device_control(GPIOH,AHB1,7)
 662:src/sys/devices.h **** __declare_device_control(GPIOG,AHB1,6)
 663:src/sys/devices.h **** __declare_device_control(GPIOF,AHB1,5)
 664:src/sys/devices.h **** __declare_device_control(GPIOE,AHB1,4)
 665:src/sys/devices.h **** __declare_device_control(GPIOD,AHB1,3)
 666:src/sys/devices.h **** __declare_device_control(GPIOC,AHB1,2)
 667:src/sys/devices.h **** __declare_device_control(GPIOB,AHB1,1)
  36              		.loc 2 667 1 view .LVU2
  37              	.LBB15:
  38              		.loc 2 667 1 view .LVU3
  39 0000 1C4A     		ldr	r2, .L2
  40 0002 136B     		ldr	r3, [r2, #48]
  41 0004 43F00203 		orr	r3, r3, #2
  42 0008 1363     		str	r3, [r2, #48]
  43              		.loc 2 667 1 view .LVU4
  44              	.LBB16:
  45              	.LBI16:
  46              		.file 3 "src/sys/cmsis_gcc.h"
   1:src/sys/cmsis_gcc.h **** /**************************************************************************//**
   2:src/sys/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:src/sys/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:src/sys/cmsis_gcc.h ****  * @version  V4.30
   5:src/sys/cmsis_gcc.h ****  * @date     20. October 2015
   6:src/sys/cmsis_gcc.h ****  ******************************************************************************/
   7:src/sys/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:src/sys/cmsis_gcc.h **** 
   9:src/sys/cmsis_gcc.h ****    All rights reserved.
  10:src/sys/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:src/sys/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:src/sys/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:src/sys/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:src/sys/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:src/sys/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:src/sys/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:src/sys/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:src/sys/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:src/sys/cmsis_gcc.h ****      specific prior written permission.
  20:src/sys/cmsis_gcc.h ****    *
  21:src/sys/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:src/sys/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:src/sys/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:src/sys/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:src/sys/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:src/sys/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:src/sys/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:src/sys/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:src/sys/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:src/sys/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:src/sys/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:src/sys/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:src/sys/cmsis_gcc.h **** 
  34:src/sys/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  35:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_H
  36:src/sys/cmsis_gcc.h **** 
  37:src/sys/cmsis_gcc.h **** /* ignore some GCC warnings */
  38:src/sys/cmsis_gcc.h **** #if defined ( __GNUC__ )
  39:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic push
  40:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  41:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  42:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  43:src/sys/cmsis_gcc.h **** #endif
  44:src/sys/cmsis_gcc.h **** 
  45:src/sys/cmsis_gcc.h **** 
  46:src/sys/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  47:src/sys/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  48:src/sys/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  49:src/sys/cmsis_gcc.h ****   @{
  50:src/sys/cmsis_gcc.h ****  */
  51:src/sys/cmsis_gcc.h **** 
  52:src/sys/cmsis_gcc.h **** /**
  53:src/sys/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  54:src/sys/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  55:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  56:src/sys/cmsis_gcc.h ****  */
  57:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  58:src/sys/cmsis_gcc.h **** {
  59:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  60:src/sys/cmsis_gcc.h **** }
  61:src/sys/cmsis_gcc.h **** 
  62:src/sys/cmsis_gcc.h **** 
  63:src/sys/cmsis_gcc.h **** /**
  64:src/sys/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  65:src/sys/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  66:src/sys/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  67:src/sys/cmsis_gcc.h ****  */
  68:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  69:src/sys/cmsis_gcc.h **** {
  70:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  71:src/sys/cmsis_gcc.h **** }
  72:src/sys/cmsis_gcc.h **** 
  73:src/sys/cmsis_gcc.h **** 
  74:src/sys/cmsis_gcc.h **** /**
  75:src/sys/cmsis_gcc.h ****   \brief   Get Control Register
  76:src/sys/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  77:src/sys/cmsis_gcc.h ****   \return               Control Register value
  78:src/sys/cmsis_gcc.h ****  */
  79:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  80:src/sys/cmsis_gcc.h **** {
  81:src/sys/cmsis_gcc.h ****   uint32_t result;
  82:src/sys/cmsis_gcc.h **** 
  83:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  84:src/sys/cmsis_gcc.h ****   return(result);
  85:src/sys/cmsis_gcc.h **** }
  86:src/sys/cmsis_gcc.h **** 
  87:src/sys/cmsis_gcc.h **** 
  88:src/sys/cmsis_gcc.h **** /**
  89:src/sys/cmsis_gcc.h ****   \brief   Set Control Register
  90:src/sys/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  91:src/sys/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  92:src/sys/cmsis_gcc.h ****  */
  93:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  94:src/sys/cmsis_gcc.h **** {
  95:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  96:src/sys/cmsis_gcc.h **** }
  97:src/sys/cmsis_gcc.h **** 
  98:src/sys/cmsis_gcc.h **** 
  99:src/sys/cmsis_gcc.h **** /**
 100:src/sys/cmsis_gcc.h ****   \brief   Get IPSR Register
 101:src/sys/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 102:src/sys/cmsis_gcc.h ****   \return               IPSR Register value
 103:src/sys/cmsis_gcc.h ****  */
 104:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 105:src/sys/cmsis_gcc.h **** {
 106:src/sys/cmsis_gcc.h ****   uint32_t result;
 107:src/sys/cmsis_gcc.h **** 
 108:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 109:src/sys/cmsis_gcc.h ****   return(result);
 110:src/sys/cmsis_gcc.h **** }
 111:src/sys/cmsis_gcc.h **** 
 112:src/sys/cmsis_gcc.h **** 
 113:src/sys/cmsis_gcc.h **** /**
 114:src/sys/cmsis_gcc.h ****   \brief   Get APSR Register
 115:src/sys/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 116:src/sys/cmsis_gcc.h ****   \return               APSR Register value
 117:src/sys/cmsis_gcc.h ****  */
 118:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 119:src/sys/cmsis_gcc.h **** {
 120:src/sys/cmsis_gcc.h ****   uint32_t result;
 121:src/sys/cmsis_gcc.h **** 
 122:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 123:src/sys/cmsis_gcc.h ****   return(result);
 124:src/sys/cmsis_gcc.h **** }
 125:src/sys/cmsis_gcc.h **** 
 126:src/sys/cmsis_gcc.h **** 
 127:src/sys/cmsis_gcc.h **** /**
 128:src/sys/cmsis_gcc.h ****   \brief   Get xPSR Register
 129:src/sys/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 130:src/sys/cmsis_gcc.h **** 
 131:src/sys/cmsis_gcc.h ****     \return               xPSR Register value
 132:src/sys/cmsis_gcc.h ****  */
 133:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 134:src/sys/cmsis_gcc.h **** {
 135:src/sys/cmsis_gcc.h ****   uint32_t result;
 136:src/sys/cmsis_gcc.h **** 
 137:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 138:src/sys/cmsis_gcc.h ****   return(result);
 139:src/sys/cmsis_gcc.h **** }
 140:src/sys/cmsis_gcc.h **** 
 141:src/sys/cmsis_gcc.h **** 
 142:src/sys/cmsis_gcc.h **** /**
 143:src/sys/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 144:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 145:src/sys/cmsis_gcc.h ****   \return               PSP Register value
 146:src/sys/cmsis_gcc.h ****  */
 147:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 148:src/sys/cmsis_gcc.h **** {
 149:src/sys/cmsis_gcc.h ****   register uint32_t result;
 150:src/sys/cmsis_gcc.h **** 
 151:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 152:src/sys/cmsis_gcc.h ****   return(result);
 153:src/sys/cmsis_gcc.h **** }
 154:src/sys/cmsis_gcc.h **** 
 155:src/sys/cmsis_gcc.h **** 
 156:src/sys/cmsis_gcc.h **** /**
 157:src/sys/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 158:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 159:src/sys/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 160:src/sys/cmsis_gcc.h ****  */
 161:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 162:src/sys/cmsis_gcc.h **** {
 163:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 164:src/sys/cmsis_gcc.h **** }
 165:src/sys/cmsis_gcc.h **** 
 166:src/sys/cmsis_gcc.h **** 
 167:src/sys/cmsis_gcc.h **** /**
 168:src/sys/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 169:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 170:src/sys/cmsis_gcc.h ****   \return               MSP Register value
 171:src/sys/cmsis_gcc.h ****  */
 172:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 173:src/sys/cmsis_gcc.h **** {
 174:src/sys/cmsis_gcc.h ****   register uint32_t result;
 175:src/sys/cmsis_gcc.h **** 
 176:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 177:src/sys/cmsis_gcc.h ****   return(result);
 178:src/sys/cmsis_gcc.h **** }
 179:src/sys/cmsis_gcc.h **** 
 180:src/sys/cmsis_gcc.h **** 
 181:src/sys/cmsis_gcc.h **** /**
 182:src/sys/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 183:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 184:src/sys/cmsis_gcc.h **** 
 185:src/sys/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 186:src/sys/cmsis_gcc.h ****  */
 187:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 188:src/sys/cmsis_gcc.h **** {
 189:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 190:src/sys/cmsis_gcc.h **** }
 191:src/sys/cmsis_gcc.h **** 
 192:src/sys/cmsis_gcc.h **** 
 193:src/sys/cmsis_gcc.h **** /**
 194:src/sys/cmsis_gcc.h ****   \brief   Get Priority Mask
 195:src/sys/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 196:src/sys/cmsis_gcc.h ****   \return               Priority Mask value
 197:src/sys/cmsis_gcc.h ****  */
 198:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 199:src/sys/cmsis_gcc.h **** {
 200:src/sys/cmsis_gcc.h ****   uint32_t result;
 201:src/sys/cmsis_gcc.h **** 
 202:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 203:src/sys/cmsis_gcc.h ****   return(result);
 204:src/sys/cmsis_gcc.h **** }
 205:src/sys/cmsis_gcc.h **** 
 206:src/sys/cmsis_gcc.h **** 
 207:src/sys/cmsis_gcc.h **** /**
 208:src/sys/cmsis_gcc.h ****   \brief   Set Priority Mask
 209:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 210:src/sys/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 211:src/sys/cmsis_gcc.h ****  */
 212:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 213:src/sys/cmsis_gcc.h **** {
 214:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 215:src/sys/cmsis_gcc.h **** }
 216:src/sys/cmsis_gcc.h **** 
 217:src/sys/cmsis_gcc.h **** 
 218:src/sys/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 219:src/sys/cmsis_gcc.h **** 
 220:src/sys/cmsis_gcc.h **** /**
 221:src/sys/cmsis_gcc.h ****   \brief   Enable FIQ
 222:src/sys/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 223:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 224:src/sys/cmsis_gcc.h ****  */
 225:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 226:src/sys/cmsis_gcc.h **** {
 227:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 228:src/sys/cmsis_gcc.h **** }
 229:src/sys/cmsis_gcc.h **** 
 230:src/sys/cmsis_gcc.h **** 
 231:src/sys/cmsis_gcc.h **** /**
 232:src/sys/cmsis_gcc.h ****   \brief   Disable FIQ
 233:src/sys/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 234:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 235:src/sys/cmsis_gcc.h ****  */
 236:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 237:src/sys/cmsis_gcc.h **** {
 238:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 239:src/sys/cmsis_gcc.h **** }
 240:src/sys/cmsis_gcc.h **** 
 241:src/sys/cmsis_gcc.h **** 
 242:src/sys/cmsis_gcc.h **** /**
 243:src/sys/cmsis_gcc.h ****   \brief   Get Base Priority
 244:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 245:src/sys/cmsis_gcc.h ****   \return               Base Priority register value
 246:src/sys/cmsis_gcc.h ****  */
 247:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 248:src/sys/cmsis_gcc.h **** {
 249:src/sys/cmsis_gcc.h ****   uint32_t result;
 250:src/sys/cmsis_gcc.h **** 
 251:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 252:src/sys/cmsis_gcc.h ****   return(result);
 253:src/sys/cmsis_gcc.h **** }
 254:src/sys/cmsis_gcc.h **** 
 255:src/sys/cmsis_gcc.h **** 
 256:src/sys/cmsis_gcc.h **** /**
 257:src/sys/cmsis_gcc.h ****   \brief   Set Base Priority
 258:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 259:src/sys/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 260:src/sys/cmsis_gcc.h ****  */
 261:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 262:src/sys/cmsis_gcc.h **** {
 263:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 264:src/sys/cmsis_gcc.h **** }
 265:src/sys/cmsis_gcc.h **** 
 266:src/sys/cmsis_gcc.h **** 
 267:src/sys/cmsis_gcc.h **** /**
 268:src/sys/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 269:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 270:src/sys/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 271:src/sys/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 272:src/sys/cmsis_gcc.h ****  */
 273:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 274:src/sys/cmsis_gcc.h **** {
 275:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 276:src/sys/cmsis_gcc.h **** }
 277:src/sys/cmsis_gcc.h **** 
 278:src/sys/cmsis_gcc.h **** 
 279:src/sys/cmsis_gcc.h **** /**
 280:src/sys/cmsis_gcc.h ****   \brief   Get Fault Mask
 281:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 282:src/sys/cmsis_gcc.h ****   \return               Fault Mask register value
 283:src/sys/cmsis_gcc.h ****  */
 284:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 285:src/sys/cmsis_gcc.h **** {
 286:src/sys/cmsis_gcc.h ****   uint32_t result;
 287:src/sys/cmsis_gcc.h **** 
 288:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 289:src/sys/cmsis_gcc.h ****   return(result);
 290:src/sys/cmsis_gcc.h **** }
 291:src/sys/cmsis_gcc.h **** 
 292:src/sys/cmsis_gcc.h **** 
 293:src/sys/cmsis_gcc.h **** /**
 294:src/sys/cmsis_gcc.h ****   \brief   Set Fault Mask
 295:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 296:src/sys/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 297:src/sys/cmsis_gcc.h ****  */
 298:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 299:src/sys/cmsis_gcc.h **** {
 300:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 301:src/sys/cmsis_gcc.h **** }
 302:src/sys/cmsis_gcc.h **** 
 303:src/sys/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 304:src/sys/cmsis_gcc.h **** 
 305:src/sys/cmsis_gcc.h **** 
 306:src/sys/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 307:src/sys/cmsis_gcc.h **** 
 308:src/sys/cmsis_gcc.h **** /**
 309:src/sys/cmsis_gcc.h ****   \brief   Get FPSCR
 310:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 311:src/sys/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 312:src/sys/cmsis_gcc.h ****  */
 313:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 314:src/sys/cmsis_gcc.h **** {
 315:src/sys/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 316:src/sys/cmsis_gcc.h ****   uint32_t result;
 317:src/sys/cmsis_gcc.h **** 
 318:src/sys/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 319:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 320:src/sys/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 321:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 322:src/sys/cmsis_gcc.h ****   return(result);
 323:src/sys/cmsis_gcc.h **** #else
 324:src/sys/cmsis_gcc.h ****    return(0);
 325:src/sys/cmsis_gcc.h **** #endif
 326:src/sys/cmsis_gcc.h **** }
 327:src/sys/cmsis_gcc.h **** 
 328:src/sys/cmsis_gcc.h **** 
 329:src/sys/cmsis_gcc.h **** /**
 330:src/sys/cmsis_gcc.h ****   \brief   Set FPSCR
 331:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 332:src/sys/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 333:src/sys/cmsis_gcc.h ****  */
 334:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 335:src/sys/cmsis_gcc.h **** {
 336:src/sys/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 337:src/sys/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 338:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 339:src/sys/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 340:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 341:src/sys/cmsis_gcc.h **** #endif
 342:src/sys/cmsis_gcc.h **** }
 343:src/sys/cmsis_gcc.h **** 
 344:src/sys/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 345:src/sys/cmsis_gcc.h **** 
 346:src/sys/cmsis_gcc.h **** 
 347:src/sys/cmsis_gcc.h **** 
 348:src/sys/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 349:src/sys/cmsis_gcc.h **** 
 350:src/sys/cmsis_gcc.h **** 
 351:src/sys/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 352:src/sys/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 353:src/sys/cmsis_gcc.h ****   Access to dedicated instructions
 354:src/sys/cmsis_gcc.h ****   @{
 355:src/sys/cmsis_gcc.h **** */
 356:src/sys/cmsis_gcc.h **** 
 357:src/sys/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 358:src/sys/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 359:src/sys/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 360:src/sys/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 361:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 362:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 363:src/sys/cmsis_gcc.h **** #else
 364:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 365:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 366:src/sys/cmsis_gcc.h **** #endif
 367:src/sys/cmsis_gcc.h **** 
 368:src/sys/cmsis_gcc.h **** /**
 369:src/sys/cmsis_gcc.h ****   \brief   No Operation
 370:src/sys/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 371:src/sys/cmsis_gcc.h ****  */
 372:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 373:src/sys/cmsis_gcc.h **** {
 374:src/sys/cmsis_gcc.h ****   __ASM volatile ("nop");
 375:src/sys/cmsis_gcc.h **** }
 376:src/sys/cmsis_gcc.h **** 
 377:src/sys/cmsis_gcc.h **** 
 378:src/sys/cmsis_gcc.h **** /**
 379:src/sys/cmsis_gcc.h ****   \brief   Wait For Interrupt
 380:src/sys/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 381:src/sys/cmsis_gcc.h ****  */
 382:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 383:src/sys/cmsis_gcc.h **** {
 384:src/sys/cmsis_gcc.h ****   __ASM volatile ("wfi");
 385:src/sys/cmsis_gcc.h **** }
 386:src/sys/cmsis_gcc.h **** 
 387:src/sys/cmsis_gcc.h **** 
 388:src/sys/cmsis_gcc.h **** /**
 389:src/sys/cmsis_gcc.h ****   \brief   Wait For Event
 390:src/sys/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 391:src/sys/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 392:src/sys/cmsis_gcc.h ****  */
 393:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 394:src/sys/cmsis_gcc.h **** {
 395:src/sys/cmsis_gcc.h ****   __ASM volatile ("wfe");
 396:src/sys/cmsis_gcc.h **** }
 397:src/sys/cmsis_gcc.h **** 
 398:src/sys/cmsis_gcc.h **** 
 399:src/sys/cmsis_gcc.h **** /**
 400:src/sys/cmsis_gcc.h ****   \brief   Send Event
 401:src/sys/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 402:src/sys/cmsis_gcc.h ****  */
 403:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 404:src/sys/cmsis_gcc.h **** {
 405:src/sys/cmsis_gcc.h ****   __ASM volatile ("sev");
 406:src/sys/cmsis_gcc.h **** }
 407:src/sys/cmsis_gcc.h **** 
 408:src/sys/cmsis_gcc.h **** 
 409:src/sys/cmsis_gcc.h **** /**
 410:src/sys/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 411:src/sys/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 412:src/sys/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 413:src/sys/cmsis_gcc.h ****            after the instruction has been completed.
 414:src/sys/cmsis_gcc.h ****  */
 415:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 416:src/sys/cmsis_gcc.h **** {
 417:src/sys/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 418:src/sys/cmsis_gcc.h **** }
 419:src/sys/cmsis_gcc.h **** 
 420:src/sys/cmsis_gcc.h **** 
 421:src/sys/cmsis_gcc.h **** /**
 422:src/sys/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 423:src/sys/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 424:src/sys/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 425:src/sys/cmsis_gcc.h ****  */
 426:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
  47              		.loc 3 426 53 view .LVU5
  48              	.LBB17:
 427:src/sys/cmsis_gcc.h **** {
 428:src/sys/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  49              		.loc 3 428 3 view .LVU6
  50              		.syntax unified
  51              	@ 428 "src/sys/cmsis_gcc.h" 1
  52 000a BFF34F8F 		dsb 0xF
  53              	@ 0 "" 2
  54              		.thumb
  55              		.syntax unified
  56              	.LBE17:
  57              	.LBE16:
  58              	.LBE15:
  59              	.LBE14:
  15:src/sys/timer.c **** 	
  16:src/sys/timer.c **** 	GPIOB.MODER &= ~(3<<18);  // On met le buzzer en mode alternative
  60              		.loc 1 16 2 view .LVU7
  61              		.loc 1 16 7 is_stmt 0 view .LVU8
  62 000e 1A4B     		ldr	r3, .L2+4
  63 0010 1968     		ldr	r1, [r3]
  64              		.loc 1 16 14 view .LVU9
  65 0012 21F44021 		bic	r1, r1, #786432
  66 0016 1960     		str	r1, [r3]
  17:src/sys/timer.c **** 	GPIOB.MODER |= 1<<19;
  67              		.loc 1 17 2 is_stmt 1 view .LVU10
  68              		.loc 1 17 7 is_stmt 0 view .LVU11
  69 0018 1968     		ldr	r1, [r3]
  70              		.loc 1 17 14 view .LVU12
  71 001a 41F40021 		orr	r1, r1, #524288
  72 001e 1960     		str	r1, [r3]
  18:src/sys/timer.c **** 
  19:src/sys/timer.c **** 	GPIOB.AFRH &= ~(0xF<<4);  // On relie la patte 9 avec le timer 2 en selectionnant AF1 sur AFRH (re
  73              		.loc 1 19 2 is_stmt 1 view .LVU13
  74              		.loc 1 19 7 is_stmt 0 view .LVU14
  75 0020 596A     		ldr	r1, [r3, #36]
  76              		.loc 1 19 13 view .LVU15
  77 0022 21F0F001 		bic	r1, r1, #240
  78 0026 5962     		str	r1, [r3, #36]
  20:src/sys/timer.c **** 	GPIOB.AFRH |= 1<<4;
  79              		.loc 1 20 2 is_stmt 1 view .LVU16
  80              		.loc 1 20 7 is_stmt 0 view .LVU17
  81 0028 596A     		ldr	r1, [r3, #36]
  82              		.loc 1 20 13 view .LVU18
  83 002a 41F01001 		orr	r1, r1, #16
  84 002e 5962     		str	r1, [r3, #36]
  21:src/sys/timer.c **** 
  22:src/sys/timer.c **** 	/* ========== Initialisation Timer 2 channel 2 ========== */
  23:src/sys/timer.c **** 
  24:src/sys/timer.c **** 	enable_TIM2();   // On active l'horloge 2
  85              		.loc 1 24 2 is_stmt 1 view .LVU19
  86              	.LBB18:
  87              	.LBI18:
 668:src/sys/devices.h **** __declare_device_control(GPIOA,AHB1,0)
 669:src/sys/devices.h **** 
 670:src/sys/devices.h **** __declare_device_control(SAI2,APB2,23)
 671:src/sys/devices.h **** __declare_device_control(SAI1,APB2,22)
 672:src/sys/devices.h **** 
 673:src/sys/devices.h **** __declare_device_control(TIM11,APB2,18)
 674:src/sys/devices.h **** __declare_device_control(TIM10,APB2,17)
 675:src/sys/devices.h **** __declare_device_control(TIM9,APB2,16)
 676:src/sys/devices.h **** __declare_device_control(SYSCFG,APB2,14)
 677:src/sys/devices.h **** __declare_device_control(SPI4,APB2,13)
 678:src/sys/devices.h **** __declare_device_control(SPI1,APB2,12)
 679:src/sys/devices.h **** __declare_device_control(SDMMC,APB2,11)
 680:src/sys/devices.h **** __declare_device_control(ADC,APB2,8)
 681:src/sys/devices.h **** __declare_device_control(ADC1,APB2,8)
 682:src/sys/devices.h **** __declare_device_control(ADC2,APB2,9)
 683:src/sys/devices.h **** __declare_device_control(ADC3,APB2,10)
 684:src/sys/devices.h **** __declare_device_control(USART6,APB2,5)
 685:src/sys/devices.h **** __declare_device_control(USART1,APB2,4)
 686:src/sys/devices.h **** __declare_device_control(TIM8,APB2,1)
 687:src/sys/devices.h **** __declare_device_control(TIM1,APB2,0)
 688:src/sys/devices.h **** 
 689:src/sys/devices.h **** __declare_device_control(DAC,APB1,29)
 690:src/sys/devices.h **** __declare_device_control(PWR,APB1,28)
 691:src/sys/devices.h **** __declare_device_control(HDMI_CEC,APB1,27)
 692:src/sys/devices.h **** __declare_device_control(CAN2,APB1,26)
 693:src/sys/devices.h **** __declare_device_control(CAN1,APB1,25)
 694:src/sys/devices.h **** __declare_device_control(FMPI2C1,APB1,24)
 695:src/sys/devices.h **** __declare_device_control(I2C3,APB1,23)
 696:src/sys/devices.h **** __declare_device_control(I2C2,APB1,22)
 697:src/sys/devices.h **** __declare_device_control(I2C1,APB1,21)
 698:src/sys/devices.h **** __declare_device_control(UART5,APB1,20)
 699:src/sys/devices.h **** __declare_device_control(UART4,APB1,19)
 700:src/sys/devices.h **** __declare_device_control(USART3,APB1,18)
 701:src/sys/devices.h **** __declare_device_control(USART2,APB1,17)
 702:src/sys/devices.h **** __declare_device_control(SPDIF_RX,APB1,16)
 703:src/sys/devices.h **** __declare_device_control(SPI3_I2S3,APB1,15)
 704:src/sys/devices.h **** __declare_device_control(SPI2_I2S2,APB1,14)
 705:src/sys/devices.h **** __declare_device_control(WWDG,APB1,11)
 706:src/sys/devices.h **** __declare_device_control(TIM14,APB1,8)
 707:src/sys/devices.h **** __declare_device_control(TIM13,APB1,7)
 708:src/sys/devices.h **** __declare_device_control(TIM12,APB1,6)
 709:src/sys/devices.h **** __declare_device_control(TIM7,APB1,5)
 710:src/sys/devices.h **** __declare_device_control(TIM6,APB1,4)
 711:src/sys/devices.h **** __declare_device_control(TIM5,APB1,3)
 712:src/sys/devices.h **** __declare_device_control(TIM4,APB1,2)
 713:src/sys/devices.h **** __declare_device_control(TIM3,APB1,1)
 714:src/sys/devices.h **** __declare_device_control(TIM2,APB1,0)
  88              		.loc 2 714 1 view .LVU20
  89              	.LBB19:
  90              		.loc 2 714 1 view .LVU21
  91 0030 136C     		ldr	r3, [r2, #64]
  92 0032 43F00103 		orr	r3, r3, #1
  93 0036 1364     		str	r3, [r2, #64]
  94              		.loc 2 714 1 view .LVU22
  95              	.LBB20:
  96              	.LBI20:
 426:src/sys/cmsis_gcc.h **** {
  97              		.loc 3 426 53 view .LVU23
  98              	.LBB21:
  99              		.loc 3 428 3 view .LVU24
 100              		.syntax unified
 101              	@ 428 "src/sys/cmsis_gcc.h" 1
 102 0038 BFF34F8F 		dsb 0xF
 103              	@ 0 "" 2
 104              		.thumb
 105              		.syntax unified
 106              	.LBE21:
 107              	.LBE20:
 108              	.LBE19:
 109              	.LBE18:
  25:src/sys/timer.c ****     
  26:src/sys/timer.c ****     TIM2.CCMR1 &= ~(7<<12); // On met a 0 les bits 12-14
 110              		.loc 1 26 5 view .LVU25
 111              		.loc 1 26 9 is_stmt 0 view .LVU26
 112 003c 0F4B     		ldr	r3, .L2+8
 113 003e 9A69     		ldr	r2, [r3, #24]
 114              		.loc 1 26 16 view .LVU27
 115 0040 22F4E042 		bic	r2, r2, #28672
 116 0044 9A61     		str	r2, [r3, #24]
  27:src/sys/timer.c ****     TIM2.CCMR1 |= (6<<12); // 110 pour le mode pwm mode 1
 117              		.loc 1 27 5 is_stmt 1 view .LVU28
 118              		.loc 1 27 9 is_stmt 0 view .LVU29
 119 0046 9A69     		ldr	r2, [r3, #24]
 120              		.loc 1 27 16 view .LVU30
 121 0048 42F4C042 		orr	r2, r2, #24576
 122 004c 9A61     		str	r2, [r3, #24]
  28:src/sys/timer.c ****     TIM2.CCMR1 |= (1<<11); // Eviter les erreurs
 123              		.loc 1 28 5 is_stmt 1 view .LVU31
 124              		.loc 1 28 9 is_stmt 0 view .LVU32
 125 004e 9A69     		ldr	r2, [r3, #24]
 126              		.loc 1 28 16 view .LVU33
 127 0050 42F40062 		orr	r2, r2, #2048
 128 0054 9A61     		str	r2, [r3, #24]
  29:src/sys/timer.c **** 
  30:src/sys/timer.c ****     TIM2.CCER |= (1<<4); // CC2E = bit 4, nous activons la sortie sur le PB9
 129              		.loc 1 30 5 is_stmt 1 view .LVU34
 130              		.loc 1 30 9 is_stmt 0 view .LVU35
 131 0056 1A6A     		ldr	r2, [r3, #32]
 132              		.loc 1 30 15 view .LVU36
 133 0058 42F01002 		orr	r2, r2, #16
 134 005c 1A62     		str	r2, [r3, #32]
  31:src/sys/timer.c ****     TIM2.CR1 |= (1<<7); // Activation de bit ARPE
 135              		.loc 1 31 5 is_stmt 1 view .LVU37
 136              		.loc 1 31 9 is_stmt 0 view .LVU38
 137 005e 1A68     		ldr	r2, [r3]
 138              		.loc 1 31 14 view .LVU39
 139 0060 42F08002 		orr	r2, r2, #128
 140 0064 1A60     		str	r2, [r3]
  32:src/sys/timer.c **** 
  33:src/sys/timer.c ****     TIM2.CNT = 0;  // On met les valeurs de CNT à 0
 141              		.loc 1 33 5 is_stmt 1 view .LVU40
 142              		.loc 1 33 14 is_stmt 0 view .LVU41
 143 0066 0022     		movs	r2, #0
 144 0068 5A62     		str	r2, [r3, #36]
  34:src/sys/timer.c **** 	TIM2.PSC = 0;
 145              		.loc 1 34 2 is_stmt 1 view .LVU42
 146              		.loc 1 34 11 is_stmt 0 view .LVU43
 147 006a 9A62     		str	r2, [r3, #40]
  35:src/sys/timer.c ****     TIM2.EGR = 1;   // Mise à joure immediat
 148              		.loc 1 35 5 is_stmt 1 view .LVU44
 149              		.loc 1 35 14 is_stmt 0 view .LVU45
 150 006c 0122     		movs	r2, #1
 151 006e 5A61     		str	r2, [r3, #20]
  36:src/sys/timer.c **** }
 152              		.loc 1 36 1 view .LVU46
 153 0070 7047     		bx	lr
 154              	.L3:
 155 0072 00BF     		.align	2
 156              	.L2:
 157 0074 00000000 		.word	RCC
 158 0078 00000000 		.word	GPIOB
 159 007c 00000000 		.word	TIM2
 160              		.cfi_endproc
 161              	.LFE397:
 162              		.size	init_timer_buzzer, .-init_timer_buzzer
 163              	.Letext0:
 164              		.file 4 "/opt/st/stm32cubeide_2.0.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-s
 165              		.file 5 "/opt/st/stm32cubeide_2.0.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-s
 166              		.section	.debug_info,"",%progbits
 167              	.Ldebug_info0:
 168 0000 95040000 		.4byte	0x495
 169 0004 0500     		.2byte	0x5
 170 0006 01       		.byte	0x1
 171 0007 04       		.byte	0x4
 172 0008 00000000 		.4byte	.Ldebug_abbrev0
 173 000c 0C       		.uleb128 0xc
 174 000d F4010000 		.4byte	.LASF72
 175 0011 0C       		.byte	0xc
 176 0012 9F030000 		.4byte	.LASF73
 177 0016 0A000000 		.4byte	.LASF74
 178 001a 00000000 		.4byte	.Ltext0
 179 001e 80000000 		.4byte	.Letext0-.Ltext0
 180 0022 00000000 		.4byte	.Ldebug_line0
 181 0026 04       		.uleb128 0x4
 182 0027 01       		.byte	0x1
 183 0028 06       		.byte	0x6
 184 0029 96000000 		.4byte	.LASF0
 185 002d 04       		.uleb128 0x4
 186 002e 01       		.byte	0x1
 187 002f 08       		.byte	0x8
 188 0030 CF010000 		.4byte	.LASF1
 189 0034 04       		.uleb128 0x4
 190 0035 02       		.byte	0x2
 191 0036 05       		.byte	0x5
 192 0037 AE000000 		.4byte	.LASF2
 193 003b 04       		.uleb128 0x4
 194 003c 02       		.byte	0x2
 195 003d 07       		.byte	0x7
 196 003e 23030000 		.4byte	.LASF3
 197 0042 04       		.uleb128 0x4
 198 0043 04       		.byte	0x4
 199 0044 05       		.byte	0x5
 200 0045 83010000 		.4byte	.LASF4
 201 0049 07       		.uleb128 0x7
 202 004a 5C030000 		.4byte	.LASF9
 203 004e 04       		.byte	0x4
 204 004f 4F       		.byte	0x4f
 205 0050 19       		.byte	0x19
 206 0051 55000000 		.4byte	0x55
 207 0055 04       		.uleb128 0x4
 208 0056 04       		.byte	0x4
 209 0057 07       		.byte	0x7
 210 0058 3B030000 		.4byte	.LASF5
 211 005c 04       		.uleb128 0x4
 212 005d 08       		.byte	0x8
 213 005e 05       		.byte	0x5
 214 005f 6A010000 		.4byte	.LASF6
 215 0063 04       		.uleb128 0x4
 216 0064 08       		.byte	0x8
 217 0065 07       		.byte	0x7
 218 0066 9F020000 		.4byte	.LASF7
 219 006a 0D       		.uleb128 0xd
 220 006b 04       		.byte	0x4
 221 006c 05       		.byte	0x5
 222 006d 696E7400 		.ascii	"int\000"
 223 0071 04       		.uleb128 0x4
 224 0072 04       		.byte	0x4
 225 0073 07       		.byte	0x7
 226 0074 BF020000 		.4byte	.LASF8
 227 0078 07       		.uleb128 0x7
 228 0079 B6020000 		.4byte	.LASF10
 229 007d 05       		.byte	0x5
 230 007e 30       		.byte	0x30
 231 007f 14       		.byte	0x14
 232 0080 49000000 		.4byte	0x49
 233 0084 08       		.uleb128 0x8
 234 0085 D5020000 		.4byte	.LASF46
 235 0089 98       		.byte	0x98
 236 008a 68       		.byte	0x68
 237 008b 54020000 		.4byte	0x254
 238 008f 05       		.uleb128 0x5
 239 0090 435200   		.ascii	"CR\000"
 240 0093 69       		.byte	0x69
 241 0094 78000000 		.4byte	0x78
 242 0098 00       		.byte	0
 243 0099 01       		.uleb128 0x1
 244 009a EE020000 		.4byte	.LASF11
 245 009e 6A       		.byte	0x6a
 246 009f 0C       		.byte	0xc
 247 00a0 78000000 		.4byte	0x78
 248 00a4 04       		.byte	0x4
 249 00a5 01       		.uleb128 0x1
 250 00a6 11010000 		.4byte	.LASF12
 251 00aa 6B       		.byte	0x6b
 252 00ab 0C       		.byte	0xc
 253 00ac 78000000 		.4byte	0x78
 254 00b0 08       		.byte	0x8
 255 00b1 05       		.uleb128 0x5
 256 00b2 43495200 		.ascii	"CIR\000"
 257 00b6 6C       		.byte	0x6c
 258 00b7 78000000 		.4byte	0x78
 259 00bb 0C       		.byte	0xc
 260 00bc 01       		.uleb128 0x1
 261 00bd 7E030000 		.4byte	.LASF13
 262 00c1 6D       		.byte	0x6d
 263 00c2 0C       		.byte	0xc
 264 00c3 78000000 		.4byte	0x78
 265 00c7 10       		.byte	0x10
 266 00c8 01       		.uleb128 0x1
 267 00c9 CC020000 		.4byte	.LASF14
 268 00cd 6E       		.byte	0x6e
 269 00ce 0C       		.byte	0xc
 270 00cf 78000000 		.4byte	0x78
 271 00d3 14       		.byte	0x14
 272 00d4 01       		.uleb128 0x1
 273 00d5 96030000 		.4byte	.LASF15
 274 00d9 6F       		.byte	0x6f
 275 00da 0C       		.byte	0xc
 276 00db 78000000 		.4byte	0x78
 277 00df 18       		.byte	0x18
 278 00e0 01       		.uleb128 0x1
 279 00e1 0A030000 		.4byte	.LASF16
 280 00e5 70       		.byte	0x70
 281 00e6 03       		.byte	0x3
 282 00e7 78000000 		.4byte	0x78
 283 00eb 1C       		.byte	0x1c
 284 00ec 01       		.uleb128 0x1
 285 00ed 80000000 		.4byte	.LASF17
 286 00f1 71       		.byte	0x71
 287 00f2 0C       		.byte	0xc
 288 00f3 78000000 		.4byte	0x78
 289 00f7 20       		.byte	0x20
 290 00f8 01       		.uleb128 0x1
 291 00f9 AF010000 		.4byte	.LASF18
 292 00fd 72       		.byte	0x72
 293 00fe 0C       		.byte	0xc
 294 00ff 78000000 		.4byte	0x78
 295 0103 24       		.byte	0x24
 296 0104 01       		.uleb128 0x1
 297 0105 87030000 		.4byte	.LASF19
 298 0109 73       		.byte	0x73
 299 010a 03       		.byte	0x3
 300 010b 78000000 		.4byte	0x78
 301 010f 28       		.byte	0x28
 302 0110 01       		.uleb128 0x1
 303 0111 C9030000 		.4byte	.LASF20
 304 0115 74       		.byte	0x74
 305 0116 03       		.byte	0x3
 306 0117 78000000 		.4byte	0x78
 307 011b 2C       		.byte	0x2c
 308 011c 01       		.uleb128 0x1
 309 011d 67030000 		.4byte	.LASF21
 310 0121 75       		.byte	0x75
 311 0122 0C       		.byte	0xc
 312 0123 78000000 		.4byte	0x78
 313 0127 30       		.byte	0x30
 314 0128 01       		.uleb128 0x1
 315 0129 89000000 		.4byte	.LASF22
 316 012d 76       		.byte	0x76
 317 012e 0C       		.byte	0xc
 318 012f 78000000 		.4byte	0x78
 319 0133 34       		.byte	0x34
 320 0134 01       		.uleb128 0x1
 321 0135 5A010000 		.4byte	.LASF23
 322 0139 77       		.byte	0x77
 323 013a 0C       		.byte	0xc
 324 013b 78000000 		.4byte	0x78
 325 013f 38       		.byte	0x38
 326 0140 01       		.uleb128 0x1
 327 0141 16010000 		.4byte	.LASF24
 328 0145 78       		.byte	0x78
 329 0146 03       		.byte	0x3
 330 0147 78000000 		.4byte	0x78
 331 014b 3C       		.byte	0x3c
 332 014c 01       		.uleb128 0x1
 333 014d 34010000 		.4byte	.LASF25
 334 0151 79       		.byte	0x79
 335 0152 0C       		.byte	0xc
 336 0153 78000000 		.4byte	0x78
 337 0157 40       		.byte	0x40
 338 0158 01       		.uleb128 0x1
 339 0159 EC010000 		.4byte	.LASF26
 340 015d 7A       		.byte	0x7a
 341 015e 0C       		.byte	0xc
 342 015f 78000000 		.4byte	0x78
 343 0163 44       		.byte	0x44
 344 0164 01       		.uleb128 0x1
 345 0165 25010000 		.4byte	.LASF27
 346 0169 7B       		.byte	0x7b
 347 016a 03       		.byte	0x3
 348 016b 78000000 		.4byte	0x78
 349 016f 48       		.byte	0x48
 350 0170 01       		.uleb128 0x1
 351 0171 DD010000 		.4byte	.LASF28
 352 0175 7C       		.byte	0x7c
 353 0176 03       		.byte	0x3
 354 0177 78000000 		.4byte	0x78
 355 017b 4C       		.byte	0x4c
 356 017c 01       		.uleb128 0x1
 357 017d 00000000 		.4byte	.LASF29
 358 0181 7D       		.byte	0x7d
 359 0182 0C       		.byte	0xc
 360 0183 78000000 		.4byte	0x78
 361 0187 50       		.byte	0x50
 362 0188 01       		.uleb128 0x1
 363 0189 19030000 		.4byte	.LASF30
 364 018d 7E       		.byte	0x7e
 365 018e 0C       		.byte	0xc
 366 018f 78000000 		.4byte	0x78
 367 0193 54       		.byte	0x54
 368 0194 01       		.uleb128 0x1
 369 0195 07010000 		.4byte	.LASF31
 370 0199 7F       		.byte	0x7f
 371 019a 0C       		.byte	0xc
 372 019b 78000000 		.4byte	0x78
 373 019f 58       		.byte	0x58
 374 01a0 01       		.uleb128 0x1
 375 01a1 4D030000 		.4byte	.LASF32
 376 01a5 80       		.byte	0x80
 377 01a6 03       		.byte	0x3
 378 01a7 78000000 		.4byte	0x78
 379 01ab 5C       		.byte	0x5c
 380 01ac 01       		.uleb128 0x1
 381 01ad FB020000 		.4byte	.LASF33
 382 01b1 81       		.byte	0x81
 383 01b2 0C       		.byte	0xc
 384 01b3 78000000 		.4byte	0x78
 385 01b7 60       		.byte	0x60
 386 01b8 01       		.uleb128 0x1
 387 01b9 BF030000 		.4byte	.LASF34
 388 01bd 82       		.byte	0x82
 389 01be 0C       		.byte	0xc
 390 01bf 78000000 		.4byte	0x78
 391 01c3 64       		.byte	0x64
 392 01c4 01       		.uleb128 0x1
 393 01c5 6F030000 		.4byte	.LASF35
 394 01c9 83       		.byte	0x83
 395 01ca 03       		.byte	0x3
 396 01cb 78000000 		.4byte	0x78
 397 01cf 68       		.byte	0x68
 398 01d0 01       		.uleb128 0x1
 399 01d1 71000000 		.4byte	.LASF36
 400 01d5 84       		.byte	0x84
 401 01d6 03       		.byte	0x3
 402 01d7 78000000 		.4byte	0x78
 403 01db 6C       		.byte	0x6c
 404 01dc 01       		.uleb128 0x1
 405 01dd CA000000 		.4byte	.LASF37
 406 01e1 85       		.byte	0x85
 407 01e2 0C       		.byte	0xc
 408 01e3 78000000 		.4byte	0x78
 409 01e7 70       		.byte	0x70
 410 01e8 05       		.uleb128 0x5
 411 01e9 43535200 		.ascii	"CSR\000"
 412 01ed 86       		.byte	0x86
 413 01ee 78000000 		.4byte	0x78
 414 01f2 74       		.byte	0x74
 415 01f3 01       		.uleb128 0x1
 416 01f4 D8000000 		.4byte	.LASF38
 417 01f8 87       		.byte	0x87
 418 01f9 03       		.byte	0x3
 419 01fa 78000000 		.4byte	0x78
 420 01fe 78       		.byte	0x78
 421 01ff 01       		.uleb128 0x1
 422 0200 4B010000 		.4byte	.LASF39
 423 0204 88       		.byte	0x88
 424 0205 03       		.byte	0x3
 425 0206 78000000 		.4byte	0x78
 426 020a 7C       		.byte	0x7c
 427 020b 01       		.uleb128 0x1
 428 020c F2000000 		.4byte	.LASF40
 429 0210 89       		.byte	0x89
 430 0211 0C       		.byte	0xc
 431 0212 78000000 		.4byte	0x78
 432 0216 80       		.byte	0x80
 433 0217 01       		.uleb128 0x1
 434 0218 E7000000 		.4byte	.LASF41
 435 021c 8A       		.byte	0x8a
 436 021d 0C       		.byte	0xc
 437 021e 78000000 		.4byte	0x78
 438 0222 84       		.byte	0x84
 439 0223 01       		.uleb128 0x1
 440 0224 AF030000 		.4byte	.LASF42
 441 0228 8B       		.byte	0x8b
 442 0229 0C       		.byte	0xc
 443 022a 78000000 		.4byte	0x78
 444 022e 88       		.byte	0x88
 445 022f 01       		.uleb128 0x1
 446 0230 43010000 		.4byte	.LASF43
 447 0234 8C       		.byte	0x8c
 448 0235 0C       		.byte	0xc
 449 0236 78000000 		.4byte	0x78
 450 023a 8C       		.byte	0x8c
 451 023b 01       		.uleb128 0x1
 452 023c CF000000 		.4byte	.LASF44
 453 0240 8D       		.byte	0x8d
 454 0241 0C       		.byte	0xc
 455 0242 78000000 		.4byte	0x78
 456 0246 90       		.byte	0x90
 457 0247 01       		.uleb128 0x1
 458 0248 A0010000 		.4byte	.LASF45
 459 024c 8E       		.byte	0x8e
 460 024d 0C       		.byte	0xc
 461 024e 78000000 		.4byte	0x78
 462 0252 94       		.byte	0x94
 463 0253 00       		.byte	0
 464 0254 06       		.uleb128 0x6
 465 0255 84000000 		.4byte	0x84
 466 0259 08       		.uleb128 0x8
 467 025a F8000000 		.4byte	.LASF47
 468 025e 28       		.byte	0x28
 469 025f 92       		.byte	0x92
 470 0260 DB020000 		.4byte	0x2db
 471 0264 01       		.uleb128 0x1
 472 0265 A9010000 		.4byte	.LASF48
 473 0269 93       		.byte	0x93
 474 026a 0C       		.byte	0xc
 475 026b 78000000 		.4byte	0x78
 476 026f 00       		.byte	0
 477 0270 01       		.uleb128 0x1
 478 0271 3C010000 		.4byte	.LASF49
 479 0275 94       		.byte	0x94
 480 0276 0C       		.byte	0xc
 481 0277 78000000 		.4byte	0x78
 482 027b 04       		.byte	0x4
 483 027c 01       		.uleb128 0x1
 484 027d 62010000 		.4byte	.LASF50
 485 0281 95       		.byte	0x95
 486 0282 0C       		.byte	0xc
 487 0283 78000000 		.4byte	0x78
 488 0287 08       		.byte	0x8
 489 0288 01       		.uleb128 0x1
 490 0289 78010000 		.4byte	.LASF51
 491 028d 96       		.byte	0x96
 492 028e 0C       		.byte	0xc
 493 028f 78000000 		.4byte	0x78
 494 0293 0C       		.byte	0xc
 495 0294 05       		.uleb128 0x5
 496 0295 49445200 		.ascii	"IDR\000"
 497 0299 97       		.byte	0x97
 498 029a 78000000 		.4byte	0x78
 499 029e 10       		.byte	0x10
 500 029f 05       		.uleb128 0x5
 501 02a0 4F445200 		.ascii	"ODR\000"
 502 02a4 98       		.byte	0x98
 503 02a5 78000000 		.4byte	0x78
 504 02a9 14       		.byte	0x14
 505 02aa 01       		.uleb128 0x1
 506 02ab 9B010000 		.4byte	.LASF52
 507 02af 99       		.byte	0x99
 508 02b0 0C       		.byte	0xc
 509 02b1 78000000 		.4byte	0x78
 510 02b5 18       		.byte	0x18
 511 02b6 01       		.uleb128 0x1
 512 02b7 BA030000 		.4byte	.LASF53
 513 02bb 9A       		.byte	0x9a
 514 02bc 0C       		.byte	0xc
 515 02bd 78000000 		.4byte	0x78
 516 02c1 1C       		.byte	0x1c
 517 02c2 01       		.uleb128 0x1
 518 02c3 F6020000 		.4byte	.LASF54
 519 02c7 9B       		.byte	0x9b
 520 02c8 0C       		.byte	0xc
 521 02c9 78000000 		.4byte	0x78
 522 02cd 20       		.byte	0x20
 523 02ce 01       		.uleb128 0x1
 524 02cf E9020000 		.4byte	.LASF55
 525 02d3 9C       		.byte	0x9c
 526 02d4 0C       		.byte	0xc
 527 02d5 78000000 		.4byte	0x78
 528 02d9 24       		.byte	0x24
 529 02da 00       		.byte	0
 530 02db 06       		.uleb128 0x6
 531 02dc 59020000 		.4byte	0x259
 532 02e0 0E       		.uleb128 0xe
 533 02e1 62000000 		.4byte	.LASF56
 534 02e5 54       		.byte	0x54
 535 02e6 02       		.byte	0x2
 536 02e7 3C01     		.2byte	0x13c
 537 02e9 08       		.byte	0x8
 538 02ea E9030000 		.4byte	0x3e9
 539 02ee 03       		.uleb128 0x3
 540 02ef 43523100 		.ascii	"CR1\000"
 541 02f3 3D01     		.2byte	0x13d
 542 02f5 78000000 		.4byte	0x78
 543 02f9 00       		.byte	0
 544 02fa 03       		.uleb128 0x3
 545 02fb 43523200 		.ascii	"CR2\000"
 546 02ff 3E01     		.2byte	0x13e
 547 0301 78000000 		.4byte	0x78
 548 0305 04       		.byte	0x4
 549 0306 02       		.uleb128 0x2
 550 0307 C5010000 		.4byte	.LASF57
 551 030b 3F01     		.2byte	0x13f
 552 030d 78000000 		.4byte	0x78
 553 0311 08       		.byte	0x8
 554 0312 02       		.uleb128 0x2
 555 0313 96010000 		.4byte	.LASF58
 556 0317 4001     		.2byte	0x140
 557 0319 78000000 		.4byte	0x78
 558 031d 0C       		.byte	0xc
 559 031e 03       		.uleb128 0x3
 560 031f 535200   		.ascii	"SR\000"
 561 0322 4101     		.2byte	0x141
 562 0324 78000000 		.4byte	0x78
 563 0328 10       		.byte	0x10
 564 0329 03       		.uleb128 0x3
 565 032a 45475200 		.ascii	"EGR\000"
 566 032e 4201     		.2byte	0x142
 567 0330 78000000 		.4byte	0x78
 568 0334 14       		.byte	0x14
 569 0335 02       		.uleb128 0x2
 570 0336 A2000000 		.4byte	.LASF59
 571 033a 4301     		.2byte	0x143
 572 033c 78000000 		.4byte	0x78
 573 0340 18       		.byte	0x18
 574 0341 02       		.uleb128 0x2
 575 0342 A8000000 		.4byte	.LASF60
 576 0346 4401     		.2byte	0x144
 577 0348 78000000 		.4byte	0x78
 578 034c 1C       		.byte	0x1c
 579 034d 02       		.uleb128 0x2
 580 034e 5D000000 		.4byte	.LASF61
 581 0352 4501     		.2byte	0x145
 582 0354 78000000 		.4byte	0x78
 583 0358 20       		.byte	0x20
 584 0359 03       		.uleb128 0x3
 585 035a 434E5400 		.ascii	"CNT\000"
 586 035e 4601     		.2byte	0x146
 587 0360 78000000 		.4byte	0x78
 588 0364 24       		.byte	0x24
 589 0365 03       		.uleb128 0x3
 590 0366 50534300 		.ascii	"PSC\000"
 591 036a 4701     		.2byte	0x147
 592 036c 78000000 		.4byte	0x78
 593 0370 28       		.byte	0x28
 594 0371 03       		.uleb128 0x3
 595 0372 41525200 		.ascii	"ARR\000"
 596 0376 4801     		.2byte	0x148
 597 0378 78000000 		.4byte	0x78
 598 037c 2C       		.byte	0x2c
 599 037d 03       		.uleb128 0x3
 600 037e 52435200 		.ascii	"RCR\000"
 601 0382 4901     		.2byte	0x149
 602 0384 78000000 		.4byte	0x78
 603 0388 30       		.byte	0x30
 604 0389 02       		.uleb128 0x2
 605 038a 7E010000 		.4byte	.LASF62
 606 038e 4A01     		.2byte	0x14a
 607 0390 78000000 		.4byte	0x78
 608 0394 34       		.byte	0x34
 609 0395 02       		.uleb128 0x2
 610 0396 CA010000 		.4byte	.LASF63
 611 039a 4B01     		.2byte	0x14b
 612 039c 78000000 		.4byte	0x78
 613 03a0 38       		.byte	0x38
 614 03a1 02       		.uleb128 0x2
 615 03a2 8C010000 		.4byte	.LASF64
 616 03a6 4C01     		.2byte	0x14c
 617 03a8 78000000 		.4byte	0x78
 618 03ac 3C       		.byte	0x3c
 619 03ad 02       		.uleb128 0x2
 620 03ae 91010000 		.4byte	.LASF65
 621 03b2 4D01     		.2byte	0x14d
 622 03b4 78000000 		.4byte	0x78
 623 03b8 40       		.byte	0x40
 624 03b9 02       		.uleb128 0x2
 625 03ba 05030000 		.4byte	.LASF66
 626 03be 4E01     		.2byte	0x14e
 627 03c0 78000000 		.4byte	0x78
 628 03c4 44       		.byte	0x44
 629 03c5 03       		.uleb128 0x3
 630 03c6 44435200 		.ascii	"DCR\000"
 631 03ca 4F01     		.2byte	0x14f
 632 03cc 78000000 		.4byte	0x78
 633 03d0 48       		.byte	0x48
 634 03d1 02       		.uleb128 0x2
 635 03d2 91000000 		.4byte	.LASF67
 636 03d6 5001     		.2byte	0x150
 637 03d8 78000000 		.4byte	0x78
 638 03dc 4C       		.byte	0x4c
 639 03dd 03       		.uleb128 0x3
 640 03de 4F5200   		.ascii	"OR\000"
 641 03e1 5101     		.2byte	0x151
 642 03e3 78000000 		.4byte	0x78
 643 03e7 50       		.byte	0x50
 644 03e8 00       		.byte	0
 645 03e9 06       		.uleb128 0x6
 646 03ea E0020000 		.4byte	0x2e0
 647 03ee 0F       		.uleb128 0xf
 648 03ef 52434300 		.ascii	"RCC\000"
 649 03f3 02       		.byte	0x2
 650 03f4 3D02     		.2byte	0x23d
 651 03f6 26       		.byte	0x26
 652 03f7 54020000 		.4byte	0x254
 653 03fb 09       		.uleb128 0x9
 654 03fc E3020000 		.4byte	.LASF68
 655 0400 4502     		.2byte	0x245
 656 0402 DB020000 		.4byte	0x2db
 657 0406 09       		.uleb128 0x9
 658 0407 36030000 		.4byte	.LASF69
 659 040b 7702     		.2byte	0x277
 660 040d E9030000 		.4byte	0x3e9
 661 0411 10       		.uleb128 0x10
 662 0412 B8000000 		.4byte	.LASF75
 663 0416 01       		.byte	0x1
 664 0417 0B       		.byte	0xb
 665 0418 0D       		.byte	0xd
 666 0419 00000000 		.4byte	.LFB397
 667 041d 80000000 		.4byte	.LFE397-.LFB397
 668 0421 01       		.uleb128 0x1
 669 0422 9C       		.byte	0x9c
 670 0423 80040000 		.4byte	0x480
 671 0427 11       		.uleb128 0x11
 672 0428 87040000 		.4byte	0x487
 673 042c 00000000 		.4byte	.LBI14
 674 0430 02       		.byte	.LVU2
 675 0431 00000000 		.4byte	.LBB14
 676 0435 0E000000 		.4byte	.LBE14-.LBB14
 677 0439 01       		.byte	0x1
 678 043a 0E       		.byte	0xe
 679 043b 02       		.byte	0x2
 680 043c 55040000 		.4byte	0x455
 681 0440 0A       		.uleb128 0xa
 682 0441 8E040000 		.4byte	0x48e
 683 0445 0A000000 		.4byte	.LBI16
 684 0449 01       		.byte	.LVU5
 685 044a 0A000000 		.4byte	.LBB16
 686 044e 04000000 		.4byte	.LBE16-.LBB16
 687 0452 9B02     		.2byte	0x29b
 688 0454 00       		.byte	0
 689 0455 12       		.uleb128 0x12
 690 0456 80040000 		.4byte	0x480
 691 045a 30000000 		.4byte	.LBI18
 692 045e 01       		.byte	.LVU20
 693 045f 30000000 		.4byte	.LBB18
 694 0463 0C000000 		.4byte	.LBE18-.LBB18
 695 0467 01       		.byte	0x1
 696 0468 18       		.byte	0x18
 697 0469 02       		.byte	0x2
 698 046a 0A       		.uleb128 0xa
 699 046b 8E040000 		.4byte	0x48e
 700 046f 38000000 		.4byte	.LBI20
 701 0473 01       		.byte	.LVU23
 702 0474 38000000 		.4byte	.LBB20
 703 0478 04000000 		.4byte	.LBE20-.LBB20
 704 047c CA02     		.2byte	0x2ca
 705 047e 00       		.byte	0
 706 047f 00       		.byte	0
 707 0480 0B       		.uleb128 0xb
 708 0481 93020000 		.4byte	.LASF70
 709 0485 CA02     		.2byte	0x2ca
 710 0487 0B       		.uleb128 0xb
 711 0488 B8010000 		.4byte	.LASF71
 712 048c 9B02     		.2byte	0x29b
 713 048e 13       		.uleb128 0x13
 714 048f 8D020000 		.4byte	.LASF76
 715 0493 03       		.byte	0x3
 716 0494 AA01     		.2byte	0x1aa
 717 0496 35       		.byte	0x35
 718 0497 03       		.byte	0x3
 719 0498 00       		.byte	0
 720              		.section	.debug_abbrev,"",%progbits
 721              	.Ldebug_abbrev0:
 722 0000 01       		.uleb128 0x1
 723 0001 0D       		.uleb128 0xd
 724 0002 00       		.byte	0
 725 0003 03       		.uleb128 0x3
 726 0004 0E       		.uleb128 0xe
 727 0005 3A       		.uleb128 0x3a
 728 0006 21       		.uleb128 0x21
 729 0007 02       		.sleb128 2
 730 0008 3B       		.uleb128 0x3b
 731 0009 0B       		.uleb128 0xb
 732 000a 39       		.uleb128 0x39
 733 000b 0B       		.uleb128 0xb
 734 000c 49       		.uleb128 0x49
 735 000d 13       		.uleb128 0x13
 736 000e 38       		.uleb128 0x38
 737 000f 0B       		.uleb128 0xb
 738 0010 00       		.byte	0
 739 0011 00       		.byte	0
 740 0012 02       		.uleb128 0x2
 741 0013 0D       		.uleb128 0xd
 742 0014 00       		.byte	0
 743 0015 03       		.uleb128 0x3
 744 0016 0E       		.uleb128 0xe
 745 0017 3A       		.uleb128 0x3a
 746 0018 21       		.uleb128 0x21
 747 0019 02       		.sleb128 2
 748 001a 3B       		.uleb128 0x3b
 749 001b 05       		.uleb128 0x5
 750 001c 39       		.uleb128 0x39
 751 001d 21       		.uleb128 0x21
 752 001e 0C       		.sleb128 12
 753 001f 49       		.uleb128 0x49
 754 0020 13       		.uleb128 0x13
 755 0021 38       		.uleb128 0x38
 756 0022 0B       		.uleb128 0xb
 757 0023 00       		.byte	0
 758 0024 00       		.byte	0
 759 0025 03       		.uleb128 0x3
 760 0026 0D       		.uleb128 0xd
 761 0027 00       		.byte	0
 762 0028 03       		.uleb128 0x3
 763 0029 08       		.uleb128 0x8
 764 002a 3A       		.uleb128 0x3a
 765 002b 21       		.uleb128 0x21
 766 002c 02       		.sleb128 2
 767 002d 3B       		.uleb128 0x3b
 768 002e 05       		.uleb128 0x5
 769 002f 39       		.uleb128 0x39
 770 0030 21       		.uleb128 0x21
 771 0031 0C       		.sleb128 12
 772 0032 49       		.uleb128 0x49
 773 0033 13       		.uleb128 0x13
 774 0034 38       		.uleb128 0x38
 775 0035 0B       		.uleb128 0xb
 776 0036 00       		.byte	0
 777 0037 00       		.byte	0
 778 0038 04       		.uleb128 0x4
 779 0039 24       		.uleb128 0x24
 780 003a 00       		.byte	0
 781 003b 0B       		.uleb128 0xb
 782 003c 0B       		.uleb128 0xb
 783 003d 3E       		.uleb128 0x3e
 784 003e 0B       		.uleb128 0xb
 785 003f 03       		.uleb128 0x3
 786 0040 0E       		.uleb128 0xe
 787 0041 00       		.byte	0
 788 0042 00       		.byte	0
 789 0043 05       		.uleb128 0x5
 790 0044 0D       		.uleb128 0xd
 791 0045 00       		.byte	0
 792 0046 03       		.uleb128 0x3
 793 0047 08       		.uleb128 0x8
 794 0048 3A       		.uleb128 0x3a
 795 0049 21       		.uleb128 0x21
 796 004a 02       		.sleb128 2
 797 004b 3B       		.uleb128 0x3b
 798 004c 0B       		.uleb128 0xb
 799 004d 39       		.uleb128 0x39
 800 004e 21       		.uleb128 0x21
 801 004f 0C       		.sleb128 12
 802 0050 49       		.uleb128 0x49
 803 0051 13       		.uleb128 0x13
 804 0052 38       		.uleb128 0x38
 805 0053 0B       		.uleb128 0xb
 806 0054 00       		.byte	0
 807 0055 00       		.byte	0
 808 0056 06       		.uleb128 0x6
 809 0057 35       		.uleb128 0x35
 810 0058 00       		.byte	0
 811 0059 49       		.uleb128 0x49
 812 005a 13       		.uleb128 0x13
 813 005b 00       		.byte	0
 814 005c 00       		.byte	0
 815 005d 07       		.uleb128 0x7
 816 005e 16       		.uleb128 0x16
 817 005f 00       		.byte	0
 818 0060 03       		.uleb128 0x3
 819 0061 0E       		.uleb128 0xe
 820 0062 3A       		.uleb128 0x3a
 821 0063 0B       		.uleb128 0xb
 822 0064 3B       		.uleb128 0x3b
 823 0065 0B       		.uleb128 0xb
 824 0066 39       		.uleb128 0x39
 825 0067 0B       		.uleb128 0xb
 826 0068 49       		.uleb128 0x49
 827 0069 13       		.uleb128 0x13
 828 006a 00       		.byte	0
 829 006b 00       		.byte	0
 830 006c 08       		.uleb128 0x8
 831 006d 13       		.uleb128 0x13
 832 006e 01       		.byte	0x1
 833 006f 03       		.uleb128 0x3
 834 0070 0E       		.uleb128 0xe
 835 0071 0B       		.uleb128 0xb
 836 0072 0B       		.uleb128 0xb
 837 0073 3A       		.uleb128 0x3a
 838 0074 21       		.uleb128 0x21
 839 0075 02       		.sleb128 2
 840 0076 3B       		.uleb128 0x3b
 841 0077 0B       		.uleb128 0xb
 842 0078 39       		.uleb128 0x39
 843 0079 21       		.uleb128 0x21
 844 007a 08       		.sleb128 8
 845 007b 01       		.uleb128 0x1
 846 007c 13       		.uleb128 0x13
 847 007d 00       		.byte	0
 848 007e 00       		.byte	0
 849 007f 09       		.uleb128 0x9
 850 0080 34       		.uleb128 0x34
 851 0081 00       		.byte	0
 852 0082 03       		.uleb128 0x3
 853 0083 0E       		.uleb128 0xe
 854 0084 3A       		.uleb128 0x3a
 855 0085 21       		.uleb128 0x21
 856 0086 02       		.sleb128 2
 857 0087 3B       		.uleb128 0x3b
 858 0088 05       		.uleb128 0x5
 859 0089 39       		.uleb128 0x39
 860 008a 21       		.uleb128 0x21
 861 008b 27       		.sleb128 39
 862 008c 49       		.uleb128 0x49
 863 008d 13       		.uleb128 0x13
 864 008e 3F       		.uleb128 0x3f
 865 008f 19       		.uleb128 0x19
 866 0090 3C       		.uleb128 0x3c
 867 0091 19       		.uleb128 0x19
 868 0092 00       		.byte	0
 869 0093 00       		.byte	0
 870 0094 0A       		.uleb128 0xa
 871 0095 1D       		.uleb128 0x1d
 872 0096 00       		.byte	0
 873 0097 31       		.uleb128 0x31
 874 0098 13       		.uleb128 0x13
 875 0099 52       		.uleb128 0x52
 876 009a 01       		.uleb128 0x1
 877 009b B842     		.uleb128 0x2138
 878 009d 0B       		.uleb128 0xb
 879 009e 11       		.uleb128 0x11
 880 009f 01       		.uleb128 0x1
 881 00a0 12       		.uleb128 0x12
 882 00a1 06       		.uleb128 0x6
 883 00a2 58       		.uleb128 0x58
 884 00a3 21       		.uleb128 0x21
 885 00a4 02       		.sleb128 2
 886 00a5 59       		.uleb128 0x59
 887 00a6 05       		.uleb128 0x5
 888 00a7 57       		.uleb128 0x57
 889 00a8 21       		.uleb128 0x21
 890 00a9 01       		.sleb128 1
 891 00aa 00       		.byte	0
 892 00ab 00       		.byte	0
 893 00ac 0B       		.uleb128 0xb
 894 00ad 2E       		.uleb128 0x2e
 895 00ae 00       		.byte	0
 896 00af 03       		.uleb128 0x3
 897 00b0 0E       		.uleb128 0xe
 898 00b1 3A       		.uleb128 0x3a
 899 00b2 21       		.uleb128 0x21
 900 00b3 02       		.sleb128 2
 901 00b4 3B       		.uleb128 0x3b
 902 00b5 05       		.uleb128 0x5
 903 00b6 39       		.uleb128 0x39
 904 00b7 21       		.uleb128 0x21
 905 00b8 01       		.sleb128 1
 906 00b9 20       		.uleb128 0x20
 907 00ba 21       		.uleb128 0x21
 908 00bb 03       		.sleb128 3
 909 00bc 00       		.byte	0
 910 00bd 00       		.byte	0
 911 00be 0C       		.uleb128 0xc
 912 00bf 11       		.uleb128 0x11
 913 00c0 01       		.byte	0x1
 914 00c1 25       		.uleb128 0x25
 915 00c2 0E       		.uleb128 0xe
 916 00c3 13       		.uleb128 0x13
 917 00c4 0B       		.uleb128 0xb
 918 00c5 03       		.uleb128 0x3
 919 00c6 0E       		.uleb128 0xe
 920 00c7 1B       		.uleb128 0x1b
 921 00c8 0E       		.uleb128 0xe
 922 00c9 11       		.uleb128 0x11
 923 00ca 01       		.uleb128 0x1
 924 00cb 12       		.uleb128 0x12
 925 00cc 06       		.uleb128 0x6
 926 00cd 10       		.uleb128 0x10
 927 00ce 17       		.uleb128 0x17
 928 00cf 00       		.byte	0
 929 00d0 00       		.byte	0
 930 00d1 0D       		.uleb128 0xd
 931 00d2 24       		.uleb128 0x24
 932 00d3 00       		.byte	0
 933 00d4 0B       		.uleb128 0xb
 934 00d5 0B       		.uleb128 0xb
 935 00d6 3E       		.uleb128 0x3e
 936 00d7 0B       		.uleb128 0xb
 937 00d8 03       		.uleb128 0x3
 938 00d9 08       		.uleb128 0x8
 939 00da 00       		.byte	0
 940 00db 00       		.byte	0
 941 00dc 0E       		.uleb128 0xe
 942 00dd 13       		.uleb128 0x13
 943 00de 01       		.byte	0x1
 944 00df 03       		.uleb128 0x3
 945 00e0 0E       		.uleb128 0xe
 946 00e1 0B       		.uleb128 0xb
 947 00e2 0B       		.uleb128 0xb
 948 00e3 3A       		.uleb128 0x3a
 949 00e4 0B       		.uleb128 0xb
 950 00e5 3B       		.uleb128 0x3b
 951 00e6 05       		.uleb128 0x5
 952 00e7 39       		.uleb128 0x39
 953 00e8 0B       		.uleb128 0xb
 954 00e9 01       		.uleb128 0x1
 955 00ea 13       		.uleb128 0x13
 956 00eb 00       		.byte	0
 957 00ec 00       		.byte	0
 958 00ed 0F       		.uleb128 0xf
 959 00ee 34       		.uleb128 0x34
 960 00ef 00       		.byte	0
 961 00f0 03       		.uleb128 0x3
 962 00f1 08       		.uleb128 0x8
 963 00f2 3A       		.uleb128 0x3a
 964 00f3 0B       		.uleb128 0xb
 965 00f4 3B       		.uleb128 0x3b
 966 00f5 05       		.uleb128 0x5
 967 00f6 39       		.uleb128 0x39
 968 00f7 0B       		.uleb128 0xb
 969 00f8 49       		.uleb128 0x49
 970 00f9 13       		.uleb128 0x13
 971 00fa 3F       		.uleb128 0x3f
 972 00fb 19       		.uleb128 0x19
 973 00fc 3C       		.uleb128 0x3c
 974 00fd 19       		.uleb128 0x19
 975 00fe 00       		.byte	0
 976 00ff 00       		.byte	0
 977 0100 10       		.uleb128 0x10
 978 0101 2E       		.uleb128 0x2e
 979 0102 01       		.byte	0x1
 980 0103 3F       		.uleb128 0x3f
 981 0104 19       		.uleb128 0x19
 982 0105 03       		.uleb128 0x3
 983 0106 0E       		.uleb128 0xe
 984 0107 3A       		.uleb128 0x3a
 985 0108 0B       		.uleb128 0xb
 986 0109 3B       		.uleb128 0x3b
 987 010a 0B       		.uleb128 0xb
 988 010b 39       		.uleb128 0x39
 989 010c 0B       		.uleb128 0xb
 990 010d 11       		.uleb128 0x11
 991 010e 01       		.uleb128 0x1
 992 010f 12       		.uleb128 0x12
 993 0110 06       		.uleb128 0x6
 994 0111 40       		.uleb128 0x40
 995 0112 18       		.uleb128 0x18
 996 0113 7A       		.uleb128 0x7a
 997 0114 19       		.uleb128 0x19
 998 0115 01       		.uleb128 0x1
 999 0116 13       		.uleb128 0x13
 1000 0117 00       		.byte	0
 1001 0118 00       		.byte	0
 1002 0119 11       		.uleb128 0x11
 1003 011a 1D       		.uleb128 0x1d
 1004 011b 01       		.byte	0x1
 1005 011c 31       		.uleb128 0x31
 1006 011d 13       		.uleb128 0x13
 1007 011e 52       		.uleb128 0x52
 1008 011f 01       		.uleb128 0x1
 1009 0120 B842     		.uleb128 0x2138
 1010 0122 0B       		.uleb128 0xb
 1011 0123 11       		.uleb128 0x11
 1012 0124 01       		.uleb128 0x1
 1013 0125 12       		.uleb128 0x12
 1014 0126 06       		.uleb128 0x6
 1015 0127 58       		.uleb128 0x58
 1016 0128 0B       		.uleb128 0xb
 1017 0129 59       		.uleb128 0x59
 1018 012a 0B       		.uleb128 0xb
 1019 012b 57       		.uleb128 0x57
 1020 012c 0B       		.uleb128 0xb
 1021 012d 01       		.uleb128 0x1
 1022 012e 13       		.uleb128 0x13
 1023 012f 00       		.byte	0
 1024 0130 00       		.byte	0
 1025 0131 12       		.uleb128 0x12
 1026 0132 1D       		.uleb128 0x1d
 1027 0133 01       		.byte	0x1
 1028 0134 31       		.uleb128 0x31
 1029 0135 13       		.uleb128 0x13
 1030 0136 52       		.uleb128 0x52
 1031 0137 01       		.uleb128 0x1
 1032 0138 B842     		.uleb128 0x2138
 1033 013a 0B       		.uleb128 0xb
 1034 013b 11       		.uleb128 0x11
 1035 013c 01       		.uleb128 0x1
 1036 013d 12       		.uleb128 0x12
 1037 013e 06       		.uleb128 0x6
 1038 013f 58       		.uleb128 0x58
 1039 0140 0B       		.uleb128 0xb
 1040 0141 59       		.uleb128 0x59
 1041 0142 0B       		.uleb128 0xb
 1042 0143 57       		.uleb128 0x57
 1043 0144 0B       		.uleb128 0xb
 1044 0145 00       		.byte	0
 1045 0146 00       		.byte	0
 1046 0147 13       		.uleb128 0x13
 1047 0148 2E       		.uleb128 0x2e
 1048 0149 00       		.byte	0
 1049 014a 03       		.uleb128 0x3
 1050 014b 0E       		.uleb128 0xe
 1051 014c 3A       		.uleb128 0x3a
 1052 014d 0B       		.uleb128 0xb
 1053 014e 3B       		.uleb128 0x3b
 1054 014f 05       		.uleb128 0x5
 1055 0150 39       		.uleb128 0x39
 1056 0151 0B       		.uleb128 0xb
 1057 0152 27       		.uleb128 0x27
 1058 0153 19       		.uleb128 0x19
 1059 0154 20       		.uleb128 0x20
 1060 0155 0B       		.uleb128 0xb
 1061 0156 00       		.byte	0
 1062 0157 00       		.byte	0
 1063 0158 00       		.byte	0
 1064              		.section	.debug_aranges,"",%progbits
 1065 0000 1C000000 		.4byte	0x1c
 1066 0004 0200     		.2byte	0x2
 1067 0006 00000000 		.4byte	.Ldebug_info0
 1068 000a 04       		.byte	0x4
 1069 000b 00       		.byte	0
 1070 000c 0000     		.2byte	0
 1071 000e 0000     		.2byte	0
 1072 0010 00000000 		.4byte	.Ltext0
 1073 0014 80000000 		.4byte	.Letext0-.Ltext0
 1074 0018 00000000 		.4byte	0
 1075 001c 00000000 		.4byte	0
 1076              		.section	.debug_line,"",%progbits
 1077              	.Ldebug_line0:
 1078 0000 7F020000 		.section	.debug_str,"MS",%progbits,1
 1078      0300B101 
 1078      00000201 
 1078      FB0E0D00 
 1078      01010101 
 1079              	.LASF29:
 1080 0000 41484231 		.ascii	"AHB1LPENR\000"
 1080      4C50454E 
 1080      5200
 1081              	.LASF74:
 1082 000a 2F686F6D 		.ascii	"/home/luis/Desktop/Polytech/IESE3/Microcontroleur/P"
 1082      652F6C75 
 1082      69732F44 
 1082      65736B74 
 1082      6F702F50 
 1083 003d 726F6A65 		.ascii	"roject_boite_musique/c_project/\000"
 1083      63745F62 
 1083      6F697465 
 1083      5F6D7573 
 1083      69717565 
 1084              	.LASF61:
 1085 005d 43434552 		.ascii	"CCER\000"
 1085      00
 1086              	.LASF56:
 1087 0062 54494D78 		.ascii	"TIMx_registers\000"
 1087      5F726567 
 1087      69737465 
 1087      727300
 1088              	.LASF36:
 1089 0071 5F726573 		.ascii	"_reserved_0x6c\000"
 1089      65727665 
 1089      645F3078 
 1089      366300
 1090              	.LASF17:
 1091 0080 41504231 		.ascii	"APB1RSTR\000"
 1091      52535452 
 1091      00
 1092              	.LASF22:
 1093 0089 41484232 		.ascii	"AHB2ENR\000"
 1093      454E5200 
 1094              	.LASF67:
 1095 0091 444D4152 		.ascii	"DMAR\000"
 1095      00
 1096              	.LASF0:
 1097 0096 7369676E 		.ascii	"signed char\000"
 1097      65642063 
 1097      68617200 
 1098              	.LASF59:
 1099 00a2 43434D52 		.ascii	"CCMR1\000"
 1099      3100
 1100              	.LASF60:
 1101 00a8 43434D52 		.ascii	"CCMR2\000"
 1101      3200
 1102              	.LASF2:
 1103 00ae 73686F72 		.ascii	"short int\000"
 1103      7420696E 
 1103      7400
 1104              	.LASF75:
 1105 00b8 696E6974 		.ascii	"init_timer_buzzer\000"
 1105      5F74696D 
 1105      65725F62 
 1105      757A7A65 
 1105      7200
 1106              	.LASF37:
 1107 00ca 42444352 		.ascii	"BDCR\000"
 1107      00
 1108              	.LASF44:
 1109 00cf 434B4741 		.ascii	"CKGATENR\000"
 1109      54454E52 
 1109      00
 1110              	.LASF38:
 1111 00d8 5F726573 		.ascii	"_reserved_0x78\000"
 1111      65727665 
 1111      645F3078 
 1111      373800
 1112              	.LASF41:
 1113 00e7 504C4C49 		.ascii	"PLLI2SCFGR\000"
 1113      32534346 
 1113      475200
 1114              	.LASF40:
 1115 00f2 53534347 		.ascii	"SSCGR\000"
 1115      5200
 1116              	.LASF47:
 1117 00f8 4750494F 		.ascii	"GPIO_registers\000"
 1117      5F726567 
 1117      69737465 
 1117      727300
 1118              	.LASF31:
 1119 0107 41484233 		.ascii	"AHB3LPENR\000"
 1119      4C50454E 
 1119      5200
 1120              	.LASF12:
 1121 0111 43464752 		.ascii	"CFGR\000"
 1121      00
 1122              	.LASF24:
 1123 0116 5F726573 		.ascii	"_reserved_0x3c\000"
 1123      65727665 
 1123      645F3078 
 1123      336300
 1124              	.LASF27:
 1125 0125 5F726573 		.ascii	"_reserved_0x48\000"
 1125      65727665 
 1125      645F3078 
 1125      343800
 1126              	.LASF25:
 1127 0134 41504231 		.ascii	"APB1ENR\000"
 1127      454E5200 
 1128              	.LASF49:
 1129 013c 4F545950 		.ascii	"OTYPER\000"
 1129      455200
 1130              	.LASF43:
 1131 0143 44434B43 		.ascii	"DCKCFGR\000"
 1131      46475200 
 1132              	.LASF39:
 1133 014b 5F726573 		.ascii	"_reserved_0x7c\000"
 1133      65727665 
 1133      645F3078 
 1133      376300
 1134              	.LASF23:
 1135 015a 41484233 		.ascii	"AHB3ENR\000"
 1135      454E5200 
 1136              	.LASF50:
 1137 0162 4F535045 		.ascii	"OSPEEDR\000"
 1137      45445200 
 1138              	.LASF6:
 1139 016a 6C6F6E67 		.ascii	"long long int\000"
 1139      206C6F6E 
 1139      6720696E 
 1139      7400
 1140              	.LASF51:
 1141 0178 50555044 		.ascii	"PUPDR\000"
 1141      5200
 1142              	.LASF62:
 1143 017e 43435231 		.ascii	"CCR1\000"
 1143      00
 1144              	.LASF4:
 1145 0183 6C6F6E67 		.ascii	"long int\000"
 1145      20696E74 
 1145      00
 1146              	.LASF64:
 1147 018c 43435233 		.ascii	"CCR3\000"
 1147      00
 1148              	.LASF65:
 1149 0191 43435234 		.ascii	"CCR4\000"
 1149      00
 1150              	.LASF58:
 1151 0196 44494552 		.ascii	"DIER\000"
 1151      00
 1152              	.LASF52:
 1153 019b 42535252 		.ascii	"BSRR\000"
 1153      00
 1154              	.LASF45:
 1155 01a0 44434B43 		.ascii	"DCKCFGR2\000"
 1155      46475232 
 1155      00
 1156              	.LASF48:
 1157 01a9 4D4F4445 		.ascii	"MODER\000"
 1157      5200
 1158              	.LASF18:
 1159 01af 41504232 		.ascii	"APB2RSTR\000"
 1159      52535452 
 1159      00
 1160              	.LASF71:
 1161 01b8 656E6162 		.ascii	"enable_GPIOB\000"
 1161      6C655F47 
 1161      50494F42 
 1161      00
 1162              	.LASF57:
 1163 01c5 534D4352 		.ascii	"SMCR\000"
 1163      00
 1164              	.LASF63:
 1165 01ca 43435232 		.ascii	"CCR2\000"
 1165      00
 1166              	.LASF1:
 1167 01cf 756E7369 		.ascii	"unsigned char\000"
 1167      676E6564 
 1167      20636861 
 1167      7200
 1168              	.LASF28:
 1169 01dd 5F726573 		.ascii	"_reserved_0x4c\000"
 1169      65727665 
 1169      645F3078 
 1169      346300
 1170              	.LASF26:
 1171 01ec 41504232 		.ascii	"APB2ENR\000"
 1171      454E5200 
 1172              	.LASF72:
 1173 01f4 474E5520 		.ascii	"GNU C99 13.3.1 20240614 -mtune=cortex-m4 -mthumb -m"
 1173      43393920 
 1173      31332E33 
 1173      2E312032 
 1173      30323430 
 1174 0227 666C6F61 		.ascii	"float-abi=hard -mfpu=fpv4-sp-d16 -march=armv7e-m+fp"
 1174      742D6162 
 1174      693D6861 
 1174      7264202D 
 1174      6D667075 
 1175 025a 202D6720 		.ascii	" -g -O0 -Os -std=gnu99 -fsingle-precision-constant\000"
 1175      2D4F3020 
 1175      2D4F7320 
 1175      2D737464 
 1175      3D676E75 
 1176              	.LASF76:
 1177 028d 5F5F4453 		.ascii	"__DSB\000"
 1177      4200
 1178              	.LASF70:
 1179 0293 656E6162 		.ascii	"enable_TIM2\000"
 1179      6C655F54 
 1179      494D3200 
 1180              	.LASF7:
 1181 029f 6C6F6E67 		.ascii	"long long unsigned int\000"
 1181      206C6F6E 
 1181      6720756E 
 1181      7369676E 
 1181      65642069 
 1182              	.LASF10:
 1183 02b6 75696E74 		.ascii	"uint32_t\000"
 1183      33325F74 
 1183      00
 1184              	.LASF8:
 1185 02bf 756E7369 		.ascii	"unsigned int\000"
 1185      676E6564 
 1185      20696E74 
 1185      00
 1186              	.LASF14:
 1187 02cc 41484232 		.ascii	"AHB2RSTR\000"
 1187      52535452 
 1187      00
 1188              	.LASF46:
 1189 02d5 5243435F 		.ascii	"RCC_registers\000"
 1189      72656769 
 1189      73746572 
 1189      7300
 1190              	.LASF68:
 1191 02e3 4750494F 		.ascii	"GPIOB\000"
 1191      4200
 1192              	.LASF55:
 1193 02e9 41465248 		.ascii	"AFRH\000"
 1193      00
 1194              	.LASF11:
 1195 02ee 504C4C43 		.ascii	"PLLCFGR\000"
 1195      46475200 
 1196              	.LASF54:
 1197 02f6 4146524C 		.ascii	"AFRL\000"
 1197      00
 1198              	.LASF33:
 1199 02fb 41504231 		.ascii	"APB1LPENR\000"
 1199      4C50454E 
 1199      5200
 1200              	.LASF66:
 1201 0305 42445452 		.ascii	"BDTR\000"
 1201      00
 1202              	.LASF16:
 1203 030a 5F726573 		.ascii	"_reserved_0x1c\000"
 1203      65727665 
 1203      645F3078 
 1203      316300
 1204              	.LASF30:
 1205 0319 41484232 		.ascii	"AHB2LPENR\000"
 1205      4C50454E 
 1205      5200
 1206              	.LASF3:
 1207 0323 73686F72 		.ascii	"short unsigned int\000"
 1207      7420756E 
 1207      7369676E 
 1207      65642069 
 1207      6E7400
 1208              	.LASF69:
 1209 0336 54494D32 		.ascii	"TIM2\000"
 1209      00
 1210              	.LASF5:
 1211 033b 6C6F6E67 		.ascii	"long unsigned int\000"
 1211      20756E73 
 1211      69676E65 
 1211      6420696E 
 1211      7400
 1212              	.LASF32:
 1213 034d 5F726573 		.ascii	"_reserved_0x5c\000"
 1213      65727665 
 1213      645F3078 
 1213      356300
 1214              	.LASF9:
 1215 035c 5F5F7569 		.ascii	"__uint32_t\000"
 1215      6E743332 
 1215      5F7400
 1216              	.LASF21:
 1217 0367 41484231 		.ascii	"AHB1ENR\000"
 1217      454E5200 
 1218              	.LASF35:
 1219 036f 5F726573 		.ascii	"_reserved_0x68\000"
 1219      65727665 
 1219      645F3078 
 1219      363800
 1220              	.LASF13:
 1221 037e 41484231 		.ascii	"AHB1RSTR\000"
 1221      52535452 
 1221      00
 1222              	.LASF19:
 1223 0387 5F726573 		.ascii	"_reserved_0x28\000"
 1223      65727665 
 1223      645F3078 
 1223      323800
 1224              	.LASF15:
 1225 0396 41484233 		.ascii	"AHB3RSTR\000"
 1225      52535452 
 1225      00
 1226              	.LASF73:
 1227 039f 7372632F 		.ascii	"src/sys/timer.c\000"
 1227      7379732F 
 1227      74696D65 
 1227      722E6300 
 1228              	.LASF42:
 1229 03af 504C4C53 		.ascii	"PLLSAICFGR\000"
 1229      41494346 
 1229      475200
 1230              	.LASF53:
 1231 03ba 4C434B52 		.ascii	"LCKR\000"
 1231      00
 1232              	.LASF34:
 1233 03bf 41504232 		.ascii	"APB2LPENR\000"
 1233      4C50454E 
 1233      5200
 1234              	.LASF20:
 1235 03c9 5F726573 		.ascii	"_reserved_0x2c\000"
 1235      65727665 
 1235      645F3078 
 1235      326300
 1236              		.ident	"GCC: (GNU Tools for STM32 13.3.rel1.20250523-0900) 13.3.1 20240614"
DEFINED SYMBOLS
                            *ABS*:00000000 timer.c
     /tmp/ccmw1aJu.s:19     .text:00000000 $t
     /tmp/ccmw1aJu.s:25     .text:00000000 init_timer_buzzer
     /tmp/ccmw1aJu.s:157    .text:00000074 $d

UNDEFINED SYMBOLS
RCC
GPIOB
TIM2
