============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 19 2024  02:56:45 pm
  Module:                 vedic8bit
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (15 ps) Setup Check with Pin p_reg[15]/CK->D
          Group: clk
     Startpoint: (F) b[1]
          Clock: (R) clk
       Endpoint: (F) p_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     500            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4500            0     
                                              
             Setup:-     108                  
     Required Time:=    4392                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    2377                  
             Slack:=      15                  

Exceptions/Constraints:
  input_delay             2000            vedic8bit.sdc_line_39 

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  b[1]                -       -      F     (arrival)      8 27.2     0     0    2000    (-,-) 
  x1/z6/g2__5107/Y    -       B->Y   F     AND2X2         3 11.8    42    74    2074    (-,-) 
  x1/z8/g97/Y         -       B->Y   R     XOR2X1         1  6.5    64   122    2196    (-,-) 
  x1/z8/g2/Y          -       B->Y   F     XOR2X1         2  5.9    49   107    2303    (-,-) 
  x1/z9/g25__1617/Y   -       A->Y   F     AND2X2         2 10.5    40    77    2380    (-,-) 
  x1/z16/g58__1881/CO -       A->CO  F     ADDFX1         1  6.5    68   186    2566    (-,-) 
  x1/z23/g58__9945/S  -       CI->S  R     ADDFX1         1  6.1    69   149    2715    (-,-) 
  n2/x1/g24__1617/CO  -       B->CO  R     ADDHXL         1  7.2    86    90    2805    (-,-) 
  n2/x2/g58__2802/CO  -       A->CO  R     ADDFX1         1  7.2    85   221    3027    (-,-) 
  n2/x3/g58__1705/CO  -       A->CO  R     ADDFX1         1  6.5    82   219    3246    (-,-) 
  n2/x4/g58__5122/CO  -       CI->CO R     ADDFX1         1  6.1    80   122    3368    (-,-) 
  n2/x5/g24__8246/S   -       B->S   R     ADDHXL         1  6.1   203    74    3442    (-,-) 
  n3/x1/g24__5115/CO  -       B->CO  R     ADDHXL         1  7.2    87    93    3536    (-,-) 
  n3/x2/g58__7482/CO  -       A->CO  R     ADDFX1         1  6.5    82   219    3754    (-,-) 
  n3/x3/g58__4733/CO  -       CI->CO R     ADDFX1         1  6.5    82   124    3878    (-,-) 
  n3/x4/g58__6161/CO  -       CI->CO R     ADDFX1         1  6.5    82   124    4002    (-,-) 
  n3/x5/g58__9315/CO  -       CI->CO R     ADDFX1         1  6.1    80   122    4124    (-,-) 
  n3/x6/g24__9945/CO  -       B->CO  R     ADDHXL         1  6.1    77    86    4211    (-,-) 
  n3/x7/g24__2883/CO  -       B->CO  R     ADDHXL         1  5.8    75    84    4295    (-,-) 
  n3/x8/g17__19/Y     -       A->Y   F     XOR2X1         1  2.5    38    82    4377    (-,-) 
  p_reg[15]/D         <<<     -      F     DFFX2          1    -     -     0    4377    (-,-) 
#---------------------------------------------------------------------------------------------

