//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_50
.address_size 64

	// .globl	__raygen__custom_proj_xyz2xyz_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__custom_proj_xyz2xyz_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<127>;
	.reg .f32 	%f<1024>;
	.reg .b32 	%r<877>;
	.reg .b64 	%rd<107>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r181, %r182}, [params+64];
	// begin inline asm
	call (%r178), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r178, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r183, %r184}, [%rd22];
	setp.ge.s32 	%p3, %r183, %r181;
	setp.ge.s32 	%p4, %r184, %r182;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_113;

	mad.lo.s32 	%r185, %r184, %r181, %r183;
	ld.const.v2.u32 	{%r186, %r187}, [params+8];
	shl.b32 	%r190, %r186, 4;
	add.s32 	%r191, %r190, -1556008596;
	add.s32 	%r192, %r186, -1640531527;
	shr.u32 	%r193, %r186, 5;
	add.s32 	%r194, %r193, -939442524;
	xor.b32  	%r195, %r191, %r192;
	xor.b32  	%r196, %r195, %r194;
	add.s32 	%r197, %r185, %r196;
	shl.b32 	%r198, %r197, 4;
	add.s32 	%r199, %r198, -1383041155;
	add.s32 	%r200, %r197, -1640531527;
	xor.b32  	%r201, %r199, %r200;
	shr.u32 	%r202, %r197, 5;
	add.s32 	%r203, %r202, 2123724318;
	xor.b32  	%r204, %r201, %r203;
	add.s32 	%r205, %r204, %r186;
	shl.b32 	%r206, %r205, 4;
	add.s32 	%r207, %r206, -1556008596;
	add.s32 	%r208, %r205, 1013904242;
	shr.u32 	%r209, %r205, 5;
	add.s32 	%r210, %r209, -939442524;
	xor.b32  	%r211, %r207, %r208;
	xor.b32  	%r212, %r211, %r210;
	add.s32 	%r213, %r212, %r197;
	shl.b32 	%r214, %r213, 4;
	add.s32 	%r215, %r214, -1383041155;
	add.s32 	%r216, %r213, 1013904242;
	xor.b32  	%r217, %r215, %r216;
	shr.u32 	%r218, %r213, 5;
	add.s32 	%r219, %r218, 2123724318;
	xor.b32  	%r220, %r217, %r219;
	add.s32 	%r221, %r220, %r205;
	shl.b32 	%r222, %r221, 4;
	add.s32 	%r223, %r222, -1556008596;
	add.s32 	%r224, %r221, -626627285;
	shr.u32 	%r225, %r221, 5;
	add.s32 	%r226, %r225, -939442524;
	xor.b32  	%r227, %r223, %r224;
	xor.b32  	%r228, %r227, %r226;
	add.s32 	%r229, %r228, %r213;
	shl.b32 	%r230, %r229, 4;
	add.s32 	%r231, %r230, -1383041155;
	add.s32 	%r232, %r229, -626627285;
	xor.b32  	%r233, %r231, %r232;
	shr.u32 	%r234, %r229, 5;
	add.s32 	%r235, %r234, 2123724318;
	xor.b32  	%r236, %r233, %r235;
	add.s32 	%r237, %r236, %r221;
	shl.b32 	%r238, %r237, 4;
	add.s32 	%r239, %r238, -1556008596;
	add.s32 	%r240, %r237, 2027808484;
	shr.u32 	%r241, %r237, 5;
	add.s32 	%r242, %r241, -939442524;
	xor.b32  	%r243, %r239, %r240;
	xor.b32  	%r244, %r243, %r242;
	add.s32 	%r245, %r244, %r229;
	shl.b32 	%r246, %r245, 4;
	add.s32 	%r247, %r246, -1383041155;
	add.s32 	%r248, %r245, 2027808484;
	xor.b32  	%r249, %r247, %r248;
	shr.u32 	%r250, %r245, 5;
	add.s32 	%r251, %r250, 2123724318;
	xor.b32  	%r252, %r249, %r251;
	add.s32 	%r253, %r252, %r237;
	shl.b32 	%r254, %r253, 4;
	add.s32 	%r255, %r254, -1556008596;
	add.s32 	%r256, %r253, 387276957;
	shr.u32 	%r257, %r253, 5;
	add.s32 	%r258, %r257, -939442524;
	xor.b32  	%r259, %r255, %r256;
	xor.b32  	%r260, %r259, %r258;
	add.s32 	%r261, %r260, %r245;
	shl.b32 	%r262, %r261, 4;
	add.s32 	%r263, %r262, -1383041155;
	add.s32 	%r264, %r261, 387276957;
	xor.b32  	%r265, %r263, %r264;
	shr.u32 	%r266, %r261, 5;
	add.s32 	%r267, %r266, 2123724318;
	xor.b32  	%r268, %r265, %r267;
	add.s32 	%r269, %r268, %r253;
	shl.b32 	%r270, %r269, 4;
	add.s32 	%r271, %r270, -1556008596;
	add.s32 	%r272, %r269, -1253254570;
	shr.u32 	%r273, %r269, 5;
	add.s32 	%r274, %r273, -939442524;
	xor.b32  	%r275, %r271, %r272;
	xor.b32  	%r276, %r275, %r274;
	add.s32 	%r277, %r276, %r261;
	shl.b32 	%r278, %r277, 4;
	add.s32 	%r279, %r278, -1383041155;
	add.s32 	%r280, %r277, -1253254570;
	xor.b32  	%r281, %r279, %r280;
	shr.u32 	%r282, %r277, 5;
	add.s32 	%r283, %r282, 2123724318;
	xor.b32  	%r284, %r281, %r283;
	add.s32 	%r285, %r284, %r269;
	shl.b32 	%r286, %r285, 4;
	add.s32 	%r287, %r286, -1556008596;
	add.s32 	%r288, %r285, 1401181199;
	shr.u32 	%r289, %r285, 5;
	add.s32 	%r290, %r289, -939442524;
	xor.b32  	%r291, %r287, %r288;
	xor.b32  	%r292, %r291, %r290;
	add.s32 	%r293, %r292, %r277;
	shl.b32 	%r294, %r293, 4;
	add.s32 	%r295, %r294, -1383041155;
	add.s32 	%r296, %r293, 1401181199;
	xor.b32  	%r297, %r295, %r296;
	shr.u32 	%r298, %r293, 5;
	add.s32 	%r299, %r298, 2123724318;
	xor.b32  	%r300, %r297, %r299;
	add.s32 	%r301, %r300, %r285;
	shl.b32 	%r302, %r301, 4;
	add.s32 	%r303, %r302, -1556008596;
	add.s32 	%r304, %r301, -239350328;
	shr.u32 	%r305, %r301, 5;
	add.s32 	%r306, %r305, -939442524;
	xor.b32  	%r307, %r303, %r304;
	xor.b32  	%r308, %r307, %r306;
	add.s32 	%r309, %r308, %r293;
	shl.b32 	%r310, %r309, 4;
	add.s32 	%r311, %r310, -1383041155;
	add.s32 	%r312, %r309, -239350328;
	xor.b32  	%r313, %r311, %r312;
	shr.u32 	%r314, %r309, 5;
	add.s32 	%r315, %r314, 2123724318;
	xor.b32  	%r316, %r313, %r315;
	add.s32 	%r317, %r316, %r301;
	shl.b32 	%r318, %r317, 4;
	add.s32 	%r319, %r318, -1556008596;
	add.s32 	%r320, %r317, -1879881855;
	shr.u32 	%r321, %r317, 5;
	add.s32 	%r322, %r321, -939442524;
	xor.b32  	%r323, %r319, %r320;
	xor.b32  	%r324, %r323, %r322;
	add.s32 	%r325, %r324, %r309;
	shl.b32 	%r326, %r325, 4;
	add.s32 	%r327, %r326, -1383041155;
	add.s32 	%r328, %r325, -1879881855;
	xor.b32  	%r329, %r327, %r328;
	shr.u32 	%r330, %r325, 5;
	add.s32 	%r331, %r330, 2123724318;
	xor.b32  	%r332, %r329, %r331;
	add.s32 	%r333, %r332, %r317;
	shl.b32 	%r334, %r333, 4;
	add.s32 	%r335, %r334, -1556008596;
	add.s32 	%r336, %r333, 774553914;
	shr.u32 	%r337, %r333, 5;
	add.s32 	%r338, %r337, -939442524;
	xor.b32  	%r339, %r335, %r336;
	xor.b32  	%r340, %r339, %r338;
	add.s32 	%r341, %r340, %r325;
	shl.b32 	%r342, %r341, 4;
	add.s32 	%r343, %r342, -1383041155;
	add.s32 	%r344, %r341, 774553914;
	xor.b32  	%r345, %r343, %r344;
	shr.u32 	%r346, %r341, 5;
	add.s32 	%r347, %r346, 2123724318;
	xor.b32  	%r348, %r345, %r347;
	add.s32 	%r349, %r348, %r333;
	shl.b32 	%r350, %r349, 4;
	add.s32 	%r351, %r350, -1556008596;
	add.s32 	%r352, %r349, -865977613;
	shr.u32 	%r353, %r349, 5;
	add.s32 	%r354, %r353, -939442524;
	xor.b32  	%r355, %r351, %r352;
	xor.b32  	%r356, %r355, %r354;
	add.s32 	%r357, %r356, %r341;
	shl.b32 	%r358, %r357, 4;
	add.s32 	%r359, %r358, -1383041155;
	add.s32 	%r360, %r357, -865977613;
	xor.b32  	%r361, %r359, %r360;
	shr.u32 	%r362, %r357, 5;
	add.s32 	%r363, %r362, 2123724318;
	xor.b32  	%r364, %r361, %r363;
	add.s32 	%r365, %r364, %r349;
	shl.b32 	%r366, %r365, 4;
	add.s32 	%r367, %r366, -1556008596;
	add.s32 	%r368, %r365, 1788458156;
	shr.u32 	%r369, %r365, 5;
	add.s32 	%r370, %r369, -939442524;
	xor.b32  	%r371, %r367, %r368;
	xor.b32  	%r372, %r371, %r370;
	add.s32 	%r373, %r372, %r357;
	shl.b32 	%r374, %r373, 4;
	add.s32 	%r375, %r374, -1383041155;
	add.s32 	%r376, %r373, 1788458156;
	xor.b32  	%r377, %r375, %r376;
	shr.u32 	%r378, %r373, 5;
	add.s32 	%r379, %r378, 2123724318;
	xor.b32  	%r380, %r377, %r379;
	add.s32 	%r381, %r380, %r365;
	shl.b32 	%r382, %r381, 4;
	add.s32 	%r383, %r382, -1556008596;
	add.s32 	%r384, %r381, 147926629;
	shr.u32 	%r385, %r381, 5;
	add.s32 	%r386, %r385, -939442524;
	xor.b32  	%r387, %r383, %r384;
	xor.b32  	%r388, %r387, %r386;
	add.s32 	%r389, %r388, %r373;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r391, %r390, -1383041155;
	add.s32 	%r392, %r389, 147926629;
	xor.b32  	%r393, %r391, %r392;
	shr.u32 	%r394, %r389, 5;
	add.s32 	%r395, %r394, 2123724318;
	xor.b32  	%r396, %r393, %r395;
	add.s32 	%r397, %r396, %r381;
	shl.b32 	%r398, %r397, 4;
	add.s32 	%r399, %r398, -1556008596;
	add.s32 	%r400, %r397, -1492604898;
	shr.u32 	%r401, %r397, 5;
	add.s32 	%r402, %r401, -939442524;
	xor.b32  	%r403, %r399, %r400;
	xor.b32  	%r404, %r403, %r402;
	add.s32 	%r405, %r404, %r389;
	shl.b32 	%r406, %r405, 4;
	add.s32 	%r407, %r406, -1383041155;
	add.s32 	%r408, %r405, -1492604898;
	xor.b32  	%r409, %r407, %r408;
	shr.u32 	%r410, %r405, 5;
	add.s32 	%r411, %r410, 2123724318;
	xor.b32  	%r412, %r409, %r411;
	add.s32 	%r413, %r412, %r397;
	shl.b32 	%r414, %r413, 4;
	add.s32 	%r415, %r414, -1556008596;
	add.s32 	%r416, %r413, 1161830871;
	shr.u32 	%r417, %r413, 5;
	add.s32 	%r418, %r417, -939442524;
	xor.b32  	%r419, %r415, %r416;
	xor.b32  	%r420, %r419, %r418;
	add.s32 	%r421, %r420, %r405;
	shl.b32 	%r422, %r421, 4;
	add.s32 	%r423, %r422, -1383041155;
	add.s32 	%r424, %r421, 1161830871;
	xor.b32  	%r425, %r423, %r424;
	shr.u32 	%r426, %r421, 5;
	add.s32 	%r427, %r426, 2123724318;
	xor.b32  	%r428, %r425, %r427;
	add.s32 	%r429, %r428, %r413;
	shl.b32 	%r430, %r429, 4;
	add.s32 	%r431, %r430, -1556008596;
	add.s32 	%r432, %r429, -478700656;
	shr.u32 	%r433, %r429, 5;
	add.s32 	%r434, %r433, -939442524;
	xor.b32  	%r435, %r431, %r432;
	xor.b32  	%r436, %r435, %r434;
	add.s32 	%r5, %r436, %r421;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r5;
	setp.eq.s32 	%p6, %r187, 0;
	mov.f32 	%f900, 0f3F000000;
	mov.f32 	%f901, %f900;
	@%p6 bra 	$L__BB0_3;

	mad.lo.s32 	%r437, %r5, 1664525, 1013904223;
	and.b32  	%r438, %r437, 16777215;
	cvt.rn.f32.u32 	%f306, %r438;
	mov.f32 	%f307, 0f4B800000;
	div.approx.ftz.f32 	%f900, %f306, %f307;
	mad.lo.s32 	%r439, %r437, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r439;
	and.b32  	%r440, %r439, 16777215;
	cvt.rn.f32.u32 	%f308, %r440;
	div.approx.ftz.f32 	%f901, %f308, %f307;

$L__BB0_3:
	cvt.rn.f32.s32 	%f309, %r183;
	add.ftz.f32 	%f310, %f900, %f309;
	cvt.rn.f32.s32 	%f311, %r184;
	add.ftz.f32 	%f312, %f901, %f311;
	cvt.rn.f32.s32 	%f313, %r181;
	div.approx.ftz.f32 	%f314, %f310, %f313;
	cvt.rn.f32.s32 	%f315, %r182;
	div.approx.ftz.f32 	%f316, %f312, %f315;
	ld.const.u64 	%rd25, [params+208];
	mov.f32 	%f317, 0f3F800000;
	sub.ftz.f32 	%f318, %f317, %f316;
	tex.2d.v4.f32.f32 	{%f5, %f6, %f7, %f319}, [%rd25, {%f314, %f318}];
	ld.const.u64 	%rd26, [params+216];
	tex.2d.v4.f32.f32 	{%f320, %f321, %f322, %f982}, [%rd26, {%f314, %f318}];
	sub.ftz.f32 	%f8, %f320, %f5;
	sub.ftz.f32 	%f9, %f321, %f6;
	sub.ftz.f32 	%f10, %f322, %f7;
	setp.eq.ftz.f32 	%p7, %f982, 0f00000000;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_4;

$L__BB0_6:
	mul.ftz.f32 	%f324, %f9, %f9;
	fma.rn.ftz.f32 	%f325, %f8, %f8, %f324;
	fma.rn.ftz.f32 	%f326, %f10, %f10, %f325;
	sqrt.approx.ftz.f32 	%f982, %f326;
	bra.uni 	$L__BB0_7;

$L__BB0_4:
	setp.geu.ftz.f32 	%p8, %f982, 0f00000000;
	@%p8 bra 	$L__BB0_7;

	mov.f32 	%f982, 0f5A0E1BCA;

$L__BB0_7:
	mul.ftz.f32 	%f327, %f9, %f9;
	fma.rn.ftz.f32 	%f328, %f8, %f8, %f327;
	fma.rn.ftz.f32 	%f329, %f10, %f10, %f328;
	rsqrt.approx.ftz.f32 	%f330, %f329;
	st.local.v2.f32 	[%rd5+68], {%f5, %f6};
	st.local.f32 	[%rd5+76], %f7;
	st.local.v2.f32 	[%rd5+20], {%f317, %f317};
	mov.u32 	%r441, 1065353216;
	st.local.u32 	[%rd5+28], %r441;
	mul.ftz.f32 	%f971, %f10, %f330;
	mul.ftz.f32 	%f970, %f9, %f330;
	mul.ftz.f32 	%f969, %f8, %f330;
	mov.f32 	%f19, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f969, %f970, %f971, %f19};
	mov.u32 	%r843, 16777216;
	mov.u32 	%r443, 0;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r843};
	st.local.v2.f32 	[%rd5+-12], {%f317, %f317};
	st.local.u32 	[%rd5+-4], %r441;
	mov.f32 	%f936, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f317, %f317, %f317, %f936};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f936, %f936, %f936, %f317};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r441, %r443};
	st.local.u32 	[%rd5+96], %r441;
	ld.const.u32 	%r6, [params+252];
	setp.eq.s32 	%p9, %r6, 0;
	@%p9 bra 	$L__BB0_36;

	add.u64 	%rd104, %SP, 144;
	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f20, [params+76];
	shr.u64 	%rd29, %rd104, 32;
	cvt.u32.u64 	%r7, %rd29;
	cvt.u32.u64 	%r8, %rd104;
	ld.const.u32 	%r9, [params+248];
	ld.const.v2.f32 	{%f342, %f343}, [params+232];
	mov.u32 	%r850, -1;
	ld.const.f32 	%f23, [params+240];
	mov.f32 	%f903, %f969;
	mov.f32 	%f904, %f970;
	mov.f32 	%f905, %f971;
	mov.f32 	%f916, %f982;
	mov.f32 	%f923, %f317;
	mov.f32 	%f922, %f317;
	mov.f32 	%f921, %f317;
	mov.f32 	%f935, %f936;
	mov.f32 	%f934, %f936;
	mov.f32 	%f985, %f936;
	mov.f32 	%f984, %f936;
	mov.f32 	%f983, %f936;
	mov.u32 	%r870, %r850;
	mov.u32 	%r869, %r850;
	bra.uni 	$L__BB0_9;

$L__BB0_34:
	ld.local.v4.f32 	{%f903, %f904, %f905, %f474}, [%rd5+100];
	mov.f32 	%f916, 0f5A0E1BCA;

$L__BB0_9:
	neg.ftz.f32 	%f344, %f905;
	neg.ftz.f32 	%f345, %f903;
	neg.ftz.f32 	%f346, %f904;
	st.local.v2.f32 	[%rd5+84], {%f345, %f346};
	st.local.f32 	[%rd5+92], %f344;
	st.local.v2.f32 	[%rd5+132], {%f317, %f317};
	st.local.f32 	[%rd5+80], %f916;
	and.b32  	%r14, %r843, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	setp.lt.s32 	%p10, %r850, 0;
	@%p10 bra 	$L__BB0_14;

	or.b32  	%r448, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r448;
	mul.wide.s32 	%rd30, %r850, 16;
	add.s64 	%rd8, %rd1, %rd30;
	ld.local.v4.f32 	{%f348, %f349, %f350, %f351}, [%rd8];
	add.s64 	%rd31, %rd2, %rd30;
	ld.local.v4.f32 	{%f356, %f357, %f358, %f359}, [%rd31];
	st.local.v4.f32 	[%rd5+52], {%f356, %f357, %f358, %f359};
	mul.wide.s32 	%rd32, %r850, 4;
	add.s64 	%rd33, %rd3, %rd32;
	ld.local.f32 	%f41, [%rd33];
	st.local.v4.f32 	[%rd5+36], {%f348, %f349, %f350, %f41};
	st.local.f32 	[%rd5+132], %f351;
	setp.eq.s32 	%p11, %r850, 0;
	@%p11 bra 	$L__BB0_12;

	ld.local.f32 	%f364, [%rd8+-4];
	st.local.f32 	[%rd5+136], %f364;

$L__BB0_12:
	setp.leu.ftz.f32 	%p12, %f41, 0f00000000;
	@%p12 bra 	$L__BB0_14;

	ld.local.u32 	%r449, [%rd5];
	mad.lo.s32 	%r450, %r449, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r450;
	and.b32  	%r451, %r450, 16777215;
	cvt.rn.f32.u32 	%f365, %r451;
	mov.f32 	%f366, 0f4B800000;
	div.approx.ftz.f32 	%f367, %f365, %f366;
	lg2.approx.ftz.f32 	%f368, %f367;
	mul.ftz.f32 	%f369, %f368, 0fBF317218;
	mul.ftz.f32 	%f916, %f369, %f41;

$L__BB0_14:
	ld.local.v4.f32 	{%f379, %f380, %f381, %f382}, [%rd5+68];
	mov.u32 	%r485, 1;
	mov.u32 	%r488, 2;
	mov.f32 	%f378, 0f00000000;
	mov.u32 	%r490, 4;
	mov.u32 	%r494, -1;
	// begin inline asm
	call(%r452,%r453,%r454,%r455,%r456,%r457,%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483),_optix_trace_typed_32,(%r443,%rd7,%f379,%f380,%f381,%f903,%f904,%f905,%f20,%f916,%f378,%r485,%r443,%r443,%r488,%r443,%r490,%r7,%r8,%r494,%r494,%r523,%r524,%r525,%r526,%r527,%r528,%r529,%r530,%r531,%r532,%r533,%r534,%r535,%r536,%r537,%r538,%r539,%r540,%r541,%r542,%r543,%r544,%r545,%r546,%r547,%r548,%r549,%r550);
	// end inline asm
	ld.local.u32 	%r47, [%rd5+16];
	add.s32 	%r551, %r47, 1;
	st.local.u32 	[%rd5+16], %r551;
	setp.ne.s32 	%p13, %r47, 0;
	@%p13 bra 	$L__BB0_16;

	ld.local.v4.f32 	{%f383, %f384, %f385, %f386}, [%rd5+68];
	add.ftz.f32 	%f983, %f983, %f383;
	add.ftz.f32 	%f984, %f984, %f384;
	add.ftz.f32 	%f985, %f985, %f385;
	mov.u32 	%r869, %r454;
	mov.u32 	%r870, %r455;

$L__BB0_16:
	ld.local.u32 	%r52, [%rd5+-16];
	and.b32  	%r843, %r52, -805306369;
	st.local.u32 	[%rd5+-16], %r843;
	and.b32  	%r552, %r52, 4096;
	setp.eq.s32 	%p14, %r552, 0;
	@%p14 bra 	$L__BB0_24;

	and.b32  	%r54, %r52, 512;
	setp.eq.s32 	%p15, %r54, 0;
	@%p15 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_18;

$L__BB0_20:
	ld.local.f32 	%f916, [%rd5+80];
	bra.uni 	$L__BB0_21;

$L__BB0_18:
	add.s32 	%r831, %r47, 1;
	st.local.f32 	[%rd5+80], %f916;
	ld.local.v4.f32 	{%f390, %f391, %f392, %f393}, [%rd5+100];
	ld.local.v4.f32 	{%f397, %f398, %f399, %f400}, [%rd5+68];
	fma.rn.ftz.f32 	%f404, %f916, %f391, %f398;
	fma.rn.ftz.f32 	%f405, %f916, %f390, %f397;
	st.local.v2.f32 	[%rd5+68], {%f405, %f404};
	fma.rn.ftz.f32 	%f406, %f916, %f392, %f399;
	st.local.f32 	[%rd5+76], %f406;
	setp.lt.u32 	%p16, %r831, %r6;
	@%p16 bra 	$L__BB0_21;

	ld.local.v4.f32 	{%f407, %f408, %f409, %f410}, [%rd24];
	add.ftz.f32 	%f414, %f343, %f408;
	add.ftz.f32 	%f415, %f342, %f407;
	st.local.v2.f32 	[%rd24], {%f415, %f414};
	add.ftz.f32 	%f416, %f23, %f409;
	st.local.f32 	[%rd5+-20], %f416;

$L__BB0_21:
	ld.local.v4.f32 	{%f417, %f418, %f419, %f420}, [%rd5+36];
	add.ftz.f32 	%f424, %f417, 0f38D1B717;
	add.ftz.f32 	%f425, %f418, 0f38D1B717;
	add.ftz.f32 	%f426, %f419, 0f38D1B717;
	neg.ftz.f32 	%f427, %f916;
	div.approx.ftz.f32 	%f428, %f427, %f424;
	div.approx.ftz.f32 	%f429, %f427, %f425;
	div.approx.ftz.f32 	%f430, %f427, %f426;
	mul.ftz.f32 	%f431, %f428, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f52, %f431;
	mul.ftz.f32 	%f432, %f429, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f53, %f432;
	mul.ftz.f32 	%f433, %f430, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f54, %f433;
	mul.ftz.f32 	%f921, %f921, %f52;
	mul.ftz.f32 	%f922, %f922, %f53;
	mul.ftz.f32 	%f923, %f923, %f54;
	and.b32  	%r554, %r52, 16777216;
	setp.eq.s32 	%p17, %r554, 0;
	@%p17 bra 	$L__BB0_24;

	ld.local.v4.f32 	{%f434, %f435, %f436, %f437}, [%rd5+-12];
	mul.ftz.f32 	%f441, %f53, %f435;
	mul.ftz.f32 	%f442, %f52, %f434;
	st.local.v2.f32 	[%rd5+-12], {%f442, %f441};
	mul.ftz.f32 	%f443, %f54, %f436;
	st.local.f32 	[%rd5+-4], %f443;
	@%p15 bra 	$L__BB0_24;

	and.b32  	%r843, %r52, -822083585;
	st.local.u32 	[%rd5+-16], %r843;

$L__BB0_24:
	ld.local.v4.f32 	{%f444, %f445, %f446, %f447}, [%rd24];
	fma.rn.ftz.f32 	%f934, %f921, %f444, %f934;
	fma.rn.ftz.f32 	%f935, %f922, %f445, %f935;
	fma.rn.ftz.f32 	%f936, %f923, %f446, %f936;
	ld.local.f32 	%f451, [%rd5+32];
	setp.le.ftz.f32 	%p19, %f451, 0f00000000;
	setp.lt.s32 	%p20, %r843, 0;
	or.pred  	%p21, %p20, %p19;
	@%p21 bra 	$L__BB0_35;

	ld.local.v4.f32 	{%f452, %f453, %f454, %f455}, [%rd5+20];
	setp.eq.ftz.f32 	%p22, %f452, 0f00000000;
	setp.eq.ftz.f32 	%p23, %f453, 0f00000000;
	setp.eq.ftz.f32 	%p24, %f454, 0f00000000;
	and.pred  	%p25, %p22, %p23;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_35;

	add.s32 	%r834, %r47, 1;
	mul.ftz.f32 	%f921, %f921, %f452;
	mul.ftz.f32 	%f922, %f922, %f453;
	mul.ftz.f32 	%f923, %f923, %f454;
	setp.ge.u32 	%p27, %r9, %r834;
	@%p27 bra 	$L__BB0_29;

	max.ftz.f32 	%f456, %f921, %f922;
	max.ftz.f32 	%f70, %f456, %f923;
	ld.local.u32 	%r556, [%rd5];
	mad.lo.s32 	%r557, %r556, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r557;
	and.b32  	%r558, %r557, 16777215;
	cvt.rn.f32.u32 	%f457, %r558;
	mov.f32 	%f458, 0f4B800000;
	div.approx.ftz.f32 	%f459, %f457, %f458;
	setp.lt.ftz.f32 	%p28, %f70, %f459;
	@%p28 bra 	$L__BB0_35;

	rcp.approx.ftz.f32 	%f460, %f70;
	mul.ftz.f32 	%f921, %f921, %f460;
	mul.ftz.f32 	%f922, %f922, %f460;
	mul.ftz.f32 	%f923, %f923, %f460;

$L__BB0_29:
	and.b32  	%r559, %r843, 288;
	setp.ne.s32 	%p29, %r559, 256;
	@%p29 bra 	$L__BB0_33;

	and.b32  	%r560, %r843, 16;
	setp.eq.s32 	%p30, %r560, 0;
	@%p30 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_31;

$L__BB0_32:
	add.s32 	%r570, %r850, -1;
	max.s32 	%r850, %r570, -1;
	bra.uni 	$L__BB0_33;

$L__BB0_31:
	add.s32 	%r561, %r850, 1;
	min.s32 	%r850, %r561, 3;
	mul.wide.s32 	%rd39, %r850, 16;
	add.s64 	%rd40, %rd1, %rd39;
	ld.local.v4.u32 	{%r562, %r563, %r564, %r565}, [%rd5+116];
	st.local.v4.u32 	[%rd40], {%r562, %r563, %r564, %r565};
	ld.local.v4.f32 	{%f461, %f462, %f463, %f464}, [%rd5+52];
	add.s64 	%rd41, %rd2, %rd39;
	st.local.v4.f32 	[%rd41], {%f461, %f462, %f463, %f464};
	ld.local.f32 	%f469, [%rd5+48];
	mul.wide.s32 	%rd42, %r850, 4;
	add.s64 	%rd43, %rd3, %rd42;
	st.local.f32 	[%rd43], %f469;

$L__BB0_33:
	add.s32 	%r835, %r47, 1;
	setp.ge.u32 	%p31, %r835, %r6;
	@%p31 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_34;

$L__BB0_35:
	setp.gt.s32 	%p126, %r47, 0;
	ld.local.v4.f32 	{%f1000, %f1001, %f1002, %f478}, [%rd5+4];
	ld.local.f32 	%f967, [%rd5+96];
	bra.uni 	$L__BB0_37;

$L__BB0_36:
	mov.f32 	%f1000, 0f00000000;
	mov.f32 	%f967, 0f3F800000;
	mov.u32 	%r869, -1;
	mov.pred 	%p126, 0;
	mov.f32 	%f1001, %f1000;
	mov.f32 	%f1002, %f967;
	mov.u32 	%r870, %r869;
	mov.f32 	%f983, %f1000;
	mov.f32 	%f984, %f1000;
	mov.f32 	%f985, %f1000;
	mov.f32 	%f934, %f1000;
	mov.f32 	%f935, %f1000;
	mov.f32 	%f936, %f1000;

$L__BB0_37:
	ld.local.v4.f32 	{%f1003, %f1004, %f1005, %f493}, [%rd5+-12];
	setp.geu.ftz.f32 	%p33, %f967, 0f3F800000;
	not.pred 	%p34, %p126;
	or.pred  	%p35, %p34, %p33;
	@%p35 bra 	$L__BB0_101;

	setp.eq.s32 	%p124, %r6, 0;
	mov.f32 	%f898, 0fBF800000;
	mov.u32 	%r832, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f5, %f6};
	st.local.f32 	[%rd5+76], %f7;
	mov.f32 	%f497, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f497, %f497};
	st.local.u32 	[%rd5+28], %r832;
	st.local.v4.f32 	[%rd5+100], {%f969, %f970, %f971, %f898};
	mov.u32 	%r861, 16777216;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r861};
	st.local.v2.f32 	[%rd5+-12], {%f497, %f497};
	st.local.u32 	[%rd5+-4], %r832;
	mov.f32 	%f943, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f497, %f497, %f497, %f943};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f943, %f943, %f943, %f497};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r832, %r443};
	st.local.u32 	[%rd5+96], %r832;
	mov.f32 	%f942, %f943;
	mov.f32 	%f941, %f943;
	@%p124 bra 	$L__BB0_66;

	add.u64 	%rd102, %SP, 144;
	ld.const.u64 	%rd9, [params+280];
	ld.const.f32 	%f103, [params+76];
	shr.u64 	%rd45, %rd102, 32;
	cvt.u32.u64 	%r62, %rd45;
	cvt.u32.u64 	%r63, %rd102;
	ld.const.u32 	%r64, [params+248];
	ld.const.v2.f32 	{%f504, %f505}, [params+232];
	mov.f32 	%f941, 0f00000000;
	mov.u32 	%r860, -1;
	mov.u32 	%r861, 16777216;
	ld.const.f32 	%f106, [params+240];
	mov.f32 	%f937, %f969;
	mov.f32 	%f938, %f970;
	mov.f32 	%f939, %f971;
	mov.f32 	%f950, %f982;
	mov.f32 	%f942, %f941;
	mov.f32 	%f943, %f941;
	mov.f32 	%f957, %f497;
	mov.f32 	%f956, %f497;
	mov.f32 	%f955, %f497;
	bra.uni 	$L__BB0_40;

$L__BB0_65:
	ld.local.v4.f32 	{%f937, %f938, %f939, %f636}, [%rd5+100];
	mov.f32 	%f950, 0f5A0E1BCA;

$L__BB0_40:
	neg.ftz.f32 	%f506, %f939;
	neg.ftz.f32 	%f507, %f937;
	neg.ftz.f32 	%f508, %f938;
	st.local.v2.f32 	[%rd5+84], {%f507, %f508};
	st.local.f32 	[%rd5+92], %f506;
	st.local.v2.f32 	[%rd5+132], {%f497, %f497};
	st.local.f32 	[%rd5+80], %f950;
	and.b32  	%r69, %r861, 822083586;
	st.local.u32 	[%rd5+-16], %r69;
	setp.lt.s32 	%p37, %r860, 0;
	@%p37 bra 	$L__BB0_45;

	or.b32  	%r579, %r69, 4096;
	st.local.u32 	[%rd5+-16], %r579;
	mul.wide.s32 	%rd46, %r860, 16;
	add.s64 	%rd10, %rd1, %rd46;
	ld.local.v4.f32 	{%f510, %f511, %f512, %f513}, [%rd10];
	add.s64 	%rd47, %rd2, %rd46;
	ld.local.v4.f32 	{%f518, %f519, %f520, %f521}, [%rd47];
	st.local.v4.f32 	[%rd5+52], {%f518, %f519, %f520, %f521};
	mul.wide.s32 	%rd48, %r860, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.local.f32 	%f124, [%rd49];
	st.local.v4.f32 	[%rd5+36], {%f510, %f511, %f512, %f124};
	st.local.f32 	[%rd5+132], %f513;
	setp.eq.s32 	%p38, %r860, 0;
	@%p38 bra 	$L__BB0_43;

	ld.local.f32 	%f526, [%rd10+-4];
	st.local.f32 	[%rd5+136], %f526;

$L__BB0_43:
	setp.leu.ftz.f32 	%p39, %f124, 0f00000000;
	@%p39 bra 	$L__BB0_45;

	ld.local.u32 	%r580, [%rd5];
	mad.lo.s32 	%r581, %r580, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r581;
	and.b32  	%r582, %r581, 16777215;
	cvt.rn.f32.u32 	%f527, %r582;
	mov.f32 	%f528, 0f4B800000;
	div.approx.ftz.f32 	%f529, %f527, %f528;
	lg2.approx.ftz.f32 	%f530, %f529;
	mul.ftz.f32 	%f531, %f530, 0fBF317218;
	mul.ftz.f32 	%f950, %f531, %f124;

$L__BB0_45:
	ld.local.v4.f32 	{%f541, %f542, %f543, %f544}, [%rd5+68];
	mov.u32 	%r616, 1;
	mov.u32 	%r619, 2;
	mov.f32 	%f540, 0f00000000;
	mov.u32 	%r621, 4;
	mov.u32 	%r625, -1;
	// begin inline asm
	call(%r583,%r584,%r585,%r586,%r587,%r588,%r589,%r590,%r591,%r592,%r593,%r594,%r595,%r596,%r597,%r598,%r599,%r600,%r601,%r602,%r603,%r604,%r605,%r606,%r607,%r608,%r609,%r610,%r611,%r612,%r613,%r614),_optix_trace_typed_32,(%r443,%rd9,%f541,%f542,%f543,%f937,%f938,%f939,%f103,%f950,%f540,%r616,%r443,%r443,%r619,%r443,%r621,%r62,%r63,%r625,%r625,%r654,%r655,%r656,%r657,%r658,%r659,%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681);
	// end inline asm
	ld.local.u32 	%r682, [%rd5+16];
	add.s32 	%r102, %r682, 1;
	st.local.u32 	[%rd5+16], %r102;
	setp.ne.s32 	%p40, %r682, 0;
	@%p40 bra 	$L__BB0_47;

	ld.local.v4.f32 	{%f545, %f546, %f547, %f548}, [%rd5+68];
	add.ftz.f32 	%f983, %f983, %f545;
	add.ftz.f32 	%f984, %f984, %f546;
	add.ftz.f32 	%f985, %f985, %f547;
	mov.u32 	%r869, %r585;
	mov.u32 	%r870, %r586;

$L__BB0_47:
	ld.local.u32 	%r107, [%rd5+-16];
	and.b32  	%r861, %r107, -805306369;
	st.local.u32 	[%rd5+-16], %r861;
	and.b32  	%r683, %r107, 4096;
	setp.eq.s32 	%p41, %r683, 0;
	@%p41 bra 	$L__BB0_55;

	and.b32  	%r109, %r107, 512;
	setp.eq.s32 	%p42, %r109, 0;
	@%p42 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_49;

$L__BB0_51:
	ld.local.f32 	%f950, [%rd5+80];
	bra.uni 	$L__BB0_52;

$L__BB0_49:
	add.s32 	%r837, %r682, 1;
	st.local.f32 	[%rd5+80], %f950;
	ld.local.v4.f32 	{%f552, %f553, %f554, %f555}, [%rd5+100];
	ld.local.v4.f32 	{%f559, %f560, %f561, %f562}, [%rd5+68];
	fma.rn.ftz.f32 	%f566, %f950, %f553, %f560;
	fma.rn.ftz.f32 	%f567, %f950, %f552, %f559;
	st.local.v2.f32 	[%rd5+68], {%f567, %f566};
	fma.rn.ftz.f32 	%f568, %f950, %f554, %f561;
	st.local.f32 	[%rd5+76], %f568;
	setp.lt.u32 	%p43, %r837, %r6;
	@%p43 bra 	$L__BB0_52;

	ld.local.v4.f32 	{%f569, %f570, %f571, %f572}, [%rd24];
	add.ftz.f32 	%f576, %f505, %f570;
	add.ftz.f32 	%f577, %f504, %f569;
	st.local.v2.f32 	[%rd24], {%f577, %f576};
	add.ftz.f32 	%f578, %f106, %f571;
	st.local.f32 	[%rd5+-20], %f578;

$L__BB0_52:
	ld.local.v4.f32 	{%f579, %f580, %f581, %f582}, [%rd5+36];
	add.ftz.f32 	%f586, %f579, 0f38D1B717;
	add.ftz.f32 	%f587, %f580, 0f38D1B717;
	add.ftz.f32 	%f588, %f581, 0f38D1B717;
	neg.ftz.f32 	%f589, %f950;
	div.approx.ftz.f32 	%f590, %f589, %f586;
	div.approx.ftz.f32 	%f591, %f589, %f587;
	div.approx.ftz.f32 	%f592, %f589, %f588;
	mul.ftz.f32 	%f593, %f590, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f135, %f593;
	mul.ftz.f32 	%f594, %f591, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f136, %f594;
	mul.ftz.f32 	%f595, %f592, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f137, %f595;
	mul.ftz.f32 	%f955, %f955, %f135;
	mul.ftz.f32 	%f956, %f956, %f136;
	mul.ftz.f32 	%f957, %f957, %f137;
	and.b32  	%r684, %r107, 16777216;
	setp.eq.s32 	%p44, %r684, 0;
	@%p44 bra 	$L__BB0_55;

	ld.local.v4.f32 	{%f596, %f597, %f598, %f599}, [%rd5+-12];
	mul.ftz.f32 	%f603, %f136, %f597;
	mul.ftz.f32 	%f604, %f135, %f596;
	st.local.v2.f32 	[%rd5+-12], {%f604, %f603};
	mul.ftz.f32 	%f605, %f137, %f598;
	st.local.f32 	[%rd5+-4], %f605;
	@%p42 bra 	$L__BB0_55;

	and.b32  	%r861, %r107, -822083585;
	st.local.u32 	[%rd5+-16], %r861;

$L__BB0_55:
	ld.local.v4.f32 	{%f606, %f607, %f608, %f609}, [%rd24];
	fma.rn.ftz.f32 	%f941, %f955, %f606, %f941;
	fma.rn.ftz.f32 	%f942, %f956, %f607, %f942;
	fma.rn.ftz.f32 	%f943, %f957, %f608, %f943;
	ld.local.f32 	%f613, [%rd5+32];
	setp.le.ftz.f32 	%p46, %f613, 0f00000000;
	setp.lt.s32 	%p47, %r861, 0;
	or.pred  	%p48, %p47, %p46;
	@%p48 bra 	$L__BB0_66;

	ld.local.v4.f32 	{%f614, %f615, %f616, %f617}, [%rd5+20];
	setp.eq.ftz.f32 	%p49, %f614, 0f00000000;
	setp.eq.ftz.f32 	%p50, %f615, 0f00000000;
	setp.eq.ftz.f32 	%p51, %f616, 0f00000000;
	and.pred  	%p52, %p49, %p50;
	and.pred  	%p53, %p51, %p52;
	@%p53 bra 	$L__BB0_66;

	add.s32 	%r838, %r682, 1;
	mul.ftz.f32 	%f955, %f955, %f614;
	mul.ftz.f32 	%f956, %f956, %f615;
	mul.ftz.f32 	%f957, %f957, %f616;
	setp.ge.u32 	%p54, %r64, %r838;
	@%p54 bra 	$L__BB0_60;

	max.ftz.f32 	%f618, %f955, %f956;
	max.ftz.f32 	%f153, %f618, %f957;
	ld.local.u32 	%r685, [%rd5];
	mad.lo.s32 	%r686, %r685, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r686;
	and.b32  	%r687, %r686, 16777215;
	cvt.rn.f32.u32 	%f619, %r687;
	mov.f32 	%f620, 0f4B800000;
	div.approx.ftz.f32 	%f621, %f619, %f620;
	setp.lt.ftz.f32 	%p55, %f153, %f621;
	@%p55 bra 	$L__BB0_66;

	rcp.approx.ftz.f32 	%f622, %f153;
	mul.ftz.f32 	%f955, %f955, %f622;
	mul.ftz.f32 	%f956, %f956, %f622;
	mul.ftz.f32 	%f957, %f957, %f622;

$L__BB0_60:
	and.b32  	%r688, %r861, 288;
	setp.ne.s32 	%p56, %r688, 256;
	@%p56 bra 	$L__BB0_64;

	and.b32  	%r689, %r861, 16;
	setp.eq.s32 	%p57, %r689, 0;
	@%p57 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_62;

$L__BB0_63:
	add.s32 	%r699, %r860, -1;
	max.s32 	%r860, %r699, -1;
	bra.uni 	$L__BB0_64;

$L__BB0_62:
	add.s32 	%r690, %r860, 1;
	min.s32 	%r860, %r690, 3;
	mul.wide.s32 	%rd55, %r860, 16;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.v4.u32 	{%r691, %r692, %r693, %r694}, [%rd5+116];
	st.local.v4.u32 	[%rd56], {%r691, %r692, %r693, %r694};
	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd5+52];
	add.s64 	%rd57, %rd2, %rd55;
	st.local.v4.f32 	[%rd57], {%f623, %f624, %f625, %f626};
	ld.local.f32 	%f631, [%rd5+48];
	mul.wide.s32 	%rd58, %r860, 4;
	add.s64 	%rd59, %rd3, %rd58;
	st.local.f32 	[%rd59], %f631;

$L__BB0_64:
	add.s32 	%r839, %r682, 1;
	setp.ge.u32 	%p58, %r839, %r6;
	@%p58 bra 	$L__BB0_66;
	bra.uni 	$L__BB0_65;

$L__BB0_66:
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd5+-12];
	ld.local.v4.f32 	{%f641, %f642, %f643, %f644}, [%rd5+4];
	ld.local.f32 	%f968, [%rd5+96];
	setp.gt.ftz.f32 	%p59, %f967, %f968;
	@%p59 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_67;

$L__BB0_69:
	mov.u32 	%r861, 268435456;
	st.local.u32 	[%rd5+-16], %r861;
	mul.ftz.f32 	%f967, %f967, 0f3F000000;
	bra.uni 	$L__BB0_70;

$L__BB0_67:
	setp.geu.ftz.f32 	%p60, %f967, %f968;
	@%p60 bra 	$L__BB0_70;

	mov.u32 	%r861, 536870912;
	st.local.u32 	[%rd5+-16], %r861;
	mul.ftz.f32 	%f968, %f968, 0f3F000000;

$L__BB0_70:
	setp.eq.s32 	%p125, %r6, 0;
	mov.f32 	%f899, 0fBF800000;
	mov.u32 	%r833, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f5, %f6};
	st.local.f32 	[%rd5+76], %f7;
	mov.f32 	%f648, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f648, %f648};
	st.local.u32 	[%rd5+28], %r833;
	st.local.v4.f32 	[%rd5+100], {%f969, %f970, %f971, %f899};
	and.b32  	%r703, %r861, 805306368;
	or.b32  	%r865, %r703, 16777216;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r865};
	st.local.v2.f32 	[%rd5+-12], {%f648, %f648};
	st.local.u32 	[%rd5+-4], %r833;
	mov.f32 	%f975, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f648, %f648, %f648, %f975};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f975, %f975, %f975, %f648};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r833, %r443};
	st.local.u32 	[%rd5+96], %r833;
	mov.f32 	%f974, %f975;
	mov.f32 	%f973, %f975;
	@%p125 bra 	$L__BB0_98;

	add.u64 	%rd103, %SP, 144;
	ld.const.u64 	%rd11, [params+280];
	ld.const.f32 	%f183, [params+76];
	shr.u64 	%rd61, %rd103, 32;
	cvt.u32.u64 	%r120, %rd61;
	cvt.u32.u64 	%r121, %rd103;
	ld.const.u32 	%r122, [params+248];
	ld.const.v2.f32 	{%f655, %f656}, [params+232];
	mov.f32 	%f973, 0f00000000;
	mov.u32 	%r872, -1;
	ld.const.f32 	%f186, [params+240];
	mov.f32 	%f974, %f973;
	mov.f32 	%f975, %f973;
	mov.f32 	%f989, %f648;
	mov.f32 	%f988, %f648;
	mov.f32 	%f987, %f648;
	bra.uni 	$L__BB0_72;

$L__BB0_97:
	ld.local.v4.f32 	{%f969, %f970, %f971, %f787}, [%rd5+100];
	mov.f32 	%f982, 0f5A0E1BCA;

$L__BB0_72:
	neg.ftz.f32 	%f657, %f971;
	neg.ftz.f32 	%f658, %f969;
	neg.ftz.f32 	%f659, %f970;
	st.local.v2.f32 	[%rd5+84], {%f658, %f659};
	st.local.f32 	[%rd5+92], %f657;
	st.local.v2.f32 	[%rd5+132], {%f648, %f648};
	st.local.f32 	[%rd5+80], %f982;
	and.b32  	%r127, %r865, 822083586;
	st.local.u32 	[%rd5+-16], %r127;
	setp.lt.s32 	%p62, %r872, 0;
	@%p62 bra 	$L__BB0_77;

	or.b32  	%r706, %r127, 4096;
	st.local.u32 	[%rd5+-16], %r706;
	mul.wide.s32 	%rd62, %r872, 16;
	add.s64 	%rd12, %rd1, %rd62;
	ld.local.v4.f32 	{%f661, %f662, %f663, %f664}, [%rd12];
	add.s64 	%rd63, %rd2, %rd62;
	ld.local.v4.f32 	{%f669, %f670, %f671, %f672}, [%rd63];
	st.local.v4.f32 	[%rd5+52], {%f669, %f670, %f671, %f672};
	mul.wide.s32 	%rd64, %r872, 4;
	add.s64 	%rd65, %rd3, %rd64;
	ld.local.f32 	%f204, [%rd65];
	st.local.v4.f32 	[%rd5+36], {%f661, %f662, %f663, %f204};
	st.local.f32 	[%rd5+132], %f664;
	setp.eq.s32 	%p63, %r872, 0;
	@%p63 bra 	$L__BB0_75;

	ld.local.f32 	%f677, [%rd12+-4];
	st.local.f32 	[%rd5+136], %f677;

$L__BB0_75:
	setp.leu.ftz.f32 	%p64, %f204, 0f00000000;
	@%p64 bra 	$L__BB0_77;

	ld.local.u32 	%r707, [%rd5];
	mad.lo.s32 	%r708, %r707, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r708;
	and.b32  	%r709, %r708, 16777215;
	cvt.rn.f32.u32 	%f678, %r709;
	mov.f32 	%f679, 0f4B800000;
	div.approx.ftz.f32 	%f680, %f678, %f679;
	lg2.approx.ftz.f32 	%f681, %f680;
	mul.ftz.f32 	%f682, %f681, 0fBF317218;
	mul.ftz.f32 	%f982, %f682, %f204;

$L__BB0_77:
	mov.u32 	%r836, 0;
	ld.local.v4.f32 	{%f692, %f693, %f694, %f695}, [%rd5+68];
	mov.u32 	%r743, 1;
	mov.u32 	%r746, 2;
	mov.f32 	%f691, 0f00000000;
	mov.u32 	%r748, 4;
	mov.u32 	%r752, -1;
	// begin inline asm
	call(%r710,%r711,%r712,%r713,%r714,%r715,%r716,%r717,%r718,%r719,%r720,%r721,%r722,%r723,%r724,%r725,%r726,%r727,%r728,%r729,%r730,%r731,%r732,%r733,%r734,%r735,%r736,%r737,%r738,%r739,%r740,%r741),_optix_trace_typed_32,(%r836,%rd11,%f692,%f693,%f694,%f969,%f970,%f971,%f183,%f982,%f691,%r743,%r836,%r836,%r746,%r836,%r748,%r120,%r121,%r752,%r752,%r781,%r782,%r783,%r784,%r785,%r786,%r787,%r788,%r789,%r790,%r791,%r792,%r793,%r794,%r795,%r796,%r797,%r798,%r799,%r800,%r801,%r802,%r803,%r804,%r805,%r806,%r807,%r808);
	// end inline asm
	ld.local.u32 	%r809, [%rd5+16];
	add.s32 	%r160, %r809, 1;
	st.local.u32 	[%rd5+16], %r160;
	setp.ne.s32 	%p65, %r809, 0;
	@%p65 bra 	$L__BB0_79;

	ld.local.v4.f32 	{%f696, %f697, %f698, %f699}, [%rd5+68];
	add.ftz.f32 	%f983, %f983, %f696;
	add.ftz.f32 	%f984, %f984, %f697;
	add.ftz.f32 	%f985, %f985, %f698;
	mov.u32 	%r869, %r712;
	mov.u32 	%r870, %r713;

$L__BB0_79:
	ld.local.u32 	%r165, [%rd5+-16];
	and.b32  	%r865, %r165, -805306369;
	st.local.u32 	[%rd5+-16], %r865;
	and.b32  	%r810, %r165, 4096;
	setp.eq.s32 	%p66, %r810, 0;
	@%p66 bra 	$L__BB0_87;

	and.b32  	%r167, %r165, 512;
	setp.eq.s32 	%p67, %r167, 0;
	@%p67 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_81;

$L__BB0_83:
	ld.local.f32 	%f982, [%rd5+80];
	bra.uni 	$L__BB0_84;

$L__BB0_81:
	add.s32 	%r840, %r809, 1;
	st.local.f32 	[%rd5+80], %f982;
	ld.local.v4.f32 	{%f703, %f704, %f705, %f706}, [%rd5+100];
	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd5+68];
	fma.rn.ftz.f32 	%f717, %f982, %f704, %f711;
	fma.rn.ftz.f32 	%f718, %f982, %f703, %f710;
	st.local.v2.f32 	[%rd5+68], {%f718, %f717};
	fma.rn.ftz.f32 	%f719, %f982, %f705, %f712;
	st.local.f32 	[%rd5+76], %f719;
	setp.lt.u32 	%p68, %r840, %r6;
	@%p68 bra 	$L__BB0_84;

	ld.local.v4.f32 	{%f720, %f721, %f722, %f723}, [%rd24];
	add.ftz.f32 	%f727, %f656, %f721;
	add.ftz.f32 	%f728, %f655, %f720;
	st.local.v2.f32 	[%rd24], {%f728, %f727};
	add.ftz.f32 	%f729, %f186, %f722;
	st.local.f32 	[%rd5+-20], %f729;

$L__BB0_84:
	ld.local.v4.f32 	{%f730, %f731, %f732, %f733}, [%rd5+36];
	add.ftz.f32 	%f737, %f730, 0f38D1B717;
	add.ftz.f32 	%f738, %f731, 0f38D1B717;
	add.ftz.f32 	%f739, %f732, 0f38D1B717;
	neg.ftz.f32 	%f740, %f982;
	div.approx.ftz.f32 	%f741, %f740, %f737;
	div.approx.ftz.f32 	%f742, %f740, %f738;
	div.approx.ftz.f32 	%f743, %f740, %f739;
	mul.ftz.f32 	%f744, %f741, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f215, %f744;
	mul.ftz.f32 	%f745, %f742, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f216, %f745;
	mul.ftz.f32 	%f746, %f743, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f217, %f746;
	mul.ftz.f32 	%f987, %f987, %f215;
	mul.ftz.f32 	%f988, %f988, %f216;
	mul.ftz.f32 	%f989, %f989, %f217;
	and.b32  	%r811, %r165, 16777216;
	setp.eq.s32 	%p69, %r811, 0;
	@%p69 bra 	$L__BB0_87;

	ld.local.v4.f32 	{%f747, %f748, %f749, %f750}, [%rd5+-12];
	mul.ftz.f32 	%f754, %f216, %f748;
	mul.ftz.f32 	%f755, %f215, %f747;
	st.local.v2.f32 	[%rd5+-12], {%f755, %f754};
	mul.ftz.f32 	%f756, %f217, %f749;
	st.local.f32 	[%rd5+-4], %f756;
	@%p67 bra 	$L__BB0_87;

	and.b32  	%r865, %r165, -822083585;
	st.local.u32 	[%rd5+-16], %r865;

$L__BB0_87:
	ld.local.v4.f32 	{%f757, %f758, %f759, %f760}, [%rd24];
	fma.rn.ftz.f32 	%f973, %f987, %f757, %f973;
	fma.rn.ftz.f32 	%f974, %f988, %f758, %f974;
	fma.rn.ftz.f32 	%f975, %f989, %f759, %f975;
	ld.local.f32 	%f764, [%rd5+32];
	setp.le.ftz.f32 	%p71, %f764, 0f00000000;
	setp.lt.s32 	%p72, %r865, 0;
	or.pred  	%p73, %p72, %p71;
	@%p73 bra 	$L__BB0_98;

	ld.local.v4.f32 	{%f765, %f766, %f767, %f768}, [%rd5+20];
	setp.eq.ftz.f32 	%p74, %f765, 0f00000000;
	setp.eq.ftz.f32 	%p75, %f766, 0f00000000;
	setp.eq.ftz.f32 	%p76, %f767, 0f00000000;
	and.pred  	%p77, %p74, %p75;
	and.pred  	%p78, %p76, %p77;
	@%p78 bra 	$L__BB0_98;

	add.s32 	%r841, %r809, 1;
	mul.ftz.f32 	%f987, %f987, %f765;
	mul.ftz.f32 	%f988, %f988, %f766;
	mul.ftz.f32 	%f989, %f989, %f767;
	setp.ge.u32 	%p79, %r122, %r841;
	@%p79 bra 	$L__BB0_92;

	max.ftz.f32 	%f769, %f987, %f988;
	max.ftz.f32 	%f233, %f769, %f989;
	ld.local.u32 	%r812, [%rd5];
	mad.lo.s32 	%r813, %r812, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r813;
	and.b32  	%r814, %r813, 16777215;
	cvt.rn.f32.u32 	%f770, %r814;
	mov.f32 	%f771, 0f4B800000;
	div.approx.ftz.f32 	%f772, %f770, %f771;
	setp.lt.ftz.f32 	%p80, %f233, %f772;
	@%p80 bra 	$L__BB0_98;

	rcp.approx.ftz.f32 	%f773, %f233;
	mul.ftz.f32 	%f987, %f987, %f773;
	mul.ftz.f32 	%f988, %f988, %f773;
	mul.ftz.f32 	%f989, %f989, %f773;

$L__BB0_92:
	and.b32  	%r815, %r865, 288;
	setp.ne.s32 	%p81, %r815, 256;
	@%p81 bra 	$L__BB0_96;

	and.b32  	%r816, %r865, 16;
	setp.eq.s32 	%p82, %r816, 0;
	@%p82 bra 	$L__BB0_95;
	bra.uni 	$L__BB0_94;

$L__BB0_95:
	add.s32 	%r826, %r872, -1;
	max.s32 	%r872, %r826, -1;
	bra.uni 	$L__BB0_96;

$L__BB0_94:
	add.s32 	%r817, %r872, 1;
	min.s32 	%r872, %r817, 3;
	mul.wide.s32 	%rd71, %r872, 16;
	add.s64 	%rd72, %rd1, %rd71;
	ld.local.v4.u32 	{%r818, %r819, %r820, %r821}, [%rd5+116];
	st.local.v4.u32 	[%rd72], {%r818, %r819, %r820, %r821};
	ld.local.v4.f32 	{%f774, %f775, %f776, %f777}, [%rd5+52];
	add.s64 	%rd73, %rd2, %rd71;
	st.local.v4.f32 	[%rd73], {%f774, %f775, %f776, %f777};
	ld.local.f32 	%f782, [%rd5+48];
	mul.wide.s32 	%rd74, %r872, 4;
	add.s64 	%rd75, %rd3, %rd74;
	st.local.f32 	[%rd75], %f782;

$L__BB0_96:
	add.s32 	%r842, %r809, 1;
	setp.ge.u32 	%p83, %r842, %r6;
	@%p83 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_97;

$L__BB0_98:
	ld.local.f32 	%f999, [%rd5+96];
	setp.eq.ftz.f32 	%p84, %f967, %f968;
	@%p84 bra 	$L__BB0_100;

	mul.ftz.f32 	%f999, %f999, 0f3F000000;
	st.local.f32 	[%rd5+96], %f999;

$L__BB0_100:
	add.ftz.f32 	%f788, %f967, %f968;
	add.ftz.f32 	%f789, %f788, %f999;
	rcp.approx.ftz.f32 	%f790, %f789;
	mul.ftz.f32 	%f791, %f941, %f968;
	fma.rn.ftz.f32 	%f792, %f934, %f967, %f791;
	mul.ftz.f32 	%f793, %f942, %f968;
	fma.rn.ftz.f32 	%f794, %f935, %f967, %f793;
	mul.ftz.f32 	%f795, %f943, %f968;
	fma.rn.ftz.f32 	%f796, %f936, %f967, %f795;
	fma.rn.ftz.f32 	%f797, %f973, %f999, %f792;
	fma.rn.ftz.f32 	%f798, %f974, %f999, %f794;
	fma.rn.ftz.f32 	%f799, %f975, %f999, %f796;
	mul.ftz.f32 	%f934, %f790, %f797;
	mul.ftz.f32 	%f935, %f790, %f798;
	mul.ftz.f32 	%f936, %f790, %f799;
	mul.ftz.f32 	%f800, %f637, %f968;
	fma.rn.ftz.f32 	%f801, %f1003, %f967, %f800;
	mul.ftz.f32 	%f802, %f638, %f968;
	fma.rn.ftz.f32 	%f803, %f1004, %f967, %f802;
	mul.ftz.f32 	%f804, %f639, %f968;
	fma.rn.ftz.f32 	%f805, %f1005, %f967, %f804;
	ld.local.v4.f32 	{%f806, %f807, %f808, %f809}, [%rd5+-12];
	fma.rn.ftz.f32 	%f813, %f999, %f806, %f801;
	fma.rn.ftz.f32 	%f814, %f999, %f807, %f803;
	fma.rn.ftz.f32 	%f815, %f999, %f808, %f805;
	mul.ftz.f32 	%f1003, %f790, %f813;
	mul.ftz.f32 	%f1004, %f790, %f814;
	mul.ftz.f32 	%f1005, %f790, %f815;
	mul.ftz.f32 	%f816, %f641, %f968;
	fma.rn.ftz.f32 	%f817, %f1000, %f967, %f816;
	mul.ftz.f32 	%f818, %f642, %f968;
	fma.rn.ftz.f32 	%f819, %f1001, %f967, %f818;
	mul.ftz.f32 	%f820, %f643, %f968;
	fma.rn.ftz.f32 	%f821, %f1002, %f967, %f820;
	ld.local.v4.f32 	{%f822, %f823, %f824, %f825}, [%rd5+4];
	fma.rn.ftz.f32 	%f829, %f999, %f822, %f817;
	fma.rn.ftz.f32 	%f830, %f999, %f823, %f819;
	fma.rn.ftz.f32 	%f831, %f999, %f824, %f821;
	mul.ftz.f32 	%f1000, %f790, %f829;
	mul.ftz.f32 	%f1001, %f790, %f830;
	mul.ftz.f32 	%f1002, %f790, %f831;
	mul.ftz.f32 	%f983, %f983, 0f3EAAAAAB;
	mul.ftz.f32 	%f984, %f984, 0f3EAAAAAB;
	mul.ftz.f32 	%f985, %f985, 0f3EAAAAAB;

$L__BB0_101:
	mul.ftz.f32 	%f836, %f1001, %f1001;
	fma.rn.ftz.f32 	%f837, %f1000, %f1000, %f836;
	fma.rn.ftz.f32 	%f838, %f1002, %f1002, %f837;
	rsqrt.approx.ftz.f32 	%f839, %f838;
	mul.ftz.f32 	%f277, %f1000, %f839;
	mul.ftz.f32 	%f278, %f1001, %f839;
	mul.ftz.f32 	%f279, %f1002, %f839;
	ld.const.u32 	%r177, [params];
	setp.eq.s32 	%p85, %r177, 0;
	mov.f32 	%f1012, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1013, %f1012;
	mov.f32 	%f1014, %f1012;
	mov.f32 	%f1015, %f1012;
	@%p85 bra 	$L__BB0_103;

	cvt.u64.u32 	%rd105, %r178;
	cvta.to.global.u64 	%rd76, %rd13;
	shl.b64 	%rd77, %rd105, 4;
	add.s64 	%rd78, %rd76, %rd77;
	ld.global.v4.f32 	{%f1012, %f1013, %f1014, %f1015}, [%rd78];

$L__BB0_103:
	cvt.u64.u32 	%rd106, %r178;
	abs.ftz.f32 	%f844, %f934;
	abs.ftz.f32 	%f845, %f935;
	abs.ftz.f32 	%f846, %f936;
	setp.eq.ftz.f32 	%p86, %f846, 0f7F800000;
	setp.eq.ftz.f32 	%p87, %f845, 0f7F800000;
	setp.eq.ftz.f32 	%p88, %f844, 0f7F800000;
	setp.gtu.ftz.f32 	%p89, %f846, 0f7F800000;
	setp.gtu.ftz.f32 	%p90, %f845, 0f7F800000;
	setp.gtu.ftz.f32 	%p91, %f844, 0f7F800000;
	or.pred  	%p92, %p91, %p90;
	or.pred  	%p93, %p92, %p89;
	or.pred  	%p94, %p93, %p88;
	or.pred  	%p95, %p94, %p87;
	or.pred  	%p96, %p95, %p86;
	cvta.to.global.u64 	%rd79, %rd13;
	shl.b64 	%rd80, %rd106, 4;
	add.s64 	%rd81, %rd79, %rd80;
	selp.f32 	%f847, 0f00000000, %f934, %p96;
	selp.f32 	%f848, 0f00000000, %f935, %p96;
	selp.f32 	%f849, 0f00000000, %f936, %p96;
	selp.f32 	%f850, 0f00000000, 0f3F800000, %p96;
	add.ftz.f32 	%f851, %f850, %f1015;
	add.ftz.f32 	%f852, %f849, %f1014;
	add.ftz.f32 	%f853, %f848, %f1013;
	add.ftz.f32 	%f854, %f847, %f1012;
	st.global.v4.f32 	[%rd81], {%f854, %f853, %f852, %f851};
	ld.const.u64 	%rd14, [params+32];
	setp.eq.s64 	%p97, %rd14, 0;
	@%p97 bra 	$L__BB0_107;

	mov.f32 	%f1016, 0f00000000;
	mov.f32 	%f1017, %f1016;
	mov.f32 	%f1018, %f1016;
	mov.f32 	%f1019, %f1016;
	@%p85 bra 	$L__BB0_106;

	cvta.to.global.u64 	%rd82, %rd14;
	add.s64 	%rd84, %rd82, %rd80;
	ld.global.v4.f32 	{%f1016, %f1017, %f1018, %f862}, [%rd84];
	add.ftz.f32 	%f1019, %f862, 0f00000000;

$L__BB0_106:
	abs.ftz.f32 	%f864, %f1003;
	abs.ftz.f32 	%f865, %f1004;
	abs.ftz.f32 	%f866, %f1005;
	setp.eq.ftz.f32 	%p99, %f866, 0f7F800000;
	setp.eq.ftz.f32 	%p100, %f865, 0f7F800000;
	setp.eq.ftz.f32 	%p101, %f864, 0f7F800000;
	setp.gtu.ftz.f32 	%p102, %f866, 0f7F800000;
	setp.gtu.ftz.f32 	%p103, %f865, 0f7F800000;
	setp.gtu.ftz.f32 	%p104, %f864, 0f7F800000;
	or.pred  	%p105, %p104, %p103;
	or.pred  	%p106, %p105, %p102;
	or.pred  	%p107, %p106, %p101;
	or.pred  	%p108, %p107, %p100;
	or.pred  	%p109, %p108, %p99;
	cvta.to.global.u64 	%rd85, %rd14;
	add.s64 	%rd87, %rd85, %rd80;
	selp.f32 	%f867, 0f00000000, %f1003, %p109;
	selp.f32 	%f868, 0f00000000, %f1004, %p109;
	selp.f32 	%f869, 0f00000000, %f1005, %p109;
	add.ftz.f32 	%f870, %f869, %f1018;
	add.ftz.f32 	%f871, %f868, %f1017;
	add.ftz.f32 	%f872, %f867, %f1016;
	st.global.v4.f32 	[%rd87], {%f872, %f871, %f870, %f1019};

$L__BB0_107:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p110, %rd15, 0;
	@%p110 bra 	$L__BB0_111;

	mov.f32 	%f1020, 0f00000000;
	mov.f32 	%f1021, %f1020;
	mov.f32 	%f1022, %f1020;
	mov.f32 	%f1023, %f1020;
	@%p85 bra 	$L__BB0_110;

	cvta.to.global.u64 	%rd88, %rd15;
	add.s64 	%rd90, %rd88, %rd80;
	ld.global.v4.f32 	{%f1020, %f1021, %f1022, %f880}, [%rd90];
	add.ftz.f32 	%f1023, %f880, 0f00000000;

$L__BB0_110:
	abs.ftz.f32 	%f882, %f277;
	abs.ftz.f32 	%f883, %f278;
	abs.ftz.f32 	%f884, %f279;
	setp.eq.ftz.f32 	%p112, %f884, 0f7F800000;
	setp.eq.ftz.f32 	%p113, %f883, 0f7F800000;
	setp.eq.ftz.f32 	%p114, %f882, 0f7F800000;
	setp.gtu.ftz.f32 	%p115, %f884, 0f7F800000;
	setp.gtu.ftz.f32 	%p116, %f883, 0f7F800000;
	setp.gtu.ftz.f32 	%p117, %f882, 0f7F800000;
	or.pred  	%p118, %p117, %p116;
	or.pred  	%p119, %p118, %p115;
	or.pred  	%p120, %p119, %p114;
	or.pred  	%p121, %p120, %p113;
	or.pred  	%p122, %p121, %p112;
	cvta.to.global.u64 	%rd91, %rd15;
	add.s64 	%rd93, %rd91, %rd80;
	selp.f32 	%f885, 0f00000000, %f277, %p122;
	selp.f32 	%f886, 0f00000000, %f278, %p122;
	selp.f32 	%f887, 0f00000000, %f279, %p122;
	add.ftz.f32 	%f888, %f887, %f1022;
	add.ftz.f32 	%f889, %f886, %f1021;
	add.ftz.f32 	%f890, %f885, %f1020;
	st.global.v4.f32 	[%rd93], {%f890, %f889, %f888, %f1023};

$L__BB0_111:
	ld.const.u32 	%r827, [params+4];
	setp.eq.s32 	%p123, %r827, 0;
	@%p123 bra 	$L__BB0_113;

	not.b32 	%r828, %r184;
	add.s32 	%r829, %r182, %r828;
	mad.lo.s32 	%r830, %r829, %r181, %r183;
	ld.const.u64 	%rd94, [params+48];
	cvta.to.global.u64 	%rd95, %rd94;
	sub.ftz.f32 	%f891, %f983, %f5;
	sub.ftz.f32 	%f892, %f984, %f6;
	mul.ftz.f32 	%f893, %f892, %f892;
	fma.rn.ftz.f32 	%f894, %f891, %f891, %f893;
	sub.ftz.f32 	%f895, %f985, %f7;
	fma.rn.ftz.f32 	%f896, %f895, %f895, %f894;
	mul.wide.u32 	%rd96, %r830, 16;
	add.s64 	%rd97, %rd95, %rd96;
	sqrt.approx.ftz.f32 	%f897, %f896;
	st.global.v4.f32 	[%rd97], {%f983, %f984, %f985, %f897};
	ld.const.u64 	%rd98, [params+56];
	cvta.to.global.u64 	%rd99, %rd98;
	mul.wide.u32 	%rd100, %r830, 8;
	add.s64 	%rd101, %rd99, %rd100;
	st.global.v2.u32 	[%rd101], {%r869, %r870};

$L__BB0_113:
	ret;

}

