               ramulator.active_cycles_0           129039582                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           129039582                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           523952043                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            4.029211                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           129039582                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           129486678                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           523952043                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            4.029211                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0            86534922                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            86534922                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0           130733401                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            1.005345                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            29630766                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            29630766                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            32680974                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.251318                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            29602082                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            29602082                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            32649004                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.251072                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            29620945                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            29620945                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            32710420                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.251544                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            29627991                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            29627991                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            32693003                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.251410                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            86706682                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            86706682                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1           131167649                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            1.008684                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            29719436                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            29719436                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            32823237                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.252412                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            29644459                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            29644459                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            32724151                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.251650                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            29654752                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            29654752                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            32759986                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.251926                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            29729419                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            29729419                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            32860275                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.252697                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            86653709                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            86653709                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2           131001680                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            1.007408                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            29733533                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            29733533                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            32839295                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.252535                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            29602762                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            29602762                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            32687069                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.251365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            29664447                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            29664447                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            32747232                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.251827                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            29632186                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            29632186                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            32728083                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.251680                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3            86595227                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            86595227                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3           131049225                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            1.007773                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            29671572                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            29671572                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            32789208                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.252150                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            29622887                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            29622887                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            32724699                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.251654                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            29655831                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            29655831                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            32766131                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.251973                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            29656618                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            29656618                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            32769179                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.251996                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           323657472                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           323657216                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             1237947                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              801549                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             8074796                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core              180235                                      # Number of row hits for read requests per channel per core
                                     [0]            180235.0                                      # 
ramulator.read_row_misses_channel_0_core              729362                                      # Number of row misses for read requests per channel per core
                                     [0]            729362.0                                      # 
ramulator.read_row_conflicts_channel_0_core             4147551                                      # Number of row conflicts for read requests per channel per core
                                     [0]           4147551.0                                      # 
 ramulator.write_row_hits_channel_0_core             1057712                                      # Number of row hits for write requests per channel per core
                                     [0]           1057712.0                                      # 
ramulator.write_row_misses_channel_0_core               72187                                      # Number of row misses for write requests per channel per core
                                     [0]             72187.0                                      # 
ramulator.write_row_conflicts_channel_0_core             3927245                                      # Number of row conflicts for write requests per channel per core
                                     [0]           3927245.0                                      # 
      ramulator.useless_activates_0_core              154430                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           79.555004                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           402321508                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            8.173227                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          1062833160                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            2.239434                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           291212425                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            5.933792                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           771620735                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits            180235.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]            180235.0                                      # 
            ramulator.record_read_misses            729362.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            729362.0                                      # 
         ramulator.record_read_conflicts           4147551.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           4147551.0                                      # 
             ramulator.record_write_hits           1057712.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]           1057712.0                                      # 
           ramulator.record_write_misses             72187.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             72187.0                                      # 
        ramulator.record_write_conflicts           3927245.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           3927245.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           130038376                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            10114298                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             5057149                                      # Number of incoming read requests to DRAM per core
                                     [0]           5057149.0                                      # 
                ramulator.write_requests             5057149                                      # Number of incoming write requests to DRAM per core
                                     [0]           5057149.0                                      # 
       ramulator.ramulator_active_cycles           129039582                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          10114298.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          10114298.0                                      # 
ramulator.incoming_read_reqs_per_channel           5057149.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           5057149.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          1062833160                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           291212425                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           771620735                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            8.173227                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            2.239434                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            5.933792                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           5057149.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           5057149.0                                      # 
         ramulator.record_write_requests           5057149.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           5057149.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           346769002                                      # cpu cycle number
            ramulator.record_cycs_core_0           346769002                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           128903335                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000003                                      # cpu instruction number
