Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 496fe5778e4d4c1e9d79dabd2e6ff3c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_Processor_tb_func_synth xil_defaultlib.MIPS_Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk> does not exist in entity <MIPS_Processor>.  Please compare the definition of block <MIPS_Processor> to its component declaration and its instantion to detect the mismatch. [D:/malho/Project1/LabProject/Project1/Project1.srcs/sim_1/new/MIPS_Processor_tb.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_processor_tb in library work failed.
