<module name="PRU_ICSSG0_PR1_ICSS_INTC_INTC_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_REVISION_REG" acronym="ICSSG_REVISION_REG" offset="0x0" width="32" description="Revision Register">
    <bitfield id="REV_SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="REV_MODULE" width="12" begin="27" end="16" resetval="0xE82" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REV_RTL" width="5" begin="15" end="11" resetval="0x15" description="RTL revisions" range="" rwaccess="R"/>
    <bitfield id="REV_MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="REV_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="" rwaccess="R"/>
    <bitfield id="REV_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CONTROL_REG" acronym="ICSSG_CONTROL_REG" offset="0x4" width="32" description="Control Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRIORITY_HOLD_MODE" width="1" begin="4" end="4" resetval="0x0" description="Priority Holding Mode" range="" rwaccess="RW"/>
    <bitfield id="NEST_MODE" width="2" begin="3" end="2" resetval="0x0" description="Nesting Mode" range="" rwaccess="RW"/>
    <bitfield id="WAKEUP_MODE" width="1" begin="1" end="1" resetval="0x0" description="Wakeup mode enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_GLOBAL_ENABLE_HINT_REG" acronym="ICSSG_GLOBAL_ENABLE_HINT_REG" offset="0x10" width="32" description="Global Host Int Enable Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_ANY" width="1" begin="0" end="0" resetval="0x0" description="Global Enable for all Host Ints" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_GLB_NEST_LEVEL_REG" acronym="ICSSG_GLB_NEST_LEVEL_REG" offset="0x1C" width="32" description="Global Nesting Level Register">
    <bitfield id="GLB_NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Global Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="GLB_NEST_LEVEL" width="9" begin="8" end="0" resetval="0x100" description="Global Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_STATUS_SET_INDEX_REG" acronym="ICSSG_STATUS_SET_INDEX_REG" offset="0x20" width="32" description="Status Set Index Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="STATUS_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Status Set Index Register (write index to set status of)" range="" rwaccess="W"/>
  </register>
  <register id="ICSSG_STATUS_CLR_INDEX_REG" acronym="ICSSG_STATUS_CLR_INDEX_REG" offset="0x24" width="32" description="Status Clear Index Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="STATUS_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Status Clear Index Register (write index to clear status of)" range="" rwaccess="W"/>
  </register>
  <register id="ICSSG_ENABLE_SET_INDEX_REG" acronym="ICSSG_ENABLE_SET_INDEX_REG" offset="0x28" width="32" description="Enable Set Index Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="ENABLE_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Enable Set Index Register (write index to set enable of)" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_ENABLE_CLR_INDEX_REG" acronym="ICSSG_ENABLE_CLR_INDEX_REG" offset="0x2C" width="32" description="Enable Clear Index Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="ENABLE_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Enable Clear Index Register (write index to clear enable of)" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_HINT_ENABLE_SET_INDEX_REG" acronym="ICSSG_HINT_ENABLE_SET_INDEX_REG" offset="0x34" width="32" description="Host Int Enable Set Index Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="HINT_ENABLE_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Enable set for Host Interrupts" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_HINT_ENABLE_CLR_INDEX_REG" acronym="ICSSG_HINT_ENABLE_CLR_INDEX_REG" offset="0x38" width="32" description="Host Int Enable Clear Index Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="HINT_ENABLE_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Enable clear for Host Interrupts" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_GLB_PRI_INTR_REG" acronym="ICSSG_GLB_PRI_INTR_REG" offset="0x80" width="32" description="Global Prioritized Interrupt Register">
    <bitfield id="GLB_NONE" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="GLB_PRI_INTR" width="10" begin="9" end="0" resetval="0x0" description="Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_RAW_STATUS_REG0" acronym="ICSSG_RAW_STATUS_REG0" offset="0x200" width="32" description="Raw Status Register 0">
    <bitfield id="RAW_STATUS_31" width="1" begin="31" end="31" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[31]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_30" width="1" begin="30" end="30" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[30]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_29" width="1" begin="29" end="29" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[29]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_28" width="1" begin="28" end="28" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[28]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_27" width="1" begin="27" end="27" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[27]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_26" width="1" begin="26" end="26" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[26]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_25" width="1" begin="25" end="25" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[25]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_24" width="1" begin="24" end="24" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[24]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_23" width="1" begin="23" end="23" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[23]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_22" width="1" begin="22" end="22" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[22]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_21" width="1" begin="21" end="21" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[21]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_20" width="1" begin="20" end="20" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[20]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_19" width="1" begin="19" end="19" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[19]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_18" width="1" begin="18" end="18" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[18]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_17" width="1" begin="17" end="17" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[17]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_16" width="1" begin="16" end="16" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[16]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_15" width="1" begin="15" end="15" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[15]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_14" width="1" begin="14" end="14" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[14]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_13" width="1" begin="13" end="13" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[13]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_12" width="1" begin="12" end="12" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[12]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_11" width="1" begin="11" end="11" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[11]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_10" width="1" begin="10" end="10" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[10]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_9" width="1" begin="9" end="9" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[9]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_8" width="1" begin="8" end="8" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[8]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_7" width="1" begin="7" end="7" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[7]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_6" width="1" begin="6" end="6" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[6]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_5" width="1" begin="5" end="5" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[5]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_4" width="1" begin="4" end="4" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[4]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_3" width="1" begin="3" end="3" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[3]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_2" width="1" begin="2" end="2" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[2]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_1" width="1" begin="1" end="1" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[1]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_0" width="1" begin="0" end="0" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[0]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_RAW_STATUS_REG1" acronym="ICSSG_RAW_STATUS_REG1" offset="0x204" width="32" description="Raw Status Register 1">
    <bitfield id="RAW_STATUS_63" width="1" begin="31" end="31" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[63]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_62" width="1" begin="30" end="30" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[62]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_61" width="1" begin="29" end="29" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[61]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_60" width="1" begin="28" end="28" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[60]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_59" width="1" begin="27" end="27" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[59]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_58" width="1" begin="26" end="26" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[58]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_57" width="1" begin="25" end="25" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[57]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_56" width="1" begin="24" end="24" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[56]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_55" width="1" begin="23" end="23" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[55]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_54" width="1" begin="22" end="22" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[54]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_53" width="1" begin="21" end="21" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[53]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_52" width="1" begin="20" end="20" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[52]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_51" width="1" begin="19" end="19" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[51]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_50" width="1" begin="18" end="18" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[50]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_49" width="1" begin="17" end="17" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[49]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_48" width="1" begin="16" end="16" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[48]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_47" width="1" begin="15" end="15" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[47]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_46" width="1" begin="14" end="14" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[46]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_45" width="1" begin="13" end="13" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[45]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_44" width="1" begin="12" end="12" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[44]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_43" width="1" begin="11" end="11" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[43]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_42" width="1" begin="10" end="10" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[42]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_41" width="1" begin="9" end="9" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[41]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_40" width="1" begin="8" end="8" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[40]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_39" width="1" begin="7" end="7" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[39]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_38" width="1" begin="6" end="6" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[38]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_37" width="1" begin="5" end="5" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[37]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_36" width="1" begin="4" end="4" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[36]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_35" width="1" begin="3" end="3" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[35]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_34" width="1" begin="2" end="2" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[34]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_33" width="1" begin="1" end="1" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[33]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_32" width="1" begin="0" end="0" resetval="0x0" description="Raw Status (write 1 to set) for intr_in[32]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_RAW_STATUS_REG2" acronym="ICSSG_RAW_STATUS_REG2" offset="0x208" width="32" description="Raw Status Register 2">
    <bitfield id="RAW_STATUS_95" width="1" begin="31" end="31" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[31]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_94" width="1" begin="30" end="30" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[30]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_93" width="1" begin="29" end="29" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[29]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_92" width="1" begin="28" end="28" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[28]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_91" width="1" begin="27" end="27" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[27]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_90" width="1" begin="26" end="26" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[26]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_89" width="1" begin="25" end="25" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[25]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_88" width="1" begin="24" end="24" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[24]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_87" width="1" begin="23" end="23" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[23]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_86" width="1" begin="22" end="22" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[22]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_85" width="1" begin="21" end="21" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[21]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_84" width="1" begin="20" end="20" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[20]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_83" width="1" begin="19" end="19" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[19]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_82" width="1" begin="18" end="18" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[18]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_81" width="1" begin="17" end="17" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[17]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_80" width="1" begin="16" end="16" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[16]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_79" width="1" begin="15" end="15" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[15]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_78" width="1" begin="14" end="14" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[14]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_77" width="1" begin="13" end="13" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[13]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_76" width="1" begin="12" end="12" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[12]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_75" width="1" begin="11" end="11" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[11]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_74" width="1" begin="10" end="10" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[10]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_73" width="1" begin="9" end="9" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[9]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_72" width="1" begin="8" end="8" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[8]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_71" width="1" begin="7" end="7" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[7]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_70" width="1" begin="6" end="6" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[6]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_69" width="1" begin="5" end="5" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[5]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_68" width="1" begin="4" end="4" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[4]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_67" width="1" begin="3" end="3" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[3]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_66" width="1" begin="2" end="2" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[2]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_65" width="1" begin="1" end="1" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[1]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_64" width="1" begin="0" end="0" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[0]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_RAW_STATUS_REG3" acronym="ICSSG_RAW_STATUS_REG3" offset="0x20C" width="32" description="Raw Status Register 3">
    <bitfield id="RAW_STATUS_127" width="1" begin="31" end="31" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[63]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_126" width="1" begin="30" end="30" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[62]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_125" width="1" begin="29" end="29" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[61]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_124" width="1" begin="28" end="28" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[60]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_123" width="1" begin="27" end="27" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[59]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_122" width="1" begin="26" end="26" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[58]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_121" width="1" begin="25" end="25" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[57]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_120" width="1" begin="24" end="24" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[56]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_119" width="1" begin="23" end="23" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[55]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_118" width="1" begin="22" end="22" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[54]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_117" width="1" begin="21" end="21" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[53]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_116" width="1" begin="20" end="20" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[52]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_115" width="1" begin="19" end="19" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[51]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_114" width="1" begin="18" end="18" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[50]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_113" width="1" begin="17" end="17" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[49]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_112" width="1" begin="16" end="16" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[48]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_111" width="1" begin="15" end="15" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[47]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_110" width="1" begin="14" end="14" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[46]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_109" width="1" begin="13" end="13" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[45]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_108" width="1" begin="12" end="12" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[44]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_107" width="1" begin="11" end="11" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[43]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_106" width="1" begin="10" end="10" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[42]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_105" width="1" begin="9" end="9" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[41]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_104" width="1" begin="8" end="8" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[40]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_103" width="1" begin="7" end="7" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[39]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_102" width="1" begin="6" end="6" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[38]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_101" width="1" begin="5" end="5" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[37]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_100" width="1" begin="4" end="4" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[36]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_99" width="1" begin="3" end="3" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[35]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_98" width="1" begin="2" end="2" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[34]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_97" width="1" begin="1" end="1" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[33]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_96" width="1" begin="0" end="0" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[32]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_RAW_STATUS_REG4" acronym="ICSSG_RAW_STATUS_REG4" offset="0x210" width="32" description="Raw Status Register 4">
    <bitfield id="RAW_STATUS_159" width="1" begin="31" end="31" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[95]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_158" width="1" begin="30" end="30" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[94]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_157" width="1" begin="29" end="29" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[93]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_156" width="1" begin="28" end="28" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[92]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_155" width="1" begin="27" end="27" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[91]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_154" width="1" begin="26" end="26" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[90]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_153" width="1" begin="25" end="25" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[89]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_152" width="1" begin="24" end="24" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[88]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_151" width="1" begin="23" end="23" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[87]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_150" width="1" begin="22" end="22" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[86]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_149" width="1" begin="21" end="21" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[85]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_148" width="1" begin="20" end="20" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[84]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_147" width="1" begin="19" end="19" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[83]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_146" width="1" begin="18" end="18" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[82]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_145" width="1" begin="17" end="17" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[81]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_144" width="1" begin="16" end="16" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[80]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_143" width="1" begin="15" end="15" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[79]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_142" width="1" begin="14" end="14" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[78]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_141" width="1" begin="13" end="13" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[77]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_140" width="1" begin="12" end="12" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[76]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_139" width="1" begin="11" end="11" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[75]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_138" width="1" begin="10" end="10" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[74]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_137" width="1" begin="9" end="9" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[73]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_136" width="1" begin="8" end="8" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[72]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_135" width="1" begin="7" end="7" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[71]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_134" width="1" begin="6" end="6" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[70]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_133" width="1" begin="5" end="5" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[69]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_132" width="1" begin="4" end="4" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[68]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_131" width="1" begin="3" end="3" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[67]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_130" width="1" begin="2" end="2" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[66]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_129" width="1" begin="1" end="1" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[65]" range="" rwaccess="W1S"/>
    <bitfield id="RAW_STATUS_128" width="1" begin="0" end="0" resetval="0x0" description="Raw Status (write 1 to set) for slv_events_in[64]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_ENA_STATUS_REG0" acronym="ICSSG_ENA_STATUS_REG0" offset="0x280" width="32" description="Enabled Status Register 0">
    <bitfield id="ENA_STATUS_31" width="1" begin="31" end="31" resetval="0x0" description="Enabled Status for intr_in[31]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_30" width="1" begin="30" end="30" resetval="0x0" description="Enabled Status for intr_in[30]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_29" width="1" begin="29" end="29" resetval="0x0" description="Enabled Status for intr_in[29]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_28" width="1" begin="28" end="28" resetval="0x0" description="Enabled Status for intr_in[28]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_27" width="1" begin="27" end="27" resetval="0x0" description="Enabled Status for intr_in[27]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_26" width="1" begin="26" end="26" resetval="0x0" description="Enabled Status for intr_in[26]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_25" width="1" begin="25" end="25" resetval="0x0" description="Enabled Status for intr_in[25]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_24" width="1" begin="24" end="24" resetval="0x0" description="Enabled Status for intr_in[24]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_23" width="1" begin="23" end="23" resetval="0x0" description="Enabled Status for intr_in[23]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_22" width="1" begin="22" end="22" resetval="0x0" description="Enabled Status for intr_in[22]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_21" width="1" begin="21" end="21" resetval="0x0" description="Enabled Status for intr_in[21]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_20" width="1" begin="20" end="20" resetval="0x0" description="Enabled Status for intr_in[20]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_19" width="1" begin="19" end="19" resetval="0x0" description="Enabled Status for intr_in[19]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_18" width="1" begin="18" end="18" resetval="0x0" description="Enabled Status for intr_in[18]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_17" width="1" begin="17" end="17" resetval="0x0" description="Enabled Status for intr_in[17]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_16" width="1" begin="16" end="16" resetval="0x0" description="Enabled Status for intr_in[16]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_15" width="1" begin="15" end="15" resetval="0x0" description="Enabled Status for intr_in[15]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_14" width="1" begin="14" end="14" resetval="0x0" description="Enabled Status for intr_in[14]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_13" width="1" begin="13" end="13" resetval="0x0" description="Enabled Status for intr_in[13]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_12" width="1" begin="12" end="12" resetval="0x0" description="Enabled Status for intr_in[12]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_11" width="1" begin="11" end="11" resetval="0x0" description="Enabled Status for intr_in[11]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_10" width="1" begin="10" end="10" resetval="0x0" description="Enabled Status for intr_in[10]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_9" width="1" begin="9" end="9" resetval="0x0" description="Enabled Status for intr_in[9]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_8" width="1" begin="8" end="8" resetval="0x0" description="Enabled Status for intr_in[8]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_7" width="1" begin="7" end="7" resetval="0x0" description="Enabled Status for intr_in[7]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_6" width="1" begin="6" end="6" resetval="0x0" description="Enabled Status for intr_in[6]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_5" width="1" begin="5" end="5" resetval="0x0" description="Enabled Status for intr_in[5]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_4" width="1" begin="4" end="4" resetval="0x0" description="Enabled Status for intr_in[4]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_3" width="1" begin="3" end="3" resetval="0x0" description="Enabled Status for intr_in[3]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_2" width="1" begin="2" end="2" resetval="0x0" description="Enabled Status for intr_in[2]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_1" width="1" begin="1" end="1" resetval="0x0" description="Enabled Status for intr_in[1]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_0" width="1" begin="0" end="0" resetval="0x0" description="Enabled Status for intr_in[0]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENA_STATUS_REG1" acronym="ICSSG_ENA_STATUS_REG1" offset="0x284" width="32" description="Enabled Status Register 1">
    <bitfield id="ENA_STATUS_63" width="1" begin="31" end="31" resetval="0x0" description="Enabled Status for intr_in[63]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_62" width="1" begin="30" end="30" resetval="0x0" description="Enabled Status for intr_in[62]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_61" width="1" begin="29" end="29" resetval="0x0" description="Enabled Status for intr_in[61]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_60" width="1" begin="28" end="28" resetval="0x0" description="Enabled Status for intr_in[60]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_59" width="1" begin="27" end="27" resetval="0x0" description="Enabled Status for intr_in[59]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_58" width="1" begin="26" end="26" resetval="0x0" description="Enabled Status for intr_in[58]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_57" width="1" begin="25" end="25" resetval="0x0" description="Enabled Status for intr_in[57]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_56" width="1" begin="24" end="24" resetval="0x0" description="Enabled Status for intr_in[56]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_55" width="1" begin="23" end="23" resetval="0x0" description="Enabled Status for intr_in[55]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_54" width="1" begin="22" end="22" resetval="0x0" description="Enabled Status for intr_in[54]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_53" width="1" begin="21" end="21" resetval="0x0" description="Enabled Status for intr_in[53]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_52" width="1" begin="20" end="20" resetval="0x0" description="Enabled Status for intr_in[52]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_51" width="1" begin="19" end="19" resetval="0x0" description="Enabled Status for intr_in[51]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_50" width="1" begin="18" end="18" resetval="0x0" description="Enabled Status for intr_in[50]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_49" width="1" begin="17" end="17" resetval="0x0" description="Enabled Status for intr_in[49]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_48" width="1" begin="16" end="16" resetval="0x0" description="Enabled Status for intr_in[48]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_47" width="1" begin="15" end="15" resetval="0x0" description="Enabled Status for intr_in[47]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_46" width="1" begin="14" end="14" resetval="0x0" description="Enabled Status for intr_in[46]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_45" width="1" begin="13" end="13" resetval="0x0" description="Enabled Status for intr_in[45]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_44" width="1" begin="12" end="12" resetval="0x0" description="Enabled Status for intr_in[44]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_43" width="1" begin="11" end="11" resetval="0x0" description="Enabled Status for intr_in[43]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_42" width="1" begin="10" end="10" resetval="0x0" description="Enabled Status for intr_in[42]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_41" width="1" begin="9" end="9" resetval="0x0" description="Enabled Status for intr_in[41]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_40" width="1" begin="8" end="8" resetval="0x0" description="Enabled Status for intr_in[40]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_39" width="1" begin="7" end="7" resetval="0x0" description="Enabled Status for intr_in[39]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_38" width="1" begin="6" end="6" resetval="0x0" description="Enabled Status for intr_in[38]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_37" width="1" begin="5" end="5" resetval="0x0" description="Enabled Status for intr_in[37]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_36" width="1" begin="4" end="4" resetval="0x0" description="Enabled Status for intr_in[36]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_35" width="1" begin="3" end="3" resetval="0x0" description="Enabled Status for intr_in[35]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_34" width="1" begin="2" end="2" resetval="0x0" description="Enabled Status for intr_in[34]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_33" width="1" begin="1" end="1" resetval="0x0" description="Enabled Status for intr_in[33]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_32" width="1" begin="0" end="0" resetval="0x0" description="Enabled Status for intr_in[32]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENA_STATUS_REG2" acronym="ICSSG_ENA_STATUS_REG2" offset="0x288" width="32" description="Enabled Status Register 2">
    <bitfield id="ENA_STATUS_95" width="1" begin="31" end="31" resetval="0x0" description="Enabled Status for slv_events_in[31]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_94" width="1" begin="30" end="30" resetval="0x0" description="Enabled Status for slv_events_in[30]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_93" width="1" begin="29" end="29" resetval="0x0" description="Enabled Status for slv_events_in[29]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_92" width="1" begin="28" end="28" resetval="0x0" description="Enabled Status for slv_events_in[28]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_91" width="1" begin="27" end="27" resetval="0x0" description="Enabled Status for slv_events_in[27]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_90" width="1" begin="26" end="26" resetval="0x0" description="Enabled Status for slv_events_in[26]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_89" width="1" begin="25" end="25" resetval="0x0" description="Enabled Status for slv_events_in[25]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_88" width="1" begin="24" end="24" resetval="0x0" description="Enabled Status for slv_events_in[24]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_87" width="1" begin="23" end="23" resetval="0x0" description="Enabled Status for slv_events_in[23]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_86" width="1" begin="22" end="22" resetval="0x0" description="Enabled Status for slv_events_in[22]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_85" width="1" begin="21" end="21" resetval="0x0" description="Enabled Status for slv_events_in[21]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_84" width="1" begin="20" end="20" resetval="0x0" description="Enabled Status for slv_events_in[20]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_83" width="1" begin="19" end="19" resetval="0x0" description="Enabled Status for slv_events_in[19]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_82" width="1" begin="18" end="18" resetval="0x0" description="Enabled Status for slv_events_in[18]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_81" width="1" begin="17" end="17" resetval="0x0" description="Enabled Status for slv_events_in[17]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_80" width="1" begin="16" end="16" resetval="0x0" description="Enabled Status for slv_events_in[16]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_79" width="1" begin="15" end="15" resetval="0x0" description="Enabled Status for slv_events_in[15]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_78" width="1" begin="14" end="14" resetval="0x0" description="Enabled Status for slv_events_in[14]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_77" width="1" begin="13" end="13" resetval="0x0" description="Enabled Status for slv_events_in[13]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_76" width="1" begin="12" end="12" resetval="0x0" description="Enabled Status for slv_events_in[12]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_75" width="1" begin="11" end="11" resetval="0x0" description="Enabled Status for slv_events_in[11]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_74" width="1" begin="10" end="10" resetval="0x0" description="Enabled Status for slv_events_in[10]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_73" width="1" begin="9" end="9" resetval="0x0" description="Enabled Status for slv_events_in[9]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_72" width="1" begin="8" end="8" resetval="0x0" description="Enabled Status for slv_events_in[8]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_71" width="1" begin="7" end="7" resetval="0x0" description="Enabled Status for slv_events_in[7]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_70" width="1" begin="6" end="6" resetval="0x0" description="Enabled Status for slv_events_in[6]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_69" width="1" begin="5" end="5" resetval="0x0" description="Enabled Status for slv_events_in[5]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_68" width="1" begin="4" end="4" resetval="0x0" description="Enabled Status for slv_events_in[4]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_67" width="1" begin="3" end="3" resetval="0x0" description="Enabled Status for slv_events_in[3]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_66" width="1" begin="2" end="2" resetval="0x0" description="Enabled Status for slv_events_in[2]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_65" width="1" begin="1" end="1" resetval="0x0" description="Enabled Status for slv_events_in[1]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_64" width="1" begin="0" end="0" resetval="0x0" description="Enabled Status for slv_events_in[0]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENA_STATUS_REG3" acronym="ICSSG_ENA_STATUS_REG3" offset="0x28C" width="32" description="Enabled Status Register 3">
    <bitfield id="ENA_STATUS_127" width="1" begin="31" end="31" resetval="0x0" description="Enabled Status for slv_events_in[63]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_126" width="1" begin="30" end="30" resetval="0x0" description="Enabled Status for slv_events_in[62]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_125" width="1" begin="29" end="29" resetval="0x0" description="Enabled Status for slv_events_in[61]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_124" width="1" begin="28" end="28" resetval="0x0" description="Enabled Status for slv_events_in[60]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_123" width="1" begin="27" end="27" resetval="0x0" description="Enabled Status for slv_events_in[59]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_122" width="1" begin="26" end="26" resetval="0x0" description="Enabled Status for slv_events_in[58]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_121" width="1" begin="25" end="25" resetval="0x0" description="Enabled Status for slv_events_in[57]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_120" width="1" begin="24" end="24" resetval="0x0" description="Enabled Status for slv_events_in[56]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_119" width="1" begin="23" end="23" resetval="0x0" description="Enabled Status for slv_events_in[55]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_118" width="1" begin="22" end="22" resetval="0x0" description="Enabled Status for slv_events_in[54]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_117" width="1" begin="21" end="21" resetval="0x0" description="Enabled Status for slv_events_in[53]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_116" width="1" begin="20" end="20" resetval="0x0" description="Enabled Status for slv_events_in[52]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_115" width="1" begin="19" end="19" resetval="0x0" description="Enabled Status for slv_events_in[51]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_114" width="1" begin="18" end="18" resetval="0x0" description="Enabled Status for slv_events_in[50]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_113" width="1" begin="17" end="17" resetval="0x0" description="Enabled Status for slv_events_in[49]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_112" width="1" begin="16" end="16" resetval="0x0" description="Enabled Status for slv_events_in[48]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_111" width="1" begin="15" end="15" resetval="0x0" description="Enabled Status for slv_events_in[47]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_110" width="1" begin="14" end="14" resetval="0x0" description="Enabled Status for slv_events_in[46]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_109" width="1" begin="13" end="13" resetval="0x0" description="Enabled Status for slv_events_in[45]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_108" width="1" begin="12" end="12" resetval="0x0" description="Enabled Status for slv_events_in[44]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_107" width="1" begin="11" end="11" resetval="0x0" description="Enabled Status for slv_events_in[43]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_106" width="1" begin="10" end="10" resetval="0x0" description="Enabled Status for slv_events_in[42]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_105" width="1" begin="9" end="9" resetval="0x0" description="Enabled Status for slv_events_in[41]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_104" width="1" begin="8" end="8" resetval="0x0" description="Enabled Status for slv_events_in[40]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_103" width="1" begin="7" end="7" resetval="0x0" description="Enabled Status for slv_events_in[39]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_102" width="1" begin="6" end="6" resetval="0x0" description="Enabled Status for slv_events_in[38]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_101" width="1" begin="5" end="5" resetval="0x0" description="Enabled Status for slv_events_in[37]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_100" width="1" begin="4" end="4" resetval="0x0" description="Enabled Status for slv_events_in[36]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_99" width="1" begin="3" end="3" resetval="0x0" description="Enabled Status for slv_events_in[35]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_98" width="1" begin="2" end="2" resetval="0x0" description="Enabled Status for slv_events_in[34]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_97" width="1" begin="1" end="1" resetval="0x0" description="Enabled Status for slv_events_in[33]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_96" width="1" begin="0" end="0" resetval="0x0" description="Enabled Status for slv_events_in[32]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENA_STATUS_REG4" acronym="ICSSG_ENA_STATUS_REG4" offset="0x290" width="32" description="Enabled Status Register 4">
    <bitfield id="ENA_STATUS_159" width="1" begin="31" end="31" resetval="0x0" description="Enabled Status for slv_events_in[95]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_158" width="1" begin="30" end="30" resetval="0x0" description="Enabled Status for slv_events_in[94]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_157" width="1" begin="29" end="29" resetval="0x0" description="Enabled Status for slv_events_in[93]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_156" width="1" begin="28" end="28" resetval="0x0" description="Enabled Status for slv_events_in[92]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_155" width="1" begin="27" end="27" resetval="0x0" description="Enabled Status for slv_events_in[91]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_154" width="1" begin="26" end="26" resetval="0x0" description="Enabled Status for slv_events_in[90]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_153" width="1" begin="25" end="25" resetval="0x0" description="Enabled Status for slv_events_in[89]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_152" width="1" begin="24" end="24" resetval="0x0" description="Enabled Status for slv_events_in[88]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_151" width="1" begin="23" end="23" resetval="0x0" description="Enabled Status for slv_events_in[87]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_150" width="1" begin="22" end="22" resetval="0x0" description="Enabled Status for slv_events_in[86]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_149" width="1" begin="21" end="21" resetval="0x0" description="Enabled Status for slv_events_in[85]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_148" width="1" begin="20" end="20" resetval="0x0" description="Enabled Status for slv_events_in[84]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_147" width="1" begin="19" end="19" resetval="0x0" description="Enabled Status for slv_events_in[83]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_146" width="1" begin="18" end="18" resetval="0x0" description="Enabled Status for slv_events_in[82]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_145" width="1" begin="17" end="17" resetval="0x0" description="Enabled Status for slv_events_in[81]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_144" width="1" begin="16" end="16" resetval="0x0" description="Enabled Status for slv_events_in[80]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_143" width="1" begin="15" end="15" resetval="0x0" description="Enabled Status for slv_events_in[79]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_142" width="1" begin="14" end="14" resetval="0x0" description="Enabled Status for slv_events_in[78]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_141" width="1" begin="13" end="13" resetval="0x0" description="Enabled Status for slv_events_in[77]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_140" width="1" begin="12" end="12" resetval="0x0" description="Enabled Status for slv_events_in[76]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_139" width="1" begin="11" end="11" resetval="0x0" description="Enabled Status for slv_events_in[75]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_138" width="1" begin="10" end="10" resetval="0x0" description="Enabled Status for slv_events_in[74]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_137" width="1" begin="9" end="9" resetval="0x0" description="Enabled Status for slv_events_in[73]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_136" width="1" begin="8" end="8" resetval="0x0" description="Enabled Status for slv_events_in[72]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_135" width="1" begin="7" end="7" resetval="0x0" description="Enabled Status for slv_events_in[71]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_134" width="1" begin="6" end="6" resetval="0x0" description="Enabled Status for slv_events_in[70]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_133" width="1" begin="5" end="5" resetval="0x0" description="Enabled Status for slv_events_in[69]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_132" width="1" begin="4" end="4" resetval="0x0" description="Enabled Status for slv_events_in[68]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_131" width="1" begin="3" end="3" resetval="0x0" description="Enabled Status for slv_events_in[67]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_130" width="1" begin="2" end="2" resetval="0x0" description="Enabled Status for slv_events_in[66]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_129" width="1" begin="1" end="1" resetval="0x0" description="Enabled Status for slv_events_in[65]" range="" rwaccess="W1C"/>
    <bitfield id="ENA_STATUS_128" width="1" begin="0" end="0" resetval="0x0" description="Enabled Status for slv_events_in[64]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENABLE_REG0" acronym="ICSSG_ENABLE_REG0" offset="0x300" width="32" description="Enable Register 0">
    <bitfield id="ENABLE_31" width="1" begin="31" end="31" resetval="0x0" description="Enable (set) for intr_in[31]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_30" width="1" begin="30" end="30" resetval="0x0" description="Enable (set) for intr_in[30]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_29" width="1" begin="29" end="29" resetval="0x0" description="Enable (set) for intr_in[29]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_28" width="1" begin="28" end="28" resetval="0x0" description="Enable (set) for intr_in[28]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_27" width="1" begin="27" end="27" resetval="0x0" description="Enable (set) for intr_in[27]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_26" width="1" begin="26" end="26" resetval="0x0" description="Enable (set) for intr_in[26]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_25" width="1" begin="25" end="25" resetval="0x0" description="Enable (set) for intr_in[25]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_24" width="1" begin="24" end="24" resetval="0x0" description="Enable (set) for intr_in[24]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_23" width="1" begin="23" end="23" resetval="0x0" description="Enable (set) for intr_in[23]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_22" width="1" begin="22" end="22" resetval="0x0" description="Enable (set) for intr_in[22]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_21" width="1" begin="21" end="21" resetval="0x0" description="Enable (set) for intr_in[21]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_20" width="1" begin="20" end="20" resetval="0x0" description="Enable (set) for intr_in[20]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_19" width="1" begin="19" end="19" resetval="0x0" description="Enable (set) for intr_in[19]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_18" width="1" begin="18" end="18" resetval="0x0" description="Enable (set) for intr_in[18]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_17" width="1" begin="17" end="17" resetval="0x0" description="Enable (set) for intr_in[17]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_16" width="1" begin="16" end="16" resetval="0x0" description="Enable (set) for intr_in[16]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_15" width="1" begin="15" end="15" resetval="0x0" description="Enable (set) for intr_in[15]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_14" width="1" begin="14" end="14" resetval="0x0" description="Enable (set) for intr_in[14]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_13" width="1" begin="13" end="13" resetval="0x0" description="Enable (set) for intr_in[13]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_12" width="1" begin="12" end="12" resetval="0x0" description="Enable (set) for intr_in[12]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_11" width="1" begin="11" end="11" resetval="0x0" description="Enable (set) for intr_in[11]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_10" width="1" begin="10" end="10" resetval="0x0" description="Enable (set) for intr_in[10]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_9" width="1" begin="9" end="9" resetval="0x0" description="Enable (set) for intr_in[9]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_8" width="1" begin="8" end="8" resetval="0x0" description="Enable (set) for intr_in[8]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_7" width="1" begin="7" end="7" resetval="0x0" description="Enable (set) for intr_in[7]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_6" width="1" begin="6" end="6" resetval="0x0" description="Enable (set) for intr_in[6]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_5" width="1" begin="5" end="5" resetval="0x0" description="Enable (set) for intr_in[5]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_4" width="1" begin="4" end="4" resetval="0x0" description="Enable (set) for intr_in[4]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_3" width="1" begin="3" end="3" resetval="0x0" description="Enable (set) for intr_in[3]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_2" width="1" begin="2" end="2" resetval="0x0" description="Enable (set) for intr_in[2]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_1" width="1" begin="1" end="1" resetval="0x0" description="Enable (set) for intr_in[1]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable (set) for intr_in[0]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_ENABLE_REG1" acronym="ICSSG_ENABLE_REG1" offset="0x304" width="32" description="Enable Register 1">
    <bitfield id="ENABLE_63" width="1" begin="31" end="31" resetval="0x0" description="Enable (set) for intr_in[63]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_62" width="1" begin="30" end="30" resetval="0x0" description="Enable (set) for intr_in[62]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_61" width="1" begin="29" end="29" resetval="0x0" description="Enable (set) for intr_in[61]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_60" width="1" begin="28" end="28" resetval="0x0" description="Enable (set) for intr_in[60]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_59" width="1" begin="27" end="27" resetval="0x0" description="Enable (set) for intr_in[59]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_58" width="1" begin="26" end="26" resetval="0x0" description="Enable (set) for intr_in[58]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_57" width="1" begin="25" end="25" resetval="0x0" description="Enable (set) for intr_in[57]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_56" width="1" begin="24" end="24" resetval="0x0" description="Enable (set) for intr_in[56]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_55" width="1" begin="23" end="23" resetval="0x0" description="Enable (set) for intr_in[55]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_54" width="1" begin="22" end="22" resetval="0x0" description="Enable (set) for intr_in[54]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_53" width="1" begin="21" end="21" resetval="0x0" description="Enable (set) for intr_in[53]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_52" width="1" begin="20" end="20" resetval="0x0" description="Enable (set) for intr_in[52]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_51" width="1" begin="19" end="19" resetval="0x0" description="Enable (set) for intr_in[51]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_50" width="1" begin="18" end="18" resetval="0x0" description="Enable (set) for intr_in[50]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_49" width="1" begin="17" end="17" resetval="0x0" description="Enable (set) for intr_in[49]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_48" width="1" begin="16" end="16" resetval="0x0" description="Enable (set) for intr_in[48]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_47" width="1" begin="15" end="15" resetval="0x0" description="Enable (set) for intr_in[47]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_46" width="1" begin="14" end="14" resetval="0x0" description="Enable (set) for intr_in[46]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_45" width="1" begin="13" end="13" resetval="0x0" description="Enable (set) for intr_in[45]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_44" width="1" begin="12" end="12" resetval="0x0" description="Enable (set) for intr_in[44]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_43" width="1" begin="11" end="11" resetval="0x0" description="Enable (set) for intr_in[43]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_42" width="1" begin="10" end="10" resetval="0x0" description="Enable (set) for intr_in[42]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_41" width="1" begin="9" end="9" resetval="0x0" description="Enable (set) for intr_in[41]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_40" width="1" begin="8" end="8" resetval="0x0" description="Enable (set) for intr_in[40]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_39" width="1" begin="7" end="7" resetval="0x0" description="Enable (set) for intr_in[39]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_38" width="1" begin="6" end="6" resetval="0x0" description="Enable (set) for intr_in[38]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_37" width="1" begin="5" end="5" resetval="0x0" description="Enable (set) for intr_in[37]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_36" width="1" begin="4" end="4" resetval="0x0" description="Enable (set) for intr_in[36]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_35" width="1" begin="3" end="3" resetval="0x0" description="Enable (set) for intr_in[35]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_34" width="1" begin="2" end="2" resetval="0x0" description="Enable (set) for intr_in[34]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_33" width="1" begin="1" end="1" resetval="0x0" description="Enable (set) for intr_in[33]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_32" width="1" begin="0" end="0" resetval="0x0" description="Enable (set) for intr_in[32]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_ENABLE_REG2" acronym="ICSSG_ENABLE_REG2" offset="0x308" width="32" description="Enable Register 2">
    <bitfield id="ENABLE_95" width="1" begin="31" end="31" resetval="0x0" description="Enable (set) for slv_events_in[31]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_94" width="1" begin="30" end="30" resetval="0x0" description="Enable (set) for slv_events_in[30]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_93" width="1" begin="29" end="29" resetval="0x0" description="Enable (set) for slv_events_in[29]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_92" width="1" begin="28" end="28" resetval="0x0" description="Enable (set) for slv_events_in[28]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_91" width="1" begin="27" end="27" resetval="0x0" description="Enable (set) for slv_events_in[27]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_90" width="1" begin="26" end="26" resetval="0x0" description="Enable (set) for slv_events_in[26]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_89" width="1" begin="25" end="25" resetval="0x0" description="Enable (set) for slv_events_in[25]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_88" width="1" begin="24" end="24" resetval="0x0" description="Enable (set) for slv_events_in[24]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_87" width="1" begin="23" end="23" resetval="0x0" description="Enable (set) for slv_events_in[23]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_86" width="1" begin="22" end="22" resetval="0x0" description="Enable (set) for slv_events_in[22]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_85" width="1" begin="21" end="21" resetval="0x0" description="Enable (set) for slv_events_in[21]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_84" width="1" begin="20" end="20" resetval="0x0" description="Enable (set) for slv_events_in[20]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_83" width="1" begin="19" end="19" resetval="0x0" description="Enable (set) for slv_events_in[19]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_82" width="1" begin="18" end="18" resetval="0x0" description="Enable (set) for slv_events_in[18]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_81" width="1" begin="17" end="17" resetval="0x0" description="Enable (set) for slv_events_in[17]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_80" width="1" begin="16" end="16" resetval="0x0" description="Enable (set) for slv_events_in[16]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_79" width="1" begin="15" end="15" resetval="0x0" description="Enable (set) for slv_events_in[15]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_78" width="1" begin="14" end="14" resetval="0x0" description="Enable (set) for slv_events_in[14]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_77" width="1" begin="13" end="13" resetval="0x0" description="Enable (set) for slv_events_in[13]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_76" width="1" begin="12" end="12" resetval="0x0" description="Enable (set) for slv_events_in[12]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_75" width="1" begin="11" end="11" resetval="0x0" description="Enable (set) for slv_events_in[11]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_74" width="1" begin="10" end="10" resetval="0x0" description="Enable (set) for slv_events_in[10]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_73" width="1" begin="9" end="9" resetval="0x0" description="Enable (set) for slv_events_in[9]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_72" width="1" begin="8" end="8" resetval="0x0" description="Enable (set) for slv_events_in[8]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_71" width="1" begin="7" end="7" resetval="0x0" description="Enable (set) for slv_events_in[7]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_70" width="1" begin="6" end="6" resetval="0x0" description="Enable (set) for slv_events_in[6]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_69" width="1" begin="5" end="5" resetval="0x0" description="Enable (set) for slv_events_in[5]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_68" width="1" begin="4" end="4" resetval="0x0" description="Enable (set) for slv_events_in[4]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_67" width="1" begin="3" end="3" resetval="0x0" description="Enable (set) for slv_events_in[3]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_66" width="1" begin="2" end="2" resetval="0x0" description="Enable (set) for slv_events_in[2]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_65" width="1" begin="1" end="1" resetval="0x0" description="Enable (set) for slv_events_in[1]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_64" width="1" begin="0" end="0" resetval="0x0" description="Enable (set) for slv_events_in[0]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_ENABLE_REG3" acronym="ICSSG_ENABLE_REG3" offset="0x30C" width="32" description="Enable Register 3">
    <bitfield id="ENABLE_127" width="1" begin="31" end="31" resetval="0x0" description="Enable (set) for slv_events_in[63]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_126" width="1" begin="30" end="30" resetval="0x0" description="Enable (set) for slv_events_in[62]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_125" width="1" begin="29" end="29" resetval="0x0" description="Enable (set) for slv_events_in[61]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_124" width="1" begin="28" end="28" resetval="0x0" description="Enable (set) for slv_events_in[60]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_123" width="1" begin="27" end="27" resetval="0x0" description="Enable (set) for slv_events_in[59]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_122" width="1" begin="26" end="26" resetval="0x0" description="Enable (set) for slv_events_in[58]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_121" width="1" begin="25" end="25" resetval="0x0" description="Enable (set) for slv_events_in[57]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_120" width="1" begin="24" end="24" resetval="0x0" description="Enable (set) for slv_events_in[56]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_119" width="1" begin="23" end="23" resetval="0x0" description="Enable (set) for slv_events_in[55]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_118" width="1" begin="22" end="22" resetval="0x0" description="Enable (set) for slv_events_in[54]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_117" width="1" begin="21" end="21" resetval="0x0" description="Enable (set) for slv_events_in[53]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_116" width="1" begin="20" end="20" resetval="0x0" description="Enable (set) for slv_events_in[52]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_115" width="1" begin="19" end="19" resetval="0x0" description="Enable (set) for slv_events_in[51]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_114" width="1" begin="18" end="18" resetval="0x0" description="Enable (set) for slv_events_in[50]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_113" width="1" begin="17" end="17" resetval="0x0" description="Enable (set) for slv_events_in[49]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_112" width="1" begin="16" end="16" resetval="0x0" description="Enable (set) for slv_events_in[48]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_111" width="1" begin="15" end="15" resetval="0x0" description="Enable (set) for slv_events_in[47]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_110" width="1" begin="14" end="14" resetval="0x0" description="Enable (set) for slv_events_in[46]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_109" width="1" begin="13" end="13" resetval="0x0" description="Enable (set) for slv_events_in[45]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_108" width="1" begin="12" end="12" resetval="0x0" description="Enable (set) for slv_events_in[44]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_107" width="1" begin="11" end="11" resetval="0x0" description="Enable (set) for slv_events_in[43]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_106" width="1" begin="10" end="10" resetval="0x0" description="Enable (set) for slv_events_in[42]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_105" width="1" begin="9" end="9" resetval="0x0" description="Enable (set) for slv_events_in[41]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_104" width="1" begin="8" end="8" resetval="0x0" description="Enable (set) for slv_events_in[40]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_103" width="1" begin="7" end="7" resetval="0x0" description="Enable (set) for slv_events_in[39]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_102" width="1" begin="6" end="6" resetval="0x0" description="Enable (set) for slv_events_in[38]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_101" width="1" begin="5" end="5" resetval="0x0" description="Enable (set) for slv_events_in[37]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_100" width="1" begin="4" end="4" resetval="0x0" description="Enable (set) for slv_events_in[36]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_99" width="1" begin="3" end="3" resetval="0x0" description="Enable (set) for slv_events_in[35]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_98" width="1" begin="2" end="2" resetval="0x0" description="Enable (set) for slv_events_in[34]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_97" width="1" begin="1" end="1" resetval="0x0" description="Enable (set) for slv_events_in[33]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_96" width="1" begin="0" end="0" resetval="0x0" description="Enable (set) for slv_events_in[32]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_ENABLE_REG4" acronym="ICSSG_ENABLE_REG4" offset="0x310" width="32" description="Enable Register 4">
    <bitfield id="ENABLE_159" width="1" begin="31" end="31" resetval="0x0" description="Enable (set) for slv_events_in[95]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_158" width="1" begin="30" end="30" resetval="0x0" description="Enable (set) for slv_events_in[94]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_157" width="1" begin="29" end="29" resetval="0x0" description="Enable (set) for slv_events_in[93]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_156" width="1" begin="28" end="28" resetval="0x0" description="Enable (set) for slv_events_in[92]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_155" width="1" begin="27" end="27" resetval="0x0" description="Enable (set) for slv_events_in[91]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_154" width="1" begin="26" end="26" resetval="0x0" description="Enable (set) for slv_events_in[90]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_153" width="1" begin="25" end="25" resetval="0x0" description="Enable (set) for slv_events_in[89]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_152" width="1" begin="24" end="24" resetval="0x0" description="Enable (set) for slv_events_in[88]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_151" width="1" begin="23" end="23" resetval="0x0" description="Enable (set) for slv_events_in[87]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_150" width="1" begin="22" end="22" resetval="0x0" description="Enable (set) for slv_events_in[86]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_149" width="1" begin="21" end="21" resetval="0x0" description="Enable (set) for slv_events_in[85]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_148" width="1" begin="20" end="20" resetval="0x0" description="Enable (set) for slv_events_in[84]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_147" width="1" begin="19" end="19" resetval="0x0" description="Enable (set) for slv_events_in[83]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_146" width="1" begin="18" end="18" resetval="0x0" description="Enable (set) for slv_events_in[82]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_145" width="1" begin="17" end="17" resetval="0x0" description="Enable (set) for slv_events_in[81]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_144" width="1" begin="16" end="16" resetval="0x0" description="Enable (set) for slv_events_in[80]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_143" width="1" begin="15" end="15" resetval="0x0" description="Enable (set) for slv_events_in[79]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_142" width="1" begin="14" end="14" resetval="0x0" description="Enable (set) for slv_events_in[78]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_141" width="1" begin="13" end="13" resetval="0x0" description="Enable (set) for slv_events_in[77]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_140" width="1" begin="12" end="12" resetval="0x0" description="Enable (set) for slv_events_in[76]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_139" width="1" begin="11" end="11" resetval="0x0" description="Enable (set) for slv_events_in[75]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_138" width="1" begin="10" end="10" resetval="0x0" description="Enable (set) for slv_events_in[74]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_137" width="1" begin="9" end="9" resetval="0x0" description="Enable (set) for slv_events_in[73]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_136" width="1" begin="8" end="8" resetval="0x0" description="Enable (set) for slv_events_in[72]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_135" width="1" begin="7" end="7" resetval="0x0" description="Enable (set) for slv_events_in[71]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_134" width="1" begin="6" end="6" resetval="0x0" description="Enable (set) for slv_events_in[70]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_133" width="1" begin="5" end="5" resetval="0x0" description="Enable (set) for slv_events_in[69]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_132" width="1" begin="4" end="4" resetval="0x0" description="Enable (set) for slv_events_in[68]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_131" width="1" begin="3" end="3" resetval="0x0" description="Enable (set) for slv_events_in[67]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_130" width="1" begin="2" end="2" resetval="0x0" description="Enable (set) for slv_events_in[66]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_129" width="1" begin="1" end="1" resetval="0x0" description="Enable (set) for slv_events_in[65]" range="" rwaccess="W1S"/>
    <bitfield id="ENABLE_128" width="1" begin="0" end="0" resetval="0x0" description="Enable (set) for slv_events_in[64]" range="" rwaccess="W1S"/>
  </register>
  <register id="ICSSG_ENABLE_CLR_REG0" acronym="ICSSG_ENABLE_CLR_REG0" offset="0x380" width="32" description="Enable Clear Register 0">
    <bitfield id="ENABLE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable clear for intr_in[31]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable clear for intr_in[30]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable clear for intr_in[29]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable clear for intr_in[28]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable clear for intr_in[27]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable clear for intr_in[26]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable clear for intr_in[25]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable clear for intr_in[24]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable clear for intr_in[23]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable clear for intr_in[22]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable clear for intr_in[21]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable clear for intr_in[20]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable clear for intr_in[19]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable clear for intr_in[18]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable clear for intr_in[17]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable clear for intr_in[16]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable clear for intr_in[15]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable clear for intr_in[14]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable clear for intr_in[13]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable clear for intr_in[12]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable clear for intr_in[11]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable clear for intr_in[10]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable clear for intr_in[9]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable clear for intr_in[8]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable clear for intr_in[7]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable clear for intr_in[6]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable clear for intr_in[5]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable clear for intr_in[4]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable clear for intr_in[3]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable clear for intr_in[2]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable clear for intr_in[1]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable clear for intr_in[0]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENABLE_CLR_REG1" acronym="ICSSG_ENABLE_CLR_REG1" offset="0x384" width="32" description="Enable Clear Register 1">
    <bitfield id="ENABLE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable clear for intr_in[63]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable clear for intr_in[62]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable clear for intr_in[61]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable clear for intr_in[60]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable clear for intr_in[59]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable clear for intr_in[58]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable clear for intr_in[57]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable clear for intr_in[56]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable clear for intr_in[55]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable clear for intr_in[54]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable clear for intr_in[53]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable clear for intr_in[52]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable clear for intr_in[51]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable clear for intr_in[50]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable clear for intr_in[49]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable clear for intr_in[48]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable clear for intr_in[47]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable clear for intr_in[46]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable clear for intr_in[45]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable clear for intr_in[44]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable clear for intr_in[43]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable clear for intr_in[42]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable clear for intr_in[41]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable clear for intr_in[40]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable clear for intr_in[39]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable clear for intr_in[38]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable clear for intr_in[37]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable clear for intr_in[36]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable clear for intr_in[35]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable clear for intr_in[34]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable clear for intr_in[33]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable clear for intr_in[32]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENABLE_CLR_REG2" acronym="ICSSG_ENABLE_CLR_REG2" offset="0x388" width="32" description="Enable Clear Register 2">
    <bitfield id="ENABLE_95_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable clear for slv_events_in[31]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_94_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable clear for slv_events_in[30]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_93_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable clear for slv_events_in[29]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_92_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable clear for slv_events_in[28]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_91_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable clear for slv_events_in[27]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_90_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable clear for slv_events_in[26]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_89_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable clear for slv_events_in[25]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_88_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable clear for slv_events_in[24]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_87_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable clear for slv_events_in[23]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_86_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable clear for slv_events_in[22]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_85_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable clear for slv_events_in[21]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_84_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable clear for slv_events_in[20]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_83_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable clear for slv_events_in[19]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_82_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable clear for slv_events_in[18]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_81_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable clear for slv_events_in[17]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_80_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable clear for slv_events_in[16]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_79_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable clear for slv_events_in[15]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_78_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable clear for slv_events_in[14]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_77_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable clear for slv_events_in[13]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_76_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable clear for slv_events_in[12]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_75_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable clear for slv_events_in[11]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_74_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable clear for slv_events_in[10]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_73_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable clear for slv_events_in[9]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_72_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable clear for slv_events_in[8]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_71_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable clear for slv_events_in[7]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_70_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable clear for slv_events_in[6]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_69_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable clear for slv_events_in[5]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_68_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable clear for slv_events_in[4]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_67_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable clear for slv_events_in[3]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_66_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable clear for slv_events_in[2]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_65_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable clear for slv_events_in[1]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_64_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable clear for slv_events_in[0]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENABLE_CLR_REG3" acronym="ICSSG_ENABLE_CLR_REG3" offset="0x38C" width="32" description="Enable Clear Register 3">
    <bitfield id="ENABLE_127_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable clear for slv_events_in[63]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_126_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable clear for slv_events_in[62]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_125_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable clear for slv_events_in[61]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_124_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable clear for slv_events_in[60]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_123_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable clear for slv_events_in[59]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_122_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable clear for slv_events_in[58]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_121_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable clear for slv_events_in[57]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_120_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable clear for slv_events_in[56]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_119_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable clear for slv_events_in[55]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_118_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable clear for slv_events_in[54]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_117_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable clear for slv_events_in[53]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_116_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable clear for slv_events_in[52]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_115_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable clear for slv_events_in[51]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_114_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable clear for slv_events_in[50]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_113_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable clear for slv_events_in[49]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_112_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable clear for slv_events_in[48]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_111_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable clear for slv_events_in[47]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_110_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable clear for slv_events_in[46]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_109_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable clear for slv_events_in[45]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_108_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable clear for slv_events_in[44]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_107_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable clear for slv_events_in[43]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_106_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable clear for slv_events_in[42]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_105_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable clear for slv_events_in[41]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_104_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable clear for slv_events_in[40]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_103_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable clear for slv_events_in[39]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_102_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable clear for slv_events_in[38]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_101_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable clear for slv_events_in[37]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_100_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable clear for slv_events_in[36]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_99_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable clear for slv_events_in[35]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_98_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable clear for slv_events_in[34]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_97_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable clear for slv_events_in[33]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_96_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable clear for slv_events_in[32]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_ENABLE_CLR_REG4" acronym="ICSSG_ENABLE_CLR_REG4" offset="0x390" width="32" description="Enable Clear Register 4">
    <bitfield id="ENABLE_159_CLR" width="1" begin="31" end="31" resetval="0x0" description="Enable clear for slv_events_in[95]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_158_CLR" width="1" begin="30" end="30" resetval="0x0" description="Enable clear for slv_events_in[94]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_157_CLR" width="1" begin="29" end="29" resetval="0x0" description="Enable clear for slv_events_in[93]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_156_CLR" width="1" begin="28" end="28" resetval="0x0" description="Enable clear for slv_events_in[92]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_155_CLR" width="1" begin="27" end="27" resetval="0x0" description="Enable clear for slv_events_in[91]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_154_CLR" width="1" begin="26" end="26" resetval="0x0" description="Enable clear for slv_events_in[90]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_153_CLR" width="1" begin="25" end="25" resetval="0x0" description="Enable clear for slv_events_in[89]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_152_CLR" width="1" begin="24" end="24" resetval="0x0" description="Enable clear for slv_events_in[88]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_151_CLR" width="1" begin="23" end="23" resetval="0x0" description="Enable clear for slv_events_in[87]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_150_CLR" width="1" begin="22" end="22" resetval="0x0" description="Enable clear for slv_events_in[86]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_149_CLR" width="1" begin="21" end="21" resetval="0x0" description="Enable clear for slv_events_in[85]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_148_CLR" width="1" begin="20" end="20" resetval="0x0" description="Enable clear for slv_events_in[84]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_147_CLR" width="1" begin="19" end="19" resetval="0x0" description="Enable clear for slv_events_in[83]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_146_CLR" width="1" begin="18" end="18" resetval="0x0" description="Enable clear for slv_events_in[82]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_145_CLR" width="1" begin="17" end="17" resetval="0x0" description="Enable clear for slv_events_in[81]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_144_CLR" width="1" begin="16" end="16" resetval="0x0" description="Enable clear for slv_events_in[80]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_143_CLR" width="1" begin="15" end="15" resetval="0x0" description="Enable clear for slv_events_in[79]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_142_CLR" width="1" begin="14" end="14" resetval="0x0" description="Enable clear for slv_events_in[78]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_141_CLR" width="1" begin="13" end="13" resetval="0x0" description="Enable clear for slv_events_in[77]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_140_CLR" width="1" begin="12" end="12" resetval="0x0" description="Enable clear for slv_events_in[76]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_139_CLR" width="1" begin="11" end="11" resetval="0x0" description="Enable clear for slv_events_in[75]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_138_CLR" width="1" begin="10" end="10" resetval="0x0" description="Enable clear for slv_events_in[74]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_137_CLR" width="1" begin="9" end="9" resetval="0x0" description="Enable clear for slv_events_in[73]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_136_CLR" width="1" begin="8" end="8" resetval="0x0" description="Enable clear for slv_events_in[72]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_135_CLR" width="1" begin="7" end="7" resetval="0x0" description="Enable clear for slv_events_in[71]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_134_CLR" width="1" begin="6" end="6" resetval="0x0" description="Enable clear for slv_events_in[70]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_133_CLR" width="1" begin="5" end="5" resetval="0x0" description="Enable clear for slv_events_in[69]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_132_CLR" width="1" begin="4" end="4" resetval="0x0" description="Enable clear for slv_events_in[68]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_131_CLR" width="1" begin="3" end="3" resetval="0x0" description="Enable clear for slv_events_in[67]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_130_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable clear for slv_events_in[66]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_129_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable clear for slv_events_in[65]" range="" rwaccess="W1C"/>
    <bitfield id="ENABLE_128_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable clear for slv_events_in[64]" range="" rwaccess="W1C"/>
  </register>
  <register id="ICSSG_CH_MAP_REG0" acronym="ICSSG_CH_MAP_REG0" offset="0x400" width="32" description="Interrupt Channel Map Register for 0 to 0+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_3" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[3]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_2" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[2]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_1" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[1]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_0" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[0]" range="" rwaccess="W"/>
  </register>
  <register id="ICSSG_CH_MAP_REG1" acronym="ICSSG_CH_MAP_REG1" offset="0x404" width="32" description="Interrupt Channel Map Register for 4 to 4+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_7" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[7]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_6" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[6]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_5" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[5]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_4" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[4]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG2" acronym="ICSSG_CH_MAP_REG2" offset="0x408" width="32" description="Interrupt Channel Map Register for 8 to 8+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_11" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[11]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_10" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[10]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_9" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[9]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_8" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[8]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG3" acronym="ICSSG_CH_MAP_REG3" offset="0x40C" width="32" description="Interrupt Channel Map Register for 12 to 12+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_15" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[15]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_14" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[14]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_13" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[13]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_12" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[12]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG4" acronym="ICSSG_CH_MAP_REG4" offset="0x410" width="32" description="Interrupt Channel Map Register for 16 to 16+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_19" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[19]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_18" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[18]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_17" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[17]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_16" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[16]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG5" acronym="ICSSG_CH_MAP_REG5" offset="0x414" width="32" description="Interrupt Channel Map Register for 20 to 20+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_23" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[23]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_22" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[22]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_21" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[21]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_20" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[20]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG6" acronym="ICSSG_CH_MAP_REG6" offset="0x418" width="32" description="Interrupt Channel Map Register for 24 to 24+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_27" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[27]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_26" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[26]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_25" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[25]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_24" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[24]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG7" acronym="ICSSG_CH_MAP_REG7" offset="0x41C" width="32" description="Interrupt Channel Map Register for 28 to 28+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_31" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[31]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_30" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[30]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_29" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[29]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_28" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[28]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG8" acronym="ICSSG_CH_MAP_REG8" offset="0x420" width="32" description="Interrupt Channel Map Register for 32 to 32+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_35" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[35]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_34" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[34]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_33" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[33]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_32" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[32]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG9" acronym="ICSSG_CH_MAP_REG9" offset="0x424" width="32" description="Interrupt Channel Map Register for 36 to 36+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_39" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[39]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_38" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[38]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_37" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[37]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_36" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[36]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG10" acronym="ICSSG_CH_MAP_REG10" offset="0x428" width="32" description="Interrupt Channel Map Register for 40 to 40+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_43" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[43]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_42" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[42]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_41" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[41]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_40" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[40]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG11" acronym="ICSSG_CH_MAP_REG11" offset="0x42C" width="32" description="Interrupt Channel Map Register for 44 to 44+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_47" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[47]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_46" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[46]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_45" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[45]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_44" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[44]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG12" acronym="ICSSG_CH_MAP_REG12" offset="0x430" width="32" description="Interrupt Channel Map Register for 48 to 48+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_51" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[51]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_50" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[50]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_49" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[49]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_48" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[48]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG13" acronym="ICSSG_CH_MAP_REG13" offset="0x434" width="32" description="Interrupt Channel Map Register for 52 to 52+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_55" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[55]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_54" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[54]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_53" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[53]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_52" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[52]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG14" acronym="ICSSG_CH_MAP_REG14" offset="0x438" width="32" description="Interrupt Channel Map Register for 56 to 56+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_59" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[59]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_58" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[58]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_57" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[57]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_56" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[56]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG15" acronym="ICSSG_CH_MAP_REG15" offset="0x43C" width="32" description="Interrupt Channel Map Register for 60 to 60+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_63" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for intr_in[63]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_62" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for intr_in[62]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_61" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for intr_in[61]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_60" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for intr_in[60]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG16" acronym="ICSSG_CH_MAP_REG16" offset="0x440" width="32" description="Interrupt Channel Map Register for 64 to 64+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_67" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[3]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_66" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[2]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_65" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[1]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_64" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[0]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG17" acronym="ICSSG_CH_MAP_REG17" offset="0x444" width="32" description="Interrupt Channel Map Register for 68 to 68+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_71" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[7]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_70" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[6]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_69" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[5]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_68" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[4]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG18" acronym="ICSSG_CH_MAP_REG18" offset="0x448" width="32" description="Interrupt Channel Map Register for 72 to 72+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_75" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[11]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_74" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[10]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_73" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[9]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_72" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[8]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG19" acronym="ICSSG_CH_MAP_REG19" offset="0x44C" width="32" description="Interrupt Channel Map Register for 76 to 76+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_79" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[15]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_78" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[14]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_77" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[13]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_76" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[12]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG20" acronym="ICSSG_CH_MAP_REG20" offset="0x450" width="32" description="Interrupt Channel Map Register for 80 to 80+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_83" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[19]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_82" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[18]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_81" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[17]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_80" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[16]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG21" acronym="ICSSG_CH_MAP_REG21" offset="0x454" width="32" description="Interrupt Channel Map Register for 84 to 84+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_87" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[23]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_86" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[22]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_85" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[21]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_84" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[20]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG22" acronym="ICSSG_CH_MAP_REG22" offset="0x458" width="32" description="Interrupt Channel Map Register for 88 to 88+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_91" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[27]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_90" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[26]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_89" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[25]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_88" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[24]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG23" acronym="ICSSG_CH_MAP_REG23" offset="0x45C" width="32" description="Interrupt Channel Map Register for 92 to 92+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_95" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[31]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_94" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[30]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_93" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[29]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_92" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[28]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG24" acronym="ICSSG_CH_MAP_REG24" offset="0x460" width="32" description="Interrupt Channel Map Register for 96 to 96+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_99" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[35]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_98" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[34]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_97" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[33]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_96" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[32]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG25" acronym="ICSSG_CH_MAP_REG25" offset="0x464" width="32" description="Interrupt Channel Map Register for 100 to 100+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_103" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[39]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_102" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[38]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_101" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[37]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_100" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[36]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG26" acronym="ICSSG_CH_MAP_REG26" offset="0x468" width="32" description="Interrupt Channel Map Register for 104 to 104+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_107" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[43]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_106" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[42]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_105" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[41]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_104" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[40]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG27" acronym="ICSSG_CH_MAP_REG27" offset="0x46C" width="32" description="Interrupt Channel Map Register for 108 to 108+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_111" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[47]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_110" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[46]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_109" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[45]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_108" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[44]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG28" acronym="ICSSG_CH_MAP_REG28" offset="0x470" width="32" description="Interrupt Channel Map Register for 112 to 112+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_115" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[51]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_114" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[50]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_113" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[49]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_112" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[48]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG29" acronym="ICSSG_CH_MAP_REG29" offset="0x474" width="32" description="Interrupt Channel Map Register for 116 to 116+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_119" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[55]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_118" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[54]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_117" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[53]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_116" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[52]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG30" acronym="ICSSG_CH_MAP_REG30" offset="0x478" width="32" description="Interrupt Channel Map Register for 120 to 120+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_123" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[59]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_122" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[58]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_121" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[57]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_120" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[56]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG31" acronym="ICSSG_CH_MAP_REG31" offset="0x47C" width="32" description="Interrupt Channel Map Register for 124 to 124+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_127" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[63]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_126" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[62]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_125" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[61]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_124" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[60]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG32" acronym="ICSSG_CH_MAP_REG32" offset="0x480" width="32" description="Interrupt Channel Map Register for 128 to 128+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_131" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[67]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_130" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[66]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_129" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[65]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_128" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[64]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG33" acronym="ICSSG_CH_MAP_REG33" offset="0x484" width="32" description="Interrupt Channel Map Register for 132 to 132+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_135" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[71]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_134" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[70]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_133" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[69]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_132" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[68]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG34" acronym="ICSSG_CH_MAP_REG34" offset="0x488" width="32" description="Interrupt Channel Map Register for 136 to 136+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_139" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[75]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_138" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[74]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_137" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[73]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_136" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[72]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG35" acronym="ICSSG_CH_MAP_REG35" offset="0x48C" width="32" description="Interrupt Channel Map Register for 140 to 140+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_143" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[79]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_142" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[78]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_141" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[77]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_140" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[76]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG36" acronym="ICSSG_CH_MAP_REG36" offset="0x490" width="32" description="Interrupt Channel Map Register for 144 to 144+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_147" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[83]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_146" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[82]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_145" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[81]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_144" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[80]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG37" acronym="ICSSG_CH_MAP_REG37" offset="0x494" width="32" description="Interrupt Channel Map Register for 148 to 148+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_151" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[87]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_150" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[86]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_149" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[85]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_148" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[84]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG38" acronym="ICSSG_CH_MAP_REG38" offset="0x498" width="32" description="Interrupt Channel Map Register for 152 to 152+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_155" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[91]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_154" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[90]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_153" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[89]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_152" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[88]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CH_MAP_REG39" acronym="ICSSG_CH_MAP_REG39" offset="0x49C" width="32" description="Interrupt Channel Map Register for 156 to 156+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_159" width="5" begin="28" end="24" resetval="0x0" description="Interrupt Channel Map for slv_events_in[95]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_158" width="5" begin="20" end="16" resetval="0x0" description="Interrupt Channel Map for slv_events_in[94]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_157" width="5" begin="12" end="8" resetval="0x0" description="Interrupt Channel Map for slv_events_in[93]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CH_MAP_156" width="5" begin="4" end="0" resetval="0x0" description="Interrupt Channel Map for slv_events_in[92]" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_HINT_MAP_REG0" acronym="ICSSG_HINT_MAP_REG0" offset="0x800" width="32" description="Host Interrupt Map Register for 0 to 0+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_3" width="5" begin="28" end="24" resetval="0x0" description="Host Interrupt Map for Channel 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_2" width="5" begin="20" end="16" resetval="0x0" description="Host Interrupt Map for Channel 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_1" width="5" begin="12" end="8" resetval="0x0" description="Host Interrupt Map for Channel 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_0" width="5" begin="4" end="0" resetval="0x0" description="Host Interrupt Map for Channel 0" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_HINT_MAP_REG1" acronym="ICSSG_HINT_MAP_REG1" offset="0x804" width="32" description="Host Interrupt Map Register for 4 to 4+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_7" width="5" begin="28" end="24" resetval="0x0" description="Host Interrupt Map for Channel 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_6" width="5" begin="20" end="16" resetval="0x0" description="Host Interrupt Map for Channel 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_5" width="5" begin="12" end="8" resetval="0x0" description="Host Interrupt Map for Channel 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_4" width="5" begin="4" end="0" resetval="0x0" description="Host Interrupt Map for Channel 4" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_HINT_MAP_REG2" acronym="ICSSG_HINT_MAP_REG2" offset="0x808" width="32" description="Host Interrupt Map Register for 8 to 8+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_11" width="5" begin="28" end="24" resetval="0x0" description="Host Interrupt Map for Channel 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_10" width="5" begin="20" end="16" resetval="0x0" description="Host Interrupt Map for Channel 10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_9" width="5" begin="12" end="8" resetval="0x0" description="Host Interrupt Map for Channel 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_8" width="5" begin="4" end="0" resetval="0x0" description="Host Interrupt Map for Channel 8" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_HINT_MAP_REG3" acronym="ICSSG_HINT_MAP_REG3" offset="0x80C" width="32" description="Host Interrupt Map Register for 12 to 12+3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_15" width="5" begin="28" end="24" resetval="0x0" description="Host Interrupt Map for Channel 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_14" width="5" begin="20" end="16" resetval="0x0" description="Host Interrupt Map for Channel 14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_13" width="5" begin="12" end="8" resetval="0x0" description="Host Interrupt Map for Channel 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_12" width="5" begin="4" end="0" resetval="0x0" description="Host Interrupt Map for Channel 12" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_HINT_MAP_REG4" acronym="ICSSG_HINT_MAP_REG4" offset="0x810" width="32" description="Host Interrupt Map Register for 16 to 16+4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_19" width="5" begin="28" end="24" resetval="0x0" description="Host Interrupt Map for Channel 19" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_18" width="5" begin="20" end="16" resetval="0x0" description="Host Interrupt Map for Channel 18" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_17" width="5" begin="12" end="8" resetval="0x0" description="Host Interrupt Map for Channel 17" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HINT_MAP_16" width="5" begin="4" end="0" resetval="0x0" description="Host Interrupt Map for Channel 16" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG0" acronym="ICSSG_PRI_HINT_REG0" offset="0x900" width="32" description="Host Int 0 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_0" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_0" width="10" begin="9" end="0" resetval="0x0" description="Host Int 0 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG1" acronym="ICSSG_PRI_HINT_REG1" offset="0x904" width="32" description="Host Int 1 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_1" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_1" width="10" begin="9" end="0" resetval="0x0" description="Host Int 1 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG2" acronym="ICSSG_PRI_HINT_REG2" offset="0x908" width="32" description="Host Int 2 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_2" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_2" width="10" begin="9" end="0" resetval="0x0" description="Host Int 2 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG3" acronym="ICSSG_PRI_HINT_REG3" offset="0x90C" width="32" description="Host Int 3 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_3" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_3" width="10" begin="9" end="0" resetval="0x0" description="Host Int 3 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG4" acronym="ICSSG_PRI_HINT_REG4" offset="0x910" width="32" description="Host Int 4 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_4" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_4" width="10" begin="9" end="0" resetval="0x0" description="Host Int 4 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG5" acronym="ICSSG_PRI_HINT_REG5" offset="0x914" width="32" description="Host Int 5 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_5" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_5" width="10" begin="9" end="0" resetval="0x0" description="Host Int 5 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG6" acronym="ICSSG_PRI_HINT_REG6" offset="0x918" width="32" description="Host Int 6 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_6" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_6" width="10" begin="9" end="0" resetval="0x0" description="Host Int 6 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG7" acronym="ICSSG_PRI_HINT_REG7" offset="0x91C" width="32" description="Host Int 7 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_7" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_7" width="10" begin="9" end="0" resetval="0x0" description="Host Int 7 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG8" acronym="ICSSG_PRI_HINT_REG8" offset="0x920" width="32" description="Host Int 8 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_8" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_8" width="10" begin="9" end="0" resetval="0x0" description="Host Int 8 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG9" acronym="ICSSG_PRI_HINT_REG9" offset="0x924" width="32" description="Host Int 9 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_9" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_9" width="10" begin="9" end="0" resetval="0x0" description="Host Int 9 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG10" acronym="ICSSG_PRI_HINT_REG10" offset="0x928" width="32" description="Host Int 10 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_10" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_10" width="10" begin="9" end="0" resetval="0x0" description="Host Int 10 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG11" acronym="ICSSG_PRI_HINT_REG11" offset="0x92C" width="32" description="Host Int 11 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_11" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_11" width="10" begin="9" end="0" resetval="0x0" description="Host Int 11 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG12" acronym="ICSSG_PRI_HINT_REG12" offset="0x930" width="32" description="Host Int 12 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_12" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_12" width="10" begin="9" end="0" resetval="0x0" description="Host Int 12 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG13" acronym="ICSSG_PRI_HINT_REG13" offset="0x934" width="32" description="Host Int 13 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_13" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_13" width="10" begin="9" end="0" resetval="0x0" description="Host Int 13 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG14" acronym="ICSSG_PRI_HINT_REG14" offset="0x938" width="32" description="Host Int 14 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_14" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_14" width="10" begin="9" end="0" resetval="0x0" description="Host Int 14 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG15" acronym="ICSSG_PRI_HINT_REG15" offset="0x93C" width="32" description="Host Int 15 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_15" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_15" width="10" begin="9" end="0" resetval="0x0" description="Host Int 15 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG16" acronym="ICSSG_PRI_HINT_REG16" offset="0x940" width="32" description="Host Int 16 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_16" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_16" width="10" begin="9" end="0" resetval="0x0" description="Host Int 16 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG17" acronym="ICSSG_PRI_HINT_REG17" offset="0x944" width="32" description="Host Int 17 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_17" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_17" width="10" begin="9" end="0" resetval="0x0" description="Host Int 17 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG18" acronym="ICSSG_PRI_HINT_REG18" offset="0x948" width="32" description="Host Int 18 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_18" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_18" width="10" begin="9" end="0" resetval="0x0" description="Host Int 18 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PRI_HINT_REG19" acronym="ICSSG_PRI_HINT_REG19" offset="0x94C" width="32" description="Host Int 19 Prioritized Interrupt Register">
    <bitfield id="NONE_HINT_19" width="1" begin="31" end="31" resetval="0x1" description="No interrupt pending flag" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT_19" width="10" begin="9" end="0" resetval="0x0" description="Host Int 19 Prioritized Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_POLARITY_REG0" acronym="ICSSG_POLARITY_REG0" offset="0xD00" width="32" description="Polarity Register 0">
    <bitfield id="POLARITY_31" width="1" begin="31" end="31" resetval="0x1" description="Polarity for intr_in[31]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_30" width="1" begin="30" end="30" resetval="0x1" description="Polarity for intr_in[30]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_29" width="1" begin="29" end="29" resetval="0x1" description="Polarity for intr_in[29]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_28" width="1" begin="28" end="28" resetval="0x1" description="Polarity for intr_in[28]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_27" width="1" begin="27" end="27" resetval="0x1" description="Polarity for intr_in[27]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_26" width="1" begin="26" end="26" resetval="0x1" description="Polarity for intr_in[26]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_25" width="1" begin="25" end="25" resetval="0x1" description="Polarity for intr_in[25]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_24" width="1" begin="24" end="24" resetval="0x1" description="Polarity for intr_in[24]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_23" width="1" begin="23" end="23" resetval="0x1" description="Polarity for intr_in[23]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_22" width="1" begin="22" end="22" resetval="0x1" description="Polarity for intr_in[22]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_21" width="1" begin="21" end="21" resetval="0x1" description="Polarity for intr_in[21]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_20" width="1" begin="20" end="20" resetval="0x1" description="Polarity for intr_in[20]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_19" width="1" begin="19" end="19" resetval="0x1" description="Polarity for intr_in[19]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_18" width="1" begin="18" end="18" resetval="0x1" description="Polarity for intr_in[18]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_17" width="1" begin="17" end="17" resetval="0x1" description="Polarity for intr_in[17]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_16" width="1" begin="16" end="16" resetval="0x1" description="Polarity for intr_in[16]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_15" width="1" begin="15" end="15" resetval="0x1" description="Polarity for intr_in[15]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_14" width="1" begin="14" end="14" resetval="0x1" description="Polarity for intr_in[14]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_13" width="1" begin="13" end="13" resetval="0x1" description="Polarity for intr_in[13]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_12" width="1" begin="12" end="12" resetval="0x1" description="Polarity for intr_in[12]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_11" width="1" begin="11" end="11" resetval="0x1" description="Polarity for intr_in[11]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_10" width="1" begin="10" end="10" resetval="0x1" description="Polarity for intr_in[10]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_9" width="1" begin="9" end="9" resetval="0x1" description="Polarity for intr_in[9]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_8" width="1" begin="8" end="8" resetval="0x1" description="Polarity for intr_in[8]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_7" width="1" begin="7" end="7" resetval="0x1" description="Polarity for intr_in[7]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_6" width="1" begin="6" end="6" resetval="0x1" description="Polarity for intr_in[6]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_5" width="1" begin="5" end="5" resetval="0x1" description="Polarity for intr_in[5]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_4" width="1" begin="4" end="4" resetval="0x1" description="Polarity for intr_in[4]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_3" width="1" begin="3" end="3" resetval="0x1" description="Polarity for intr_in[3]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_2" width="1" begin="2" end="2" resetval="0x1" description="Polarity for intr_in[2]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_1" width="1" begin="1" end="1" resetval="0x1" description="Polarity for intr_in[1]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_0" width="1" begin="0" end="0" resetval="0x1" description="Polarity for intr_in[0]0=low" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_POLARITY_REG1" acronym="ICSSG_POLARITY_REG1" offset="0xD04" width="32" description="Polarity Register 1">
    <bitfield id="POLARITY_63" width="1" begin="31" end="31" resetval="0x1" description="Polarity for intr_in[63]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_62" width="1" begin="30" end="30" resetval="0x1" description="Polarity for intr_in[62]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_61" width="1" begin="29" end="29" resetval="0x1" description="Polarity for intr_in[61]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_60" width="1" begin="28" end="28" resetval="0x1" description="Polarity for intr_in[60]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_59" width="1" begin="27" end="27" resetval="0x1" description="Polarity for intr_in[59]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_58" width="1" begin="26" end="26" resetval="0x1" description="Polarity for intr_in[58]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_57" width="1" begin="25" end="25" resetval="0x1" description="Polarity for intr_in[57]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_56" width="1" begin="24" end="24" resetval="0x1" description="Polarity for intr_in[56]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_55" width="1" begin="23" end="23" resetval="0x1" description="Polarity for intr_in[55]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_54" width="1" begin="22" end="22" resetval="0x1" description="Polarity for intr_in[54]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_53" width="1" begin="21" end="21" resetval="0x1" description="Polarity for intr_in[53]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_52" width="1" begin="20" end="20" resetval="0x1" description="Polarity for intr_in[52]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_51" width="1" begin="19" end="19" resetval="0x1" description="Polarity for intr_in[51]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_50" width="1" begin="18" end="18" resetval="0x1" description="Polarity for intr_in[50]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_49" width="1" begin="17" end="17" resetval="0x1" description="Polarity for intr_in[49]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_48" width="1" begin="16" end="16" resetval="0x1" description="Polarity for intr_in[48]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_47" width="1" begin="15" end="15" resetval="0x1" description="Polarity for intr_in[47]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_46" width="1" begin="14" end="14" resetval="0x1" description="Polarity for intr_in[46]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_45" width="1" begin="13" end="13" resetval="0x1" description="Polarity for intr_in[45]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_44" width="1" begin="12" end="12" resetval="0x1" description="Polarity for intr_in[44]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_43" width="1" begin="11" end="11" resetval="0x1" description="Polarity for intr_in[43]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_42" width="1" begin="10" end="10" resetval="0x1" description="Polarity for intr_in[42]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_41" width="1" begin="9" end="9" resetval="0x1" description="Polarity for intr_in[41]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_40" width="1" begin="8" end="8" resetval="0x1" description="Polarity for intr_in[40]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_39" width="1" begin="7" end="7" resetval="0x1" description="Polarity for intr_in[39]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_38" width="1" begin="6" end="6" resetval="0x1" description="Polarity for intr_in[38]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_37" width="1" begin="5" end="5" resetval="0x1" description="Polarity for intr_in[37]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_36" width="1" begin="4" end="4" resetval="0x1" description="Polarity for intr_in[36]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_35" width="1" begin="3" end="3" resetval="0x1" description="Polarity for intr_in[35]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_34" width="1" begin="2" end="2" resetval="0x1" description="Polarity for intr_in[34]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_33" width="1" begin="1" end="1" resetval="0x1" description="Polarity for intr_in[33]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_32" width="1" begin="0" end="0" resetval="0x1" description="Polarity for intr_in[32]0=low" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_POLARITY_REG2" acronym="ICSSG_POLARITY_REG2" offset="0xD08" width="32" description="Polarity Register 2">
    <bitfield id="POLARITY_95" width="1" begin="31" end="31" resetval="0x1" description="Polarity for slv_events_in[31]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_94" width="1" begin="30" end="30" resetval="0x1" description="Polarity for slv_events_in[30]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_93" width="1" begin="29" end="29" resetval="0x1" description="Polarity for slv_events_in[29]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_92" width="1" begin="28" end="28" resetval="0x1" description="Polarity for slv_events_in[28]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_91" width="1" begin="27" end="27" resetval="0x1" description="Polarity for slv_events_in[27]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_90" width="1" begin="26" end="26" resetval="0x1" description="Polarity for slv_events_in[26]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_89" width="1" begin="25" end="25" resetval="0x1" description="Polarity for slv_events_in[25]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_88" width="1" begin="24" end="24" resetval="0x1" description="Polarity for slv_events_in[24]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_87" width="1" begin="23" end="23" resetval="0x1" description="Polarity for slv_events_in[23]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_86" width="1" begin="22" end="22" resetval="0x1" description="Polarity for slv_events_in[22]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_85" width="1" begin="21" end="21" resetval="0x1" description="Polarity for slv_events_in[21]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_84" width="1" begin="20" end="20" resetval="0x1" description="Polarity for slv_events_in[20]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_83" width="1" begin="19" end="19" resetval="0x1" description="Polarity for slv_events_in[19]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_82" width="1" begin="18" end="18" resetval="0x1" description="Polarity for slv_events_in[18]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_81" width="1" begin="17" end="17" resetval="0x1" description="Polarity for slv_events_in[17]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_80" width="1" begin="16" end="16" resetval="0x1" description="Polarity for slv_events_in[16]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_79" width="1" begin="15" end="15" resetval="0x1" description="Polarity for slv_events_in[15]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_78" width="1" begin="14" end="14" resetval="0x1" description="Polarity for slv_events_in[14]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_77" width="1" begin="13" end="13" resetval="0x1" description="Polarity for slv_events_in[13]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_76" width="1" begin="12" end="12" resetval="0x1" description="Polarity for slv_events_in[12]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_75" width="1" begin="11" end="11" resetval="0x1" description="Polarity for slv_events_in[11]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_74" width="1" begin="10" end="10" resetval="0x1" description="Polarity for slv_events_in[10]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_73" width="1" begin="9" end="9" resetval="0x1" description="Polarity for slv_events_in[9]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_72" width="1" begin="8" end="8" resetval="0x1" description="Polarity for slv_events_in[8]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_71" width="1" begin="7" end="7" resetval="0x1" description="Polarity for slv_events_in[7]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_70" width="1" begin="6" end="6" resetval="0x1" description="Polarity for slv_events_in[6]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_69" width="1" begin="5" end="5" resetval="0x1" description="Polarity for slv_events_in[5]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_68" width="1" begin="4" end="4" resetval="0x1" description="Polarity for slv_events_in[4]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_67" width="1" begin="3" end="3" resetval="0x1" description="Polarity for slv_events_in[3]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_66" width="1" begin="2" end="2" resetval="0x1" description="Polarity for slv_events_in[2]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_65" width="1" begin="1" end="1" resetval="0x1" description="Polarity for slv_events_in[1]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_64" width="1" begin="0" end="0" resetval="0x1" description="Polarity for slv_events_in[0]0=low" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_POLARITY_REG3" acronym="ICSSG_POLARITY_REG3" offset="0xD0C" width="32" description="Polarity Register 3">
    <bitfield id="POLARITY_127" width="1" begin="31" end="31" resetval="0x1" description="Polarity for slv_events_in[63]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_126" width="1" begin="30" end="30" resetval="0x1" description="Polarity for slv_events_in[62]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_125" width="1" begin="29" end="29" resetval="0x1" description="Polarity for slv_events_in[61]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_124" width="1" begin="28" end="28" resetval="0x1" description="Polarity for slv_events_in[60]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_123" width="1" begin="27" end="27" resetval="0x1" description="Polarity for slv_events_in[59]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_122" width="1" begin="26" end="26" resetval="0x1" description="Polarity for slv_events_in[58]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_121" width="1" begin="25" end="25" resetval="0x1" description="Polarity for slv_events_in[57]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_120" width="1" begin="24" end="24" resetval="0x1" description="Polarity for slv_events_in[56]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_119" width="1" begin="23" end="23" resetval="0x1" description="Polarity for slv_events_in[55]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_118" width="1" begin="22" end="22" resetval="0x1" description="Polarity for slv_events_in[54]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_117" width="1" begin="21" end="21" resetval="0x1" description="Polarity for slv_events_in[53]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_116" width="1" begin="20" end="20" resetval="0x1" description="Polarity for slv_events_in[52]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_115" width="1" begin="19" end="19" resetval="0x1" description="Polarity for slv_events_in[51]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_114" width="1" begin="18" end="18" resetval="0x1" description="Polarity for slv_events_in[50]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_113" width="1" begin="17" end="17" resetval="0x1" description="Polarity for slv_events_in[49]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_112" width="1" begin="16" end="16" resetval="0x1" description="Polarity for slv_events_in[48]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_111" width="1" begin="15" end="15" resetval="0x1" description="Polarity for slv_events_in[47]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_110" width="1" begin="14" end="14" resetval="0x1" description="Polarity for slv_events_in[46]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_109" width="1" begin="13" end="13" resetval="0x1" description="Polarity for slv_events_in[45]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_108" width="1" begin="12" end="12" resetval="0x1" description="Polarity for slv_events_in[44]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_107" width="1" begin="11" end="11" resetval="0x1" description="Polarity for slv_events_in[43]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_106" width="1" begin="10" end="10" resetval="0x1" description="Polarity for slv_events_in[42]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_105" width="1" begin="9" end="9" resetval="0x1" description="Polarity for slv_events_in[41]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_104" width="1" begin="8" end="8" resetval="0x1" description="Polarity for slv_events_in[40]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_103" width="1" begin="7" end="7" resetval="0x1" description="Polarity for slv_events_in[39]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_102" width="1" begin="6" end="6" resetval="0x1" description="Polarity for slv_events_in[38]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_101" width="1" begin="5" end="5" resetval="0x1" description="Polarity for slv_events_in[37]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_100" width="1" begin="4" end="4" resetval="0x1" description="Polarity for slv_events_in[36]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_99" width="1" begin="3" end="3" resetval="0x1" description="Polarity for slv_events_in[35]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_98" width="1" begin="2" end="2" resetval="0x1" description="Polarity for slv_events_in[34]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_97" width="1" begin="1" end="1" resetval="0x1" description="Polarity for slv_events_in[33]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_96" width="1" begin="0" end="0" resetval="0x1" description="Polarity for slv_events_in[32]0=low" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_POLARITY_REG4" acronym="ICSSG_POLARITY_REG4" offset="0xD10" width="32" description="Polarity Register 4">
    <bitfield id="POLARITY_159" width="1" begin="31" end="31" resetval="0x1" description="Polarity for slv_events_in[95]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_158" width="1" begin="30" end="30" resetval="0x1" description="Polarity for slv_events_in[94]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_157" width="1" begin="29" end="29" resetval="0x1" description="Polarity for slv_events_in[93]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_156" width="1" begin="28" end="28" resetval="0x1" description="Polarity for slv_events_in[92]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_155" width="1" begin="27" end="27" resetval="0x1" description="Polarity for slv_events_in[91]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_154" width="1" begin="26" end="26" resetval="0x1" description="Polarity for slv_events_in[90]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_153" width="1" begin="25" end="25" resetval="0x1" description="Polarity for slv_events_in[89]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_152" width="1" begin="24" end="24" resetval="0x1" description="Polarity for slv_events_in[88]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_151" width="1" begin="23" end="23" resetval="0x1" description="Polarity for slv_events_in[87]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_150" width="1" begin="22" end="22" resetval="0x1" description="Polarity for slv_events_in[86]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_149" width="1" begin="21" end="21" resetval="0x1" description="Polarity for slv_events_in[85]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_148" width="1" begin="20" end="20" resetval="0x1" description="Polarity for slv_events_in[84]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_147" width="1" begin="19" end="19" resetval="0x1" description="Polarity for slv_events_in[83]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_146" width="1" begin="18" end="18" resetval="0x1" description="Polarity for slv_events_in[82]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_145" width="1" begin="17" end="17" resetval="0x1" description="Polarity for slv_events_in[81]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_144" width="1" begin="16" end="16" resetval="0x1" description="Polarity for slv_events_in[80]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_143" width="1" begin="15" end="15" resetval="0x1" description="Polarity for slv_events_in[79]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_142" width="1" begin="14" end="14" resetval="0x1" description="Polarity for slv_events_in[78]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_141" width="1" begin="13" end="13" resetval="0x1" description="Polarity for slv_events_in[77]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_140" width="1" begin="12" end="12" resetval="0x1" description="Polarity for slv_events_in[76]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_139" width="1" begin="11" end="11" resetval="0x1" description="Polarity for slv_events_in[75]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_138" width="1" begin="10" end="10" resetval="0x1" description="Polarity for slv_events_in[74]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_137" width="1" begin="9" end="9" resetval="0x1" description="Polarity for slv_events_in[73]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_136" width="1" begin="8" end="8" resetval="0x1" description="Polarity for slv_events_in[72]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_135" width="1" begin="7" end="7" resetval="0x1" description="Polarity for slv_events_in[71]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_134" width="1" begin="6" end="6" resetval="0x1" description="Polarity for slv_events_in[70]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_133" width="1" begin="5" end="5" resetval="0x1" description="Polarity for slv_events_in[69]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_132" width="1" begin="4" end="4" resetval="0x1" description="Polarity for slv_events_in[68]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_131" width="1" begin="3" end="3" resetval="0x1" description="Polarity for slv_events_in[67]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_130" width="1" begin="2" end="2" resetval="0x1" description="Polarity for slv_events_in[66]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_129" width="1" begin="1" end="1" resetval="0x1" description="Polarity for slv_events_in[65]0=low" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_128" width="1" begin="0" end="0" resetval="0x1" description="Polarity for slv_events_in[64]0=low" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TYPE_REG0" acronym="ICSSG_TYPE_REG0" offset="0xD80" width="32" description="Type Register 0">
    <bitfield id="TYPE_31" width="1" begin="31" end="31" resetval="0x0" description="Type for intr_in[31]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_30" width="1" begin="30" end="30" resetval="0x0" description="Type for intr_in[30]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_29" width="1" begin="29" end="29" resetval="0x0" description="Type for intr_in[29]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_28" width="1" begin="28" end="28" resetval="0x0" description="Type for intr_in[28]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_27" width="1" begin="27" end="27" resetval="0x0" description="Type for intr_in[27]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_26" width="1" begin="26" end="26" resetval="0x0" description="Type for intr_in[26]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_25" width="1" begin="25" end="25" resetval="0x0" description="Type for intr_in[25]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_24" width="1" begin="24" end="24" resetval="0x0" description="Type for intr_in[24]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_23" width="1" begin="23" end="23" resetval="0x0" description="Type for intr_in[23]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_22" width="1" begin="22" end="22" resetval="0x0" description="Type for intr_in[22]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_21" width="1" begin="21" end="21" resetval="0x0" description="Type for intr_in[21]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_20" width="1" begin="20" end="20" resetval="0x0" description="Type for intr_in[20]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_19" width="1" begin="19" end="19" resetval="0x0" description="Type for intr_in[19]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_18" width="1" begin="18" end="18" resetval="0x0" description="Type for intr_in[18]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_17" width="1" begin="17" end="17" resetval="0x0" description="Type for intr_in[17]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_16" width="1" begin="16" end="16" resetval="0x0" description="Type for intr_in[16]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_15" width="1" begin="15" end="15" resetval="0x0" description="Type for intr_in[15]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_14" width="1" begin="14" end="14" resetval="0x0" description="Type for intr_in[14]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_13" width="1" begin="13" end="13" resetval="0x0" description="Type for intr_in[13]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_12" width="1" begin="12" end="12" resetval="0x0" description="Type for intr_in[12]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_11" width="1" begin="11" end="11" resetval="0x0" description="Type for intr_in[11]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_10" width="1" begin="10" end="10" resetval="0x0" description="Type for intr_in[10]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_9" width="1" begin="9" end="9" resetval="0x0" description="Type for intr_in[9]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_8" width="1" begin="8" end="8" resetval="0x0" description="Type for intr_in[8]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_7" width="1" begin="7" end="7" resetval="0x0" description="Type for intr_in[7]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_6" width="1" begin="6" end="6" resetval="0x0" description="Type for intr_in[6]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_5" width="1" begin="5" end="5" resetval="0x0" description="Type for intr_in[5]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_4" width="1" begin="4" end="4" resetval="0x0" description="Type for intr_in[4]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_3" width="1" begin="3" end="3" resetval="0x0" description="Type for intr_in[3]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_2" width="1" begin="2" end="2" resetval="0x0" description="Type for intr_in[2]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_1" width="1" begin="1" end="1" resetval="0x0" description="Type for intr_in[1]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_0" width="1" begin="0" end="0" resetval="0x0" description="Type for intr_in[0]0=level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TYPE_REG1" acronym="ICSSG_TYPE_REG1" offset="0xD84" width="32" description="Type Register 1">
    <bitfield id="TYPE_63" width="1" begin="31" end="31" resetval="0x0" description="Type for intr_in[63]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_62" width="1" begin="30" end="30" resetval="0x0" description="Type for intr_in[62]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_61" width="1" begin="29" end="29" resetval="0x0" description="Type for intr_in[61]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_60" width="1" begin="28" end="28" resetval="0x0" description="Type for intr_in[60]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_59" width="1" begin="27" end="27" resetval="0x0" description="Type for intr_in[59]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_58" width="1" begin="26" end="26" resetval="0x0" description="Type for intr_in[58]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_57" width="1" begin="25" end="25" resetval="0x0" description="Type for intr_in[57]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_56" width="1" begin="24" end="24" resetval="0x0" description="Type for intr_in[56]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_55" width="1" begin="23" end="23" resetval="0x0" description="Type for intr_in[55]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_54" width="1" begin="22" end="22" resetval="0x0" description="Type for intr_in[54]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_53" width="1" begin="21" end="21" resetval="0x0" description="Type for intr_in[53]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_52" width="1" begin="20" end="20" resetval="0x0" description="Type for intr_in[52]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_51" width="1" begin="19" end="19" resetval="0x0" description="Type for intr_in[51]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_50" width="1" begin="18" end="18" resetval="0x0" description="Type for intr_in[50]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_49" width="1" begin="17" end="17" resetval="0x0" description="Type for intr_in[49]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_48" width="1" begin="16" end="16" resetval="0x0" description="Type for intr_in[48]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_47" width="1" begin="15" end="15" resetval="0x0" description="Type for intr_in[47]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_46" width="1" begin="14" end="14" resetval="0x0" description="Type for intr_in[46]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_45" width="1" begin="13" end="13" resetval="0x0" description="Type for intr_in[45]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_44" width="1" begin="12" end="12" resetval="0x0" description="Type for intr_in[44]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_43" width="1" begin="11" end="11" resetval="0x0" description="Type for intr_in[43]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_42" width="1" begin="10" end="10" resetval="0x0" description="Type for intr_in[42]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_41" width="1" begin="9" end="9" resetval="0x0" description="Type for intr_in[41]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_40" width="1" begin="8" end="8" resetval="0x0" description="Type for intr_in[40]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_39" width="1" begin="7" end="7" resetval="0x0" description="Type for intr_in[39]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_38" width="1" begin="6" end="6" resetval="0x0" description="Type for intr_in[38]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_37" width="1" begin="5" end="5" resetval="0x0" description="Type for intr_in[37]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_36" width="1" begin="4" end="4" resetval="0x0" description="Type for intr_in[36]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_35" width="1" begin="3" end="3" resetval="0x0" description="Type for intr_in[35]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_34" width="1" begin="2" end="2" resetval="0x0" description="Type for intr_in[34]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_33" width="1" begin="1" end="1" resetval="0x0" description="Type for intr_in[33]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_32" width="1" begin="0" end="0" resetval="0x0" description="Type for intr_in[32]0=level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TYPE_REG2" acronym="ICSSG_TYPE_REG2" offset="0xD88" width="32" description="Type Register 2">
    <bitfield id="TYPE_95" width="1" begin="31" end="31" resetval="0x0" description="Type for slv_events_in[31]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_94" width="1" begin="30" end="30" resetval="0x0" description="Type for slv_events_in[30]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_93" width="1" begin="29" end="29" resetval="0x0" description="Type for slv_events_in[29]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_92" width="1" begin="28" end="28" resetval="0x0" description="Type for slv_events_in[28]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_91" width="1" begin="27" end="27" resetval="0x0" description="Type for slv_events_in[27]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_90" width="1" begin="26" end="26" resetval="0x0" description="Type for slv_events_in[26]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_89" width="1" begin="25" end="25" resetval="0x0" description="Type for slv_events_in[25]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_88" width="1" begin="24" end="24" resetval="0x0" description="Type for slv_events_in[24]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_87" width="1" begin="23" end="23" resetval="0x0" description="Type for slv_events_in[23]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_86" width="1" begin="22" end="22" resetval="0x0" description="Type for slv_events_in[22]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_85" width="1" begin="21" end="21" resetval="0x0" description="Type for slv_events_in[21]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_84" width="1" begin="20" end="20" resetval="0x0" description="Type for slv_events_in[20]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_83" width="1" begin="19" end="19" resetval="0x0" description="Type for slv_events_in[19]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_82" width="1" begin="18" end="18" resetval="0x0" description="Type for slv_events_in[18]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_81" width="1" begin="17" end="17" resetval="0x0" description="Type for slv_events_in[17]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_80" width="1" begin="16" end="16" resetval="0x0" description="Type for slv_events_in[16]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_79" width="1" begin="15" end="15" resetval="0x0" description="Type for slv_events_in[15]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_78" width="1" begin="14" end="14" resetval="0x0" description="Type for slv_events_in[14]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_77" width="1" begin="13" end="13" resetval="0x0" description="Type for slv_events_in[13]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_76" width="1" begin="12" end="12" resetval="0x0" description="Type for slv_events_in[12]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_75" width="1" begin="11" end="11" resetval="0x0" description="Type for slv_events_in[11]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_74" width="1" begin="10" end="10" resetval="0x0" description="Type for slv_events_in[10]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_73" width="1" begin="9" end="9" resetval="0x0" description="Type for slv_events_in[9]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_72" width="1" begin="8" end="8" resetval="0x0" description="Type for slv_events_in[8]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_71" width="1" begin="7" end="7" resetval="0x0" description="Type for slv_events_in[7]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_70" width="1" begin="6" end="6" resetval="0x0" description="Type for slv_events_in[6]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_69" width="1" begin="5" end="5" resetval="0x0" description="Type for slv_events_in[5]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_68" width="1" begin="4" end="4" resetval="0x0" description="Type for slv_events_in[4]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_67" width="1" begin="3" end="3" resetval="0x0" description="Type for slv_events_in[3]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_66" width="1" begin="2" end="2" resetval="0x0" description="Type for slv_events_in[2]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_65" width="1" begin="1" end="1" resetval="0x0" description="Type for slv_events_in[1]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_64" width="1" begin="0" end="0" resetval="0x0" description="Type for slv_events_in[0]0=level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TYPE_REG3" acronym="ICSSG_TYPE_REG3" offset="0xD8C" width="32" description="Type Register 3">
    <bitfield id="TYPE_127" width="1" begin="31" end="31" resetval="0x0" description="Type for slv_events_in[63]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_126" width="1" begin="30" end="30" resetval="0x0" description="Type for slv_events_in[62]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_125" width="1" begin="29" end="29" resetval="0x0" description="Type for slv_events_in[61]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_124" width="1" begin="28" end="28" resetval="0x0" description="Type for slv_events_in[60]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_123" width="1" begin="27" end="27" resetval="0x0" description="Type for slv_events_in[59]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_122" width="1" begin="26" end="26" resetval="0x0" description="Type for slv_events_in[58]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_121" width="1" begin="25" end="25" resetval="0x0" description="Type for slv_events_in[57]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_120" width="1" begin="24" end="24" resetval="0x0" description="Type for slv_events_in[56]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_119" width="1" begin="23" end="23" resetval="0x0" description="Type for slv_events_in[55]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_118" width="1" begin="22" end="22" resetval="0x0" description="Type for slv_events_in[54]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_117" width="1" begin="21" end="21" resetval="0x0" description="Type for slv_events_in[53]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_116" width="1" begin="20" end="20" resetval="0x0" description="Type for slv_events_in[52]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_115" width="1" begin="19" end="19" resetval="0x0" description="Type for slv_events_in[51]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_114" width="1" begin="18" end="18" resetval="0x0" description="Type for slv_events_in[50]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_113" width="1" begin="17" end="17" resetval="0x0" description="Type for slv_events_in[49]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_112" width="1" begin="16" end="16" resetval="0x0" description="Type for slv_events_in[48]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_111" width="1" begin="15" end="15" resetval="0x0" description="Type for slv_events_in[47]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_110" width="1" begin="14" end="14" resetval="0x0" description="Type for slv_events_in[46]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_109" width="1" begin="13" end="13" resetval="0x0" description="Type for slv_events_in[45]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_108" width="1" begin="12" end="12" resetval="0x0" description="Type for slv_events_in[44]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_107" width="1" begin="11" end="11" resetval="0x0" description="Type for slv_events_in[43]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_106" width="1" begin="10" end="10" resetval="0x0" description="Type for slv_events_in[42]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_105" width="1" begin="9" end="9" resetval="0x0" description="Type for slv_events_in[41]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_104" width="1" begin="8" end="8" resetval="0x0" description="Type for slv_events_in[40]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_103" width="1" begin="7" end="7" resetval="0x0" description="Type for slv_events_in[39]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_102" width="1" begin="6" end="6" resetval="0x0" description="Type for slv_events_in[38]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_101" width="1" begin="5" end="5" resetval="0x0" description="Type for slv_events_in[37]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_100" width="1" begin="4" end="4" resetval="0x0" description="Type for slv_events_in[36]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_99" width="1" begin="3" end="3" resetval="0x0" description="Type for slv_events_in[35]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_98" width="1" begin="2" end="2" resetval="0x0" description="Type for slv_events_in[34]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_97" width="1" begin="1" end="1" resetval="0x0" description="Type for slv_events_in[33]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_96" width="1" begin="0" end="0" resetval="0x0" description="Type for slv_events_in[32]0=level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TYPE_REG4" acronym="ICSSG_TYPE_REG4" offset="0xD90" width="32" description="Type Register 4">
    <bitfield id="TYPE_159" width="1" begin="31" end="31" resetval="0x0" description="Type for slv_events_in[95]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_158" width="1" begin="30" end="30" resetval="0x0" description="Type for slv_events_in[94]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_157" width="1" begin="29" end="29" resetval="0x0" description="Type for slv_events_in[93]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_156" width="1" begin="28" end="28" resetval="0x0" description="Type for slv_events_in[92]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_155" width="1" begin="27" end="27" resetval="0x0" description="Type for slv_events_in[91]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_154" width="1" begin="26" end="26" resetval="0x0" description="Type for slv_events_in[90]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_153" width="1" begin="25" end="25" resetval="0x0" description="Type for slv_events_in[89]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_152" width="1" begin="24" end="24" resetval="0x0" description="Type for slv_events_in[88]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_151" width="1" begin="23" end="23" resetval="0x0" description="Type for slv_events_in[87]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_150" width="1" begin="22" end="22" resetval="0x0" description="Type for slv_events_in[86]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_149" width="1" begin="21" end="21" resetval="0x0" description="Type for slv_events_in[85]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_148" width="1" begin="20" end="20" resetval="0x0" description="Type for slv_events_in[84]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_147" width="1" begin="19" end="19" resetval="0x0" description="Type for slv_events_in[83]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_146" width="1" begin="18" end="18" resetval="0x0" description="Type for slv_events_in[82]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_145" width="1" begin="17" end="17" resetval="0x0" description="Type for slv_events_in[81]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_144" width="1" begin="16" end="16" resetval="0x0" description="Type for slv_events_in[80]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_143" width="1" begin="15" end="15" resetval="0x0" description="Type for slv_events_in[79]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_142" width="1" begin="14" end="14" resetval="0x0" description="Type for slv_events_in[78]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_141" width="1" begin="13" end="13" resetval="0x0" description="Type for slv_events_in[77]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_140" width="1" begin="12" end="12" resetval="0x0" description="Type for slv_events_in[76]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_139" width="1" begin="11" end="11" resetval="0x0" description="Type for slv_events_in[75]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_138" width="1" begin="10" end="10" resetval="0x0" description="Type for slv_events_in[74]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_137" width="1" begin="9" end="9" resetval="0x0" description="Type for slv_events_in[73]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_136" width="1" begin="8" end="8" resetval="0x0" description="Type for slv_events_in[72]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_135" width="1" begin="7" end="7" resetval="0x0" description="Type for slv_events_in[71]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_134" width="1" begin="6" end="6" resetval="0x0" description="Type for slv_events_in[70]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_133" width="1" begin="5" end="5" resetval="0x0" description="Type for slv_events_in[69]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_132" width="1" begin="4" end="4" resetval="0x0" description="Type for slv_events_in[68]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_131" width="1" begin="3" end="3" resetval="0x0" description="Type for slv_events_in[67]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_130" width="1" begin="2" end="2" resetval="0x0" description="Type for slv_events_in[66]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_129" width="1" begin="1" end="1" resetval="0x0" description="Type for slv_events_in[65]0=level" range="" rwaccess="RW"/>
    <bitfield id="TYPE_128" width="1" begin="0" end="0" resetval="0x0" description="Type for slv_events_in[64]0=level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG0" acronym="ICSSG_NEST_LEVEL_REG0" offset="0x1100" width="32" description="Host Int 0 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_0" width="9" begin="8" end="0" resetval="0x100" description="Host Int 0 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG1" acronym="ICSSG_NEST_LEVEL_REG1" offset="0x1104" width="32" description="Host Int 1 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_1" width="9" begin="8" end="0" resetval="0x100" description="Host Int 1 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG2" acronym="ICSSG_NEST_LEVEL_REG2" offset="0x1108" width="32" description="Host Int 2 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_2" width="9" begin="8" end="0" resetval="0x100" description="Host Int 2 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG3" acronym="ICSSG_NEST_LEVEL_REG3" offset="0x110C" width="32" description="Host Int 3 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_3" width="9" begin="8" end="0" resetval="0x100" description="Host Int 3 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG4" acronym="ICSSG_NEST_LEVEL_REG4" offset="0x1110" width="32" description="Host Int 4 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_4" width="9" begin="8" end="0" resetval="0x100" description="Host Int 4 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG5" acronym="ICSSG_NEST_LEVEL_REG5" offset="0x1114" width="32" description="Host Int 5 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_5" width="9" begin="8" end="0" resetval="0x100" description="Host Int 5 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG6" acronym="ICSSG_NEST_LEVEL_REG6" offset="0x1118" width="32" description="Host Int 6 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_6" width="9" begin="8" end="0" resetval="0x100" description="Host Int 6 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG7" acronym="ICSSG_NEST_LEVEL_REG7" offset="0x111C" width="32" description="Host Int 7 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_7" width="9" begin="8" end="0" resetval="0x100" description="Host Int 7 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG8" acronym="ICSSG_NEST_LEVEL_REG8" offset="0x1120" width="32" description="Host Int 8 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_8" width="9" begin="8" end="0" resetval="0x100" description="Host Int 8 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG9" acronym="ICSSG_NEST_LEVEL_REG9" offset="0x1124" width="32" description="Host Int 9 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_9" width="9" begin="8" end="0" resetval="0x100" description="Host Int 9 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG10" acronym="ICSSG_NEST_LEVEL_REG10" offset="0x1128" width="32" description="Host Int 10 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_10" width="9" begin="8" end="0" resetval="0x100" description="Host Int 10 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG11" acronym="ICSSG_NEST_LEVEL_REG11" offset="0x112C" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_11" width="9" begin="8" end="0" resetval="0x100" description="Host Int 11 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG12" acronym="ICSSG_NEST_LEVEL_REG12" offset="0x1130" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_12" width="9" begin="8" end="0" resetval="0x100" description="Host Int 12 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG13" acronym="ICSSG_NEST_LEVEL_REG13" offset="0x1134" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_13" width="9" begin="8" end="0" resetval="0x100" description="Host Int 13 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG14" acronym="ICSSG_NEST_LEVEL_REG14" offset="0x1138" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_14" width="9" begin="8" end="0" resetval="0x100" description="Host Int 14 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG15" acronym="ICSSG_NEST_LEVEL_REG15" offset="0x113C" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_15" width="9" begin="8" end="0" resetval="0x100" description="Host Int 15 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG16" acronym="ICSSG_NEST_LEVEL_REG16" offset="0x1140" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_16" width="9" begin="8" end="0" resetval="0x100" description="Host Int 16 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG17" acronym="ICSSG_NEST_LEVEL_REG17" offset="0x1144" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_17" width="9" begin="8" end="0" resetval="0x100" description="Host Int 17 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG18" acronym="ICSSG_NEST_LEVEL_REG18" offset="0x1148" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_18" width="9" begin="8" end="0" resetval="0x100" description="Host Int 18 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_NEST_LEVEL_REG19" acronym="ICSSG_NEST_LEVEL_REG19" offset="0x114C" width="32" description="Host Int 11 Nesting Level Register">
    <bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0xX" description="Nesting Level Override Automatic" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEST_HINT_19" width="9" begin="8" end="0" resetval="0x100" description="Host Int 19 Nesting Level" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_ENABLE_HINT_REG0" acronym="ICSSG_ENABLE_HINT_REG0" offset="0x1500" width="32" description="Host Int Enable Register 0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_19" width="1" begin="19" end="19" resetval="0x0" description="Enable for Host Int 19" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_18" width="1" begin="18" end="18" resetval="0x0" description="Enable for Host Int 18" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_17" width="1" begin="17" end="17" resetval="0x0" description="Enable for Host Int 17" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_16" width="1" begin="16" end="16" resetval="0x0" description="Enable for Host Int 16" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_15" width="1" begin="15" end="15" resetval="0x0" description="Enable for Host Int 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_14" width="1" begin="14" end="14" resetval="0x0" description="Enable for Host Int 14" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_13" width="1" begin="13" end="13" resetval="0x0" description="Enable for Host Int 13" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_12" width="1" begin="12" end="12" resetval="0x0" description="Enable for Host Int 12" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_11" width="1" begin="11" end="11" resetval="0x0" description="Enable for Host Int 11" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_10" width="1" begin="10" end="10" resetval="0x0" description="Enable for Host Int 10" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_9" width="1" begin="9" end="9" resetval="0x0" description="Enable for Host Int 9" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_8" width="1" begin="8" end="8" resetval="0x0" description="Enable for Host Int 8" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_7" width="1" begin="7" end="7" resetval="0x0" description="Enable for Host Int 7" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_6" width="1" begin="6" end="6" resetval="0x0" description="Enable for Host Int 6" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_5" width="1" begin="5" end="5" resetval="0x0" description="Enable for Host Int 5" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_4" width="1" begin="4" end="4" resetval="0x0" description="Enable for Host Int 4" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_3" width="1" begin="3" end="3" resetval="0x0" description="Enable for Host Int 3" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_2" width="1" begin="2" end="2" resetval="0x0" description="Enable for Host Int 2" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_1" width="1" begin="1" end="1" resetval="0x0" description="Enable for Host Int 1" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_HINT_0" width="1" begin="0" end="0" resetval="0x0" description="Enable for Host Int 0" range="" rwaccess="RW"/>
  </register>
</module>
