Analysis & Synthesis report for TrabajoIntegradorGrupo1
Fri Jul 28 11:27:14 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst1
 11. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst5
 12. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst16
 13. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst15
 14. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst7
 15. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst18
 16. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst14
 17. Parameter Settings for User Entity Instance: RegistroA:inst5|MUX:inst20
 18. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst2
 19. Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst2busmux
 20. Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst17
 21. Parameter Settings for User Entity Instance: ABALU:inst1|SumaResta:inst|BUSMUX:inst1
 22. Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst8
 23. Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst16
 24. Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst15
 25. Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst14
 26. Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst18
 27. Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst11
 28. Parameter Settings for User Entity Instance: BUSMUX:instbusmux
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 28 11:27:14 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TrabajoIntegradorGrupo1                    ;
; Top-level Entity Name              ; ALU                                        ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 72                                         ;
;     Total combinational functions  ; 68                                         ;
;     Dedicated logic registers      ; 12                                         ;
; Total registers                    ; 12                                         ;
; Total pins                         ; 27                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+----------------------------------------------------------------------------+--------------------+-------------------------+
; Option                                                                     ; Setting            ; Default Value           ;
+----------------------------------------------------------------------------+--------------------+-------------------------+
; Top-level entity name                                                      ; ALU                ; TrabajoIntegradorGrupo1 ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX           ;
; Use smart compilation                                                      ; Off                ; Off                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                      ;
; Enable compact report table                                                ; Off                ; Off                     ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                    ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                     ;
; Preserve fewer node names                                                  ; On                 ; On                      ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                     ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001            ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993               ;
; State Machine Processing                                                   ; Auto               ; Auto                    ;
; Safe State Machine                                                         ; Off                ; Off                     ;
; Extract Verilog State Machines                                             ; On                 ; On                      ;
; Extract VHDL State Machines                                                ; On                 ; On                      ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                     ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                    ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                      ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                      ;
; Parallel Synthesis                                                         ; On                 ; On                      ;
; DSP Block Balancing                                                        ; Auto               ; Auto                    ;
; NOT Gate Push-Back                                                         ; On                 ; On                      ;
; Power-Up Don't Care                                                        ; On                 ; On                      ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                     ;
; Remove Duplicate Registers                                                 ; On                 ; On                      ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                     ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                     ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                     ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                     ;
; Ignore SOFT Buffers                                                        ; On                 ; On                      ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                     ;
; Optimization Technique                                                     ; Balanced           ; Balanced                ;
; Carry Chain Length                                                         ; 70                 ; 70                      ;
; Auto Carry Chains                                                          ; On                 ; On                      ;
; Auto Open-Drain Pins                                                       ; On                 ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                     ;
; Auto ROM Replacement                                                       ; On                 ; On                      ;
; Auto RAM Replacement                                                       ; On                 ; On                      ;
; Auto DSP Block Replacement                                                 ; On                 ; On                      ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                    ;
; Auto Clock Enable Replacement                                              ; On                 ; On                      ;
; Strict RAM Replacement                                                     ; Off                ; Off                     ;
; Allow Synchronous Control Signals                                          ; On                 ; On                      ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                     ;
; Auto RAM Block Balancing                                                   ; On                 ; On                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                     ;
; Auto Resource Sharing                                                      ; Off                ; Off                     ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                     ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                     ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                      ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                     ;
; Timing-Driven Synthesis                                                    ; On                 ; On                      ;
; Report Parameter Settings                                                  ; On                 ; On                      ;
; Report Source Assignments                                                  ; On                 ; On                      ;
; Report Connectivity Checks                                                 ; On                 ; On                      ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                     ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                       ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation      ;
; HDL message level                                                          ; Level2             ; Level2                  ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                     ;
; Clock MUX Protection                                                       ; On                 ; On                      ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                     ;
; Block Design Naming                                                        ; Auto               ; Auto                    ;
; SDC constraint protection                                                  ; Off                ; Off                     ;
; Synthesis Effort                                                           ; Auto               ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                      ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                     ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                  ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                    ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                      ;
; Synthesis Seed                                                             ; 1                  ; 1                       ;
+----------------------------------------------------------------------------+--------------------+-------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+
; Registro.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/Registro.bdf   ;         ;
; RegistroA.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/RegistroA.bdf  ;         ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/ALU.bdf        ;         ;
; HA.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/HA.bdf         ;         ;
; FA.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/FA.bdf         ;         ;
; Suma.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/Suma.bdf       ;         ;
; CA2.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/CA2.bdf        ;         ;
; INC.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/INC.bdf        ;         ;
; AND4b.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/AND4b.bdf      ;         ;
; OR4b.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/OR4b.bdf       ;         ;
; XOR4b.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/XOR4b.bdf      ;         ;
; Flags.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/Flags.bdf      ;         ;
; SumaResta.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/SumaResta.bdf  ;         ;
; ABALU.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/ABALU.bdf      ;         ;
; Flags2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/Flags2.bdf     ;         ;
; DecOp.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/DecOp.bdf      ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/busmux.tdf             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf            ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/aglobal131.inc         ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/muxlut.inc             ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc           ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altshift.inc           ;         ;
; db/mux_4vc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/db/mux_4vc.tdf ;         ;
; mux.tdf                          ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/mux.tdf                ;         ;
; db/mux_1vc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Joaco/Desktop/IDL/TrabajoIntegradorGrupo1/db/mux_1vc.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 27               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; OPCODE[2]~input  ;
; Maximum fan-out          ; 23               ;
; Total fan-out            ; 324              ;
; Average fan-out          ; 2.42             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; |ALU                                    ; 68 (1)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 27   ; 0            ; |ALU                                                                               ; work         ;
;    |ABALU:inst1|                        ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1                                                                   ; work         ;
;       |Flags:inst12|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|Flags:inst12                                                      ; work         ;
;       |Flags:inst22|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|Flags:inst22                                                      ; work         ;
;       |SumaResta:inst|                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst                                                    ; work         ;
;          |CA2:inst|                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|CA2:inst                                           ; work         ;
;             |INC:instinc|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|CA2:inst|INC:instinc                               ; work         ;
;                |Suma:inst|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|CA2:inst|INC:instinc|Suma:inst                     ; work         ;
;                   |FA:inst2|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|CA2:inst|INC:instinc|Suma:inst|FA:inst2            ; work         ;
;                      |HA:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|CA2:inst|INC:instinc|Suma:inst|FA:inst2|HA:inst1   ; work         ;
;          |Suma:inst2|                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|Suma:inst2                                         ; work         ;
;             |FA:inst2|                  ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|Suma:inst2|FA:inst2                                ; work         ;
;                |HA:inst1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|Suma:inst2|FA:inst2|HA:inst1                       ; work         ;
;             |FA:inst3|                  ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|Suma:inst2|FA:inst3                                ; work         ;
;                |HA:inst1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|Suma:inst2|FA:inst3|HA:inst1                       ; work         ;
;             |FA:inst4|                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|Suma:inst2|FA:inst4                                ; work         ;
;                |HA:inst1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|Suma:inst2|FA:inst4|HA:inst1                       ; work         ;
;             |HA:inst|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|Suma:inst2|HA:inst                                 ; work         ;
;          |busmux:inst1|                 ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|busmux:inst1                                       ; work         ;
;             |lpm_mux:$00000|            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|busmux:inst1|lpm_mux:$00000                        ; work         ;
;                |mux_4vc:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|SumaResta:inst|busmux:inst1|lpm_mux:$00000|mux_4vc:auto_generated ; work         ;
;       |busmux:inst16|                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst16                                                     ; work         ;
;          |lpm_mux:$00000|               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst16|lpm_mux:$00000                                      ; work         ;
;             |mux_4vc:auto_generated|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst16|lpm_mux:$00000|mux_4vc:auto_generated               ; work         ;
;       |busmux:inst18|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst18                                                     ; work         ;
;          |lpm_mux:$00000|               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst18|lpm_mux:$00000                                      ; work         ;
;             |mux_4vc:auto_generated|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst18|lpm_mux:$00000|mux_4vc:auto_generated               ; work         ;
;       |busmux:inst8|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst8                                                      ; work         ;
;          |lpm_mux:$00000|               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst8|lpm_mux:$00000                                       ; work         ;
;             |mux_4vc:auto_generated|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ABALU:inst1|busmux:inst8|lpm_mux:$00000|mux_4vc:auto_generated                ; work         ;
;    |DecOp:inst6|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|DecOp:inst6                                                                   ; work         ;
;    |Registro:inst3|                     ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|Registro:inst3                                                                ; work         ;
;    |Registro:inst|                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|Registro:inst                                                                 ; work         ;
;    |RegistroA:inst5|                    ; 26 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5                                                               ; work         ;
;       |Flags:inst24|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|Flags:inst24                                                  ; work         ;
;       |Registro:inst|                   ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|Registro:inst                                                 ; work         ;
;       |busmux:inst14|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst14                                                 ; work         ;
;          |lpm_mux:$00000|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst14|lpm_mux:$00000                                  ; work         ;
;             |mux_4vc:auto_generated|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst14|lpm_mux:$00000|mux_4vc:auto_generated           ; work         ;
;       |busmux:inst16|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst16                                                 ; work         ;
;          |lpm_mux:$00000|               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst16|lpm_mux:$00000                                  ; work         ;
;             |mux_4vc:auto_generated|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst16|lpm_mux:$00000|mux_4vc:auto_generated           ; work         ;
;       |busmux:inst1|                    ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst1                                                  ; work         ;
;          |lpm_mux:$00000|               ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst1|lpm_mux:$00000                                   ; work         ;
;             |mux_4vc:auto_generated|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|RegistroA:inst5|busmux:inst1|lpm_mux:$00000|mux_4vc:auto_generated            ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ALU|Registro:inst3|inst                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ALU|Registro:inst3|inst2                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |ALU|RegistroA:inst5|Registro:inst|inst                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ALU|ABALU:inst1|busmux:inst16|lpm_mux:$00000|mux_4vc:auto_generated|result_node[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst16 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst15 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst18 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst14 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|MUX:inst20 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 2     ; Untyped                                        ;
; WIDTHS         ; 1     ; Untyped                                        ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegistroA:inst5|BUSMUX:inst2busmux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst17 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                       ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ABALU:inst1|SumaResta:inst|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                     ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst8 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst16 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                       ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst15 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                       ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst14 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                       ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst18 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                       ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ABALU:inst1|BUSMUX:inst11 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                       ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:instbusmux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 4     ; Untyped                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jul 28 11:27:11 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrabajoIntegradorGrupo1 -c TrabajoIntegradorGrupo1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file registro.bdf
    Info (12023): Found entity 1: Registro
Info (12021): Found 1 design units, including 1 entities, in source file registroa.bdf
    Info (12023): Found entity 1: RegistroA
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file ha.bdf
    Info (12023): Found entity 1: HA
Info (12021): Found 1 design units, including 1 entities, in source file fa.bdf
    Info (12023): Found entity 1: FA
Info (12021): Found 1 design units, including 1 entities, in source file suma.bdf
    Info (12023): Found entity 1: Suma
Info (12021): Found 1 design units, including 1 entities, in source file ca2.bdf
    Info (12023): Found entity 1: CA2
Info (12021): Found 1 design units, including 1 entities, in source file inc.bdf
    Info (12023): Found entity 1: INC
Info (12021): Found 1 design units, including 1 entities, in source file resta.bdf
    Info (12023): Found entity 1: Resta
Info (12021): Found 1 design units, including 1 entities, in source file and4b.bdf
    Info (12023): Found entity 1: AND4b
Info (12021): Found 1 design units, including 1 entities, in source file or4b.bdf
    Info (12023): Found entity 1: OR4b
Info (12021): Found 1 design units, including 1 entities, in source file xor4b.bdf
    Info (12023): Found entity 1: XOR4b
Info (12021): Found 1 design units, including 1 entities, in source file flags.bdf
    Info (12023): Found entity 1: Flags
Info (12021): Found 1 design units, including 1 entities, in source file sumaresta.bdf
    Info (12023): Found entity 1: SumaResta
Info (12021): Found 1 design units, including 1 entities, in source file abalu.bdf
    Info (12023): Found entity 1: ABALU
Info (12021): Found 1 design units, including 1 entities, in source file flags2.bdf
    Info (12023): Found entity 1: Flags2
Info (12021): Found 1 design units, including 1 entities, in source file decop.bdf
    Info (12023): Found entity 1: DecOp
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Info (12128): Elaborating entity "RegistroA" for hierarchy "RegistroA:inst5"
Info (12128): Elaborating entity "Registro" for hierarchy "RegistroA:inst5|Registro:inst"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "RegistroA:inst5|BUSMUX:inst1"
Info (12130): Elaborated megafunction instantiation "RegistroA:inst5|BUSMUX:inst1"
Info (12133): Instantiated megafunction "RegistroA:inst5|BUSMUX:inst1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "RegistroA:inst5|BUSMUX:inst1|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "RegistroA:inst5|BUSMUX:inst1|lpm_mux:$00000", which is child of megafunction instantiation "RegistroA:inst5|BUSMUX:inst1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4vc.tdf
    Info (12023): Found entity 1: mux_4vc
Info (12128): Elaborating entity "mux_4vc" for hierarchy "RegistroA:inst5|BUSMUX:inst1|lpm_mux:$00000|mux_4vc:auto_generated"
Info (12128): Elaborating entity "INC" for hierarchy "RegistroA:inst5|INC:inst9"
Info (12128): Elaborating entity "Suma" for hierarchy "RegistroA:inst5|INC:inst9|Suma:inst"
Info (12128): Elaborating entity "FA" for hierarchy "RegistroA:inst5|INC:inst9|Suma:inst|FA:inst4"
Info (12128): Elaborating entity "HA" for hierarchy "RegistroA:inst5|INC:inst9|Suma:inst|FA:inst4|HA:inst1"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "RegistroA:inst5|BUSMUX:inst14"
Info (12130): Elaborated megafunction instantiation "RegistroA:inst5|BUSMUX:inst14"
Info (12133): Instantiated megafunction "RegistroA:inst5|BUSMUX:inst14" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "MUX" for hierarchy "RegistroA:inst5|MUX:inst20"
Info (12130): Elaborated megafunction instantiation "RegistroA:inst5|MUX:inst20"
Info (12133): Instantiated megafunction "RegistroA:inst5|MUX:inst20" with the following parameter:
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "WIDTHS" = "1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "RegistroA:inst5|MUX:inst20|lpm_mux:$00001"
Info (12131): Elaborated megafunction instantiation "RegistroA:inst5|MUX:inst20|lpm_mux:$00001", which is child of megafunction instantiation "RegistroA:inst5|MUX:inst20"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1vc.tdf
    Info (12023): Found entity 1: mux_1vc
Info (12128): Elaborating entity "mux_1vc" for hierarchy "RegistroA:inst5|MUX:inst20|lpm_mux:$00001|mux_1vc:auto_generated"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "RegistroA:inst5|BUSMUX:inst2"
Info (12130): Elaborated megafunction instantiation "RegistroA:inst5|BUSMUX:inst2"
Info (12133): Instantiated megafunction "RegistroA:inst5|BUSMUX:inst2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "Flags2" for hierarchy "RegistroA:inst5|Flags2:inst31"
Info (12128): Elaborating entity "Flags" for hierarchy "RegistroA:inst5|Flags:inst22"
Info (12128): Elaborating entity "DecOp" for hierarchy "DecOp:inst6"
Info (12128): Elaborating entity "ABALU" for hierarchy "ABALU:inst1"
Info (12128): Elaborating entity "SumaResta" for hierarchy "ABALU:inst1|SumaResta:inst"
Info (12128): Elaborating entity "CA2" for hierarchy "ABALU:inst1|SumaResta:inst|CA2:inst"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "ABALU:inst1|BUSMUX:inst8"
Info (12130): Elaborated megafunction instantiation "ABALU:inst1|BUSMUX:inst8"
Info (12133): Instantiated megafunction "ABALU:inst1|BUSMUX:inst8" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "AND4b" for hierarchy "ABALU:inst1|AND4b:inst4"
Info (12128): Elaborating entity "OR4b" for hierarchy "ABALU:inst1|OR4b:inst5"
Info (12128): Elaborating entity "XOR4b" for hierarchy "ABALU:inst1|XOR4b:inst6"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 99 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 72 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Fri Jul 28 11:27:14 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


