INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.srcs/sources_1/new/coffee_moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coffee_moore
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.srcs/sim_1/new/coffee_moore_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coffee_moore_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
