# ğŸ‘‹ ì•ˆë…•í•˜ì„¸ìš”! ì €ëŠ” ë…¸ì¤€í›„ì…ë‹ˆë‹¤.

## ğŸ”§ ê¸°ìˆ  ìŠ¤íƒ
- **Languages**: Python, C++, Verilog
- **Tools**: VS Code, Cadence
- ## ğŸ“Œ ê¸°ìˆ  ìŠ¤íƒ
![Python](https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-00979D?style=flat-square&logo=verilog&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=flat-square&logo=git&logoColor=white)


## ğŸ“« ì—°ë½ì²˜
- ğŸ“§ Email: joonhoo1770@gmail.com
- ğŸ”— Blog: [ë‚´ ë¸”ë¡œê·¸ ì£¼ì†Œ]
- ğŸ† GitHub Stats  
  ![GitHub Stats](https://github-readme-stats.vercel.app/api?username=RohJoonHoo&show_icons=true&theme=tokyonight)

## ğŸŒ± í˜„ì¬ ê³µë¶€ ì¤‘
- RISC-V CPU ì„¤ê³„ (Verilog)
- ì„ë² ë””ë“œ ì‹œìŠ¤í…œ
- [HARMAN]ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸
