{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: avgpool2d"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_ST.cl"
            , "line":3
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"avgpool2d.B1"
          , "data":
          ["Yes", ">=1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_ST.cl"
                , "line":13
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"avgpool2d.B4"
              , "data":
              ["Yes", "~1", "1"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_ST.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instruction:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_ST.cl"
                          , "line":"20"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                      , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
  ]
}
