Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Oct 17 17:54:53 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
| Design       : DAC_Array_Tester
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 534
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 3          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 3          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 3          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 3          |
| TIMING-8  | Critical Warning | No common period between related clocks            | 3          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 200        |
| TIMING-16 | Warning          | Large setup violation                              | 210        |
| TIMING-18 | Warning          | Missing input or output delay                      | 13         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 96         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock BCK is created on an inappropriate pin PCM_TX/inst/Clock_Divider/BCK_BUFF/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Critical Warning
Invalid primary clock source pin  
A primary clock LRCK is created on an inappropriate pin PCM_TX/inst/Clock_Divider/LRCK_BUFF/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#3 Critical Warning
Invalid primary clock source pin  
A primary clock MCK is created on an inappropriate pin Clock_Wizard/inst/clkout1_buf/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock BCK is defined downstream of clock MCK and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock LRCK is defined downstream of clock MCK and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#3 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock MCK is defined downstream of clock clk_out1_clk_wiz_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks LRCK and MCK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks LRCK] -to [get_clocks MCK]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks MCK and BCK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MCK] -to [get_clocks BCK]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks MCK and LRCK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MCK] -to [get_clocks LRCK]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks LRCK and MCK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks LRCK] -to [get_clocks MCK]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks MCK and BCK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MCK] -to [get_clocks BCK]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks MCK and LRCK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MCK] -to [get_clocks LRCK]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks LRCK and MCK are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks MCK and BCK are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#3 Critical Warning
No common period between related clocks  
The clocks MCK and LRCK are found related (timed together) but have no common (expandable) period
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_c_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[39]/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_0/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_1/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_2/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_3/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_4/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_5/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[39]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[10]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[13]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[14]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[16]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[17]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[19]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2_replica_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2_replica_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[22]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[23]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[26]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[27]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[28]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[31]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2_replica_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[40]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[40]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[40]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[40]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[40]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[41]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2_replica_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[41]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[42]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[43]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[43]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[43]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[44]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[44]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[44]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[45]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[45]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[45]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[45]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[46]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[46]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[47]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2_replica, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[48]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[48]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[48]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[48]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[49]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[49]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[50]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[50]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[50]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[50]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[51]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[51]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[51]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[51]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[52]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[52]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[52]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[52]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[53]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[53]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[53]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[53]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[54]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[54]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[54]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[54]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[55]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[55]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2_replica, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[56]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[56]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[56]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[57]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[57]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[57]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[57]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[58]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[58]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[58]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2_rewire_replica, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[59]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[59]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[59]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[59]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[60]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[60]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[60]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[60]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[61]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[61]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[61]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[61]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[61]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[62]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[62]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[62]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2_comp, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[62]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[63]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[63]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[63]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_2_rewire, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[63]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C/CLR
PCM_TX/inst/FIFO_B/Data_Out_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.838 ns between SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.917 ns between SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.918 ns between SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.959 ns between SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.976 ns between SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.062 ns between SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.068 ns between SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.072 ns between SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.099 ns between SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.100 ns between SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.126 ns between SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.127 ns between SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.158 ns between SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.184 ns between SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.186 ns between SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.187 ns between SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.235 ns between SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.293 ns between SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D (clocked by LRCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -3.742 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[58]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -3.806 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -3.854 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[52]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -3.860 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -3.876 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[56]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.890 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.910 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.916 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[59]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.950 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.998 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -4.008 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -4.009 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[17]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -4.016 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -4.074 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[25]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -4.090 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -4.094 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -4.095 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[59]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -4.101 ns between SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -4.103 ns between SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -4.112 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[27]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -4.114 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[48]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[31]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -4.120 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[52]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between SigBuff/DATA_out_reg[15]/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -4.156 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[20]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[61]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -4.162 ns between SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -4.168 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[58]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -4.176 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[51]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -4.178 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[16]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -4.178 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -4.178 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -4.183 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -4.186 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[22]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -4.189 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[60]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -4.193 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -4.194 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -4.196 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -4.199 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -4.199 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[16]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -4.211 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -4.213 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[27]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -4.216 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[26]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -4.221 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[9]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -4.222 ns between SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -4.224 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -4.226 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[18]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -4.230 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -4.231 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[50]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -4.232 ns between SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -4.233 ns between SigBuff/DATA_out_reg[14]/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[55]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -4.234 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[48]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -4.255 ns between SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[61]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -4.257 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -4.264 ns between SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -4.267 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[15]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -4.270 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -4.270 ns between SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -4.271 ns between SigBuff/DATA_out_reg[14]/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -4.272 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[54]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -4.275 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[50]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -4.275 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[51]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -4.279 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[21]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -4.279 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -4.281 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -4.282 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -4.282 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[14]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -4.288 ns between SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -4.294 ns between SigBuff/DATA_out_reg[15]/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[24]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -4.296 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[45]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -4.296 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[62]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -4.296 ns between SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -4.298 ns between SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -4.300 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[31]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -4.301 ns between SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -4.302 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[20]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -4.303 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[61]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -4.308 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -4.310 ns between SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -4.315 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -4.320 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[19]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -4.332 ns between SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -4.333 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[53]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -4.334 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[62]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -4.339 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[60]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -4.345 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -4.347 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[14]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -4.352 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -4.354 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[53]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -4.364 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -4.365 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -4.370 ns between SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -4.372 ns between SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -4.373 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[28]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -4.380 ns between SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -4.390 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -4.401 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -4.402 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -4.405 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -4.408 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[17]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -4.408 ns between SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -4.411 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[28]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -4.417 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -4.422 ns between SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -4.429 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -4.430 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[45]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -4.430 ns between SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -4.433 ns between SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -4.439 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -4.445 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -4.446 ns between SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -4.466 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[54]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -4.476 ns between SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -4.480 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -4.484 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[57]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -4.495 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[63]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -4.498 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -4.502 ns between SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -4.503 ns between SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -4.515 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -4.518 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[44]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -4.529 ns between SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -4.539 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -4.540 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -4.542 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -4.544 ns between SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -4.548 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[23]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -4.550 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -4.553 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -4.556 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[13]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -4.565 ns between SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -4.567 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[10]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -4.570 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -4.572 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -4.583 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -4.592 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -4.595 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -4.605 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -4.608 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[23]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -4.611 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -4.612 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -4.615 ns between SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -4.620 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -4.621 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -4.625 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[57]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -4.633 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[63]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -4.634 ns between SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -4.641 ns between SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -4.649 ns between SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[10]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -4.654 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[13]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -4.656 ns between SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -4.658 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -4.658 ns between SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[11]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -4.680 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[43]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -4.682 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -4.682 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -4.683 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -4.701 ns between SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -4.720 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -4.729 ns between SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -4.733 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -4.738 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -4.758 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -4.826 ns between SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -4.831 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -4.842 ns between PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Sig_Sel[0] relative to clock(s) BCK, LRCK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Sig_Sel[1] relative to clock(s) BCK, LRCK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Toggle_L relative to clock(s) BCK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Toggle_R relative to clock(s) BCK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on nReset relative to clock(s) BCK, LRCK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on SDA relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on SDB relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on SDC relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on SDD relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on SDE relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on SDF relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on SDG relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on SDH relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[10]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[12]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[14]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[16]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[17]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[18]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[19]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[20]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[22]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[24]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[25]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[29]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[30]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[31]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[40]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[40]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[41]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[41]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[43]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[43]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[44]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[44]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[45]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[45]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[46]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[46]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[48]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[48]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[49]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[49]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[50]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[50]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[51]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[51]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[52]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[52]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[53]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[53]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[54]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[54]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[56]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[56]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[57]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[57]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[59]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[59]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[60]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[60]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[61]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[61]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[62]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[62]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[63]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[63]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[8]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[9]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[10]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[12]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[13]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[14]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[15]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[16]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[17]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[18]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[19]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[20]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[21]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[22]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[23]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[24]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[25]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[26]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[27]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[29]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[30]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[31]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[40]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[40]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[41]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[41]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[42]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[42]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[43]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[43]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[44]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[44]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[45]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[45]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[46]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[46]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[47]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[47]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[48]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[48]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[49]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[49]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[50]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[50]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[51]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[51]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[52]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[52]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[53]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[53]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[54]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[54]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[55]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[55]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[56]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[56]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[57]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[57]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[58]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[58]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[59]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[59]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[60]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[60]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[61]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[61]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[62]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[62]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[63]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[63]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[8]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_B/Data_Out_reg[9]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_B/Data_Out_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


