
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M150_W7/run.tcl
# read_verilog -sv runs/M150_W7/sum_signed.sv
# read_xdc runs/M150_W7/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2569678
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.355 ; gain = 239.832 ; free physical = 138588 ; free virtual = 209887
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.954; parent = 2372.769; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.406; parent = 3040.328; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W7/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W7/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.293 ; gain = 324.770 ; free physical = 138496 ; free virtual = 209796
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.954; parent = 2372.769; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.375; parent = 3122.297; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3140.105 ; gain = 342.582 ; free physical = 138505 ; free virtual = 209805
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.954; parent = 2372.769; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.188; parent = 3140.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3140.105 ; gain = 342.582 ; free physical = 138505 ; free virtual = 209805
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.954; parent = 2372.769; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.188; parent = 3140.109; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.105 ; gain = 0.000 ; free physical = 138506 ; free virtual = 209806
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W7/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W7/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.824 ; gain = 0.000 ; free physical = 138584 ; free virtual = 209884
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.824 ; gain = 0.000 ; free physical = 138586 ; free virtual = 209886
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 138646 ; free virtual = 209946
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.220; parent = 2383.034; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.891; parent = 3277.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 138647 ; free virtual = 209947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.220; parent = 2383.034; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.891; parent = 3277.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 138648 ; free virtual = 209948
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.220; parent = 2383.034; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.891; parent = 3277.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 138657 ; free virtual = 209958
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.220; parent = 2383.034; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.891; parent = 3277.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 19    
	   2 Input    9 Bit       Adders := 37    
	   2 Input    8 Bit       Adders := 75    
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 37    
	                8 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 138694 ; free virtual = 210000
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.220; parent = 2383.034; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.891; parent = 3277.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3671.105 ; gain = 873.582 ; free physical = 138371 ; free virtual = 209677
Synthesis current peak Physical Memory [PSS] (MB): peak = 3207.021; parent = 2952.866; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4644.188; parent = 3671.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3676.105 ; gain = 878.582 ; free physical = 138355 ; free virtual = 209661
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.599; parent = 2958.444; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.188; parent = 3676.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3695.137 ; gain = 897.613 ; free physical = 138340 ; free virtual = 209646
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.013; parent = 2960.858; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4668.219; parent = 3695.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3704.043 ; gain = 906.520 ; free physical = 138355 ; free virtual = 209661
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.763; parent = 2961.608; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.125; parent = 3704.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3704.043 ; gain = 906.520 ; free physical = 138355 ; free virtual = 209661
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.778; parent = 2961.624; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.125; parent = 3704.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3704.043 ; gain = 906.520 ; free physical = 138361 ; free virtual = 209667
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.024; parent = 2961.870; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.125; parent = 3704.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3704.043 ; gain = 906.520 ; free physical = 138361 ; free virtual = 209667
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.087; parent = 2961.933; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.125; parent = 3704.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3704.043 ; gain = 906.520 ; free physical = 138361 ; free virtual = 209667
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.087; parent = 2961.933; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.125; parent = 3704.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3704.043 ; gain = 906.520 ; free physical = 138361 ; free virtual = 209667
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.087; parent = 2961.933; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.125; parent = 3704.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   223|
|3     |LUT1   |   149|
|4     |LUT2   |  1188|
|5     |FDRE   |  1387|
|6     |IBUF   |  1053|
|7     |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3704.043 ; gain = 906.520 ; free physical = 138361 ; free virtual = 209667
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.087; parent = 2961.933; children = 254.186
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.125; parent = 3704.047; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3704.043 ; gain = 736.801 ; free physical = 138361 ; free virtual = 209667
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3704.051 ; gain = 906.520 ; free physical = 138362 ; free virtual = 209668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3718.980 ; gain = 0.000 ; free physical = 138469 ; free virtual = 209775
INFO: [Netlist 29-17] Analyzing 1277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W7/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W7/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3769.480 ; gain = 0.000 ; free physical = 138435 ; free virtual = 209741
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1054 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1053 instances

Synth Design complete, checksum: f7991394
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3769.480 ; gain = 2064.777 ; free physical = 138490 ; free virtual = 209796
# report_utilization -file runs/M150_W7/util.rpt
# report_timing_summary -file runs/M150_W7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4517.469 ; gain = 747.988 ; free physical = 138036 ; free virtual = 209342
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:38:03 2025...
