INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/lab1/lab1.sim/sim_1/synth/func/xsim/InstructionFetchUnit_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodri/Documents/nrod968/School/2021_Fall/ECE 369A/lab1/lab1.srcs/sim_1/new/InstructionFetchUnit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit_tb
