Analysis & Synthesis report for DATAPATH01
Thu Oct 13 14:51:17 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for LPM_ROM:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated
  6. Source assignments for LPM_ROM:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated
  7. Parameter Settings for User Entity Instance: LPM_ROM:inst2
  8. Parameter Settings for User Entity Instance: LPM_ROM:inst3
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Oct 13 14:51:17 2022           ;
; Quartus Prime Version       ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name               ; DATAPATH01                                  ;
; Top-level Entity Name       ; DATAPATH01                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DATAPATH01         ; DATAPATH01         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_ROM:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_ROM:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ROM:inst2                      ;
+------------------------+---------------------------------------+----------------+
; Parameter Name         ; Value                                 ; Type           ;
+------------------------+---------------------------------------+----------------+
; LPM_WIDTH              ; 20                                    ; Untyped        ;
; LPM_WIDTHAD            ; 5                                     ; Untyped        ;
; LPM_NUMWORDS           ; 32                                    ; Untyped        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                            ; Untyped        ;
; LPM_OUTDATA            ; UNREGISTERED                          ; Untyped        ;
; LPM_FILE               ; C:/Users/sneha/Downloads/InstrMem.mif ; Untyped        ;
; DEVICE_FAMILY          ; Cyclone V                             ; Untyped        ;
; AUTO_CARRY_CHAINS      ; ON                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS   ; OFF                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS    ; ON                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS ; OFF                                   ; IGNORE_CASCADE ;
+------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ROM:inst3                     ;
+------------------------+--------------------------------------+----------------+
; Parameter Name         ; Value                                ; Type           ;
+------------------------+--------------------------------------+----------------+
; LPM_WIDTH              ; 8                                    ; Untyped        ;
; LPM_WIDTHAD            ; 5                                    ; Untyped        ;
; LPM_NUMWORDS           ; 32                                   ; Untyped        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                           ; Untyped        ;
; LPM_OUTDATA            ; UNREGISTERED                         ; Untyped        ;
; LPM_FILE               ; C:/Users/sneha/Downloads/DataMem.mif ; Untyped        ;
; DEVICE_FAMILY          ; Cyclone V                            ; Untyped        ;
; AUTO_CARRY_CHAINS      ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS   ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS    ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS ; OFF                                  ; IGNORE_CASCADE ;
+------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 13 14:51:08 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH01 -c DATAPATH01
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datapath01.bdf
    Info (12023): Found entity 1: DATAPATH01
Info (12127): Elaborating entity "DATAPATH01" for the top level hierarchy
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming C:/Users/sneha/Downloads/InstrMem.mif was intended to be a quoted string
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming C:/Users/sneha/Downloads/DataMem.mif was intended to be a quoted string
Warning (275012): Pin "INSTRUCION[19..0]" overlaps another pin, block, or symbol
Warning (275011): Block or symbol "MUX2bit2way" of instance "inst9" overlaps another block or symbol
Warning (275011): Block or symbol "FourWayEightBitMultiplexer" of instance "inst16" overlaps another block or symbol
Warning (275008): Primitive "GND" of instance "inst24" not used
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/controlunit/controlunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: controlUNIT
Info (12128): Elaborating entity "controlUNIT" for hierarchy "controlUNIT:inst8"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "LPM_ROM:inst2"
Info (12130): Elaborated megafunction instantiation "LPM_ROM:inst2"
Info (12133): Instantiated megafunction "LPM_ROM:inst2" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "C:/Users/sneha/Downloads/InstrMem.mif"
    Info (12134): Parameter "LPM_NUMWORDS" = "32"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "20"
    Info (12134): Parameter "LPM_WIDTHAD" = "5"
Info (12128): Elaborating entity "altrom" for hierarchy "LPM_ROM:inst2|altrom:srom" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12131): Elaborated megafunction instantiation "LPM_ROM:inst2|altrom:srom", which is child of megafunction instantiation "LPM_ROM:inst2" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPM_ROM:inst2|altrom:srom|altsyncram:rom_block" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12131): Elaborated megafunction instantiation "LPM_ROM:inst2|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "LPM_ROM:inst2" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3191.tdf
    Info (12023): Found entity 1: altsyncram_3191 File: C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/db/altsyncram_3191.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3191" for hierarchy "LPM_ROM:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/pc8bit/pc8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC8bit
Info (12128): Elaborating entity "PC8bit" for hierarchy "PC8bit:inst"
Warning (275008): Primitive "GND" of instance "inst4" not used
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/reg8bit/reg8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reg8bit
Info (12128): Elaborating entity "reg8bit" for hierarchy "PC8bit:inst|reg8bit:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/reg4bit/reg4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reg4bit
Info (12128): Elaborating entity "reg4bit" for hierarchy "PC8bit:inst|reg8bit:inst|reg4bit:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/mux8bit2way/mux8bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX8bit2way
Info (12128): Elaborating entity "MUX8bit2way" for hierarchy "PC8bit:inst|MUX8bit2way:inst2"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/mux_bus/mux_bus.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX_bus
Info (12128): Elaborating entity "MUX_bus" for hierarchy "PC8bit:inst|MUX8bit2way:inst2|MUX_bus:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/mux1bits2way/mux1bits2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX1BITS2WAY
Info (12128): Elaborating entity "MUX1BITS2WAY" for hierarchy "PC8bit:inst|MUX8bit2way:inst2|MUX_bus:inst|MUX1BITS2WAY:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/eightbitadder/eightbitadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: EightBitAdder
Info (12128): Elaborating entity "EightBitAdder" for hierarchy "PC8bit:inst|EightBitAdder:inst3"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/lab2fulladder/fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fullAdder
Info (12128): Elaborating entity "fullAdder" for hierarchy "PC8bit:inst|EightBitAdder:inst3|fullAdder:inst7"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/lab2/halfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: halfAdder
Info (12128): Elaborating entity "halfAdder" for hierarchy "PC8bit:inst|EightBitAdder:inst3|fullAdder:inst7|halfAdder:inst2"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/alu/alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst1"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/eightbitcomparator/eightbitcomparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: EightBitComparator
Info (12128): Elaborating entity "EightBitComparator" for hierarchy "ALU:inst1|EightBitComparator:inst2"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/fourbitcomparator/fourbitcomparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FourBitComparator
Info (12128): Elaborating entity "FourBitComparator" for hierarchy "ALU:inst1|EightBitComparator:inst2|FourBitComparator:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/comparator/comparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: comparator
Info (12128): Elaborating entity "comparator" for hierarchy "ALU:inst1|EightBitComparator:inst2|FourBitComparator:inst|comparator:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FourWayEightBitMultiplexer
Info (12128): Elaborating entity "FourWayEightBitMultiplexer" for hierarchy "ALU:inst1|FourWayEightBitMultiplexer:inst5"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FourWayFourBitMultiplexer
Info (12128): Elaborating entity "FourWayFourBitMultiplexer" for hierarchy "ALU:inst1|FourWayEightBitMultiplexer:inst5|FourWayFourBitMultiplexer:inst2"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayonebitmultiplexer/fourwayonebitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FourWayOneBitMultiplexer
Info (12128): Elaborating entity "FourWayOneBitMultiplexer" for hierarchy "ALU:inst1|FourWayEightBitMultiplexer:inst5|FourWayFourBitMultiplexer:inst2|FourWayOneBitMultiplexer:inst3"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/bitwisexor/eightbitxor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: EightBitXOR
Info (12128): Elaborating entity "EightBitXOR" for hierarchy "ALU:inst1|EightBitXOR:inst8"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/rightarithmeticshift/rightshift.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RightShift
Info (12128): Elaborating entity "RightShift" for hierarchy "ALU:inst1|RightShift:inst4"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/regfile16by8bit/regfile16by8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: regFile16by8bit
Info (12128): Elaborating entity "regFile16by8bit" for hierarchy "regFile16by8bit:inst4"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/mux16/mux16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX16
Info (12128): Elaborating entity "MUX16" for hierarchy "regFile16by8bit:inst4|MUX16:inst17"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/mux8bit4way/mux8bit4way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX8bit4way
Info (12128): Elaborating entity "MUX8bit4way" for hierarchy "regFile16by8bit:inst4|MUX16:inst17|MUX8bit4way:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/dcdr4bit/dcdr4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dcdr4bit
Info (12128): Elaborating entity "dcdr4bit" for hierarchy "regFile16by8bit:inst4|dcdr4bit:inst16"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/decoderclkfree/dcdrclkfree.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dcdrCLKfree
Info (12128): Elaborating entity "dcdrCLKfree" for hierarchy "regFile16by8bit:inst4|dcdr4bit:inst16|dcdrCLKfree:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/demux8bit16way/demux8bit16way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DEMUX8bit16way
Info (12128): Elaborating entity "DEMUX8bit16way" for hierarchy "regFile16by8bit:inst4|DEMUX8bit16way:inst19"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/demux8bit2way/demux8bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DEMUX8BIT2WAY
Info (12128): Elaborating entity "DEMUX8BIT2WAY" for hierarchy "regFile16by8bit:inst4|DEMUX8bit16way:inst19|DEMUX8BIT2WAY:inst5"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/demux4bit2way/demux4bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DEMUX4BIT2WAY
Info (12128): Elaborating entity "DEMUX4BIT2WAY" for hierarchy "regFile16by8bit:inst4|DEMUX8bit16way:inst19|DEMUX8BIT2WAY:inst5|DEMUX4BIT2WAY:inst"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/demux1i_2o/demux1i_2o.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DEMUX1I_2O
Info (12128): Elaborating entity "DEMUX1I_2O" for hierarchy "regFile16by8bit:inst4|DEMUX8bit16way:inst19|DEMUX8BIT2WAY:inst5|DEMUX4BIT2WAY:inst|DEMUX1I_2O:inst"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "LPM_ROM:inst3"
Info (12130): Elaborated megafunction instantiation "LPM_ROM:inst3"
Info (12133): Instantiated megafunction "LPM_ROM:inst3" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "C:/Users/sneha/Downloads/DataMem.mif"
    Info (12134): Parameter "LPM_NUMWORDS" = "32"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "5"
Info (12128): Elaborating entity "altrom" for hierarchy "LPM_ROM:inst3|altrom:srom" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12131): Elaborated megafunction instantiation "LPM_ROM:inst3|altrom:srom", which is child of megafunction instantiation "LPM_ROM:inst3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPM_ROM:inst3|altrom:srom|altsyncram:rom_block" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12131): Elaborated megafunction instantiation "LPM_ROM:inst3|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "LPM_ROM:inst3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3r81.tdf
    Info (12023): Found entity 1: altsyncram_3r81 File: C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/db/altsyncram_3r81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3r81" for hierarchy "LPM_ROM:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/mux2bit2way/mux2bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX2bit2way
Info (12128): Elaborating entity "MUX2bit2way" for hierarchy "MUX2bit2way:inst19"
Warning (12125): Using design file /users/sneha/onedrive/documents/datapath01comp/subtractor/subtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Subtractor
Info (12128): Elaborating entity "Subtractor" for hierarchy "Subtractor:inst20"
Error (12002): Port "ALU_SEL" does not exist in macrofunction "inst8"
Error (12002): Port "PC_SEL" does not exist in macrofunction "inst8"
Error (12002): Port "PC_wrt" does not exist in macrofunction "inst8"
Error (12002): Port "enwrt" does not exist in macrofunction "inst8"
Error (12002): Port "memenabINST" does not exist in macrofunction "inst8"
Error (12002): Port "memenbDATA" does not exist in macrofunction "inst8"
Error (12002): Port "sel_wrt" does not exist in macrofunction "inst8"
Error (12002): Port "src_ALU" does not exist in macrofunction "inst8"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 38 warnings
    Error: Peak virtual memory: 4793 megabytes
    Error: Processing ended: Thu Oct 13 14:51:17 2022
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:18


