conv1:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: &id001 {}
pool1:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
conv2:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
pool2:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
conv3a:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
conv3b:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
pool3:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
conv4a:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
conv4b:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
pool4:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
conv5a:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
conv5b:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
pool5:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
fc6:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
fc7:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
fc8:
  bits_activations: 8
  bits_weights: 8
  bits_bias: 30
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
dropout1:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
dropout2:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu1:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu2:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu3:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu4:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu5:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu6:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu7:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu8:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu9:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
relu10:
  bits_activations: 8
  bits_weights: null
  bits_bias: null
  mode: SYMMETRIC
  clip_acts: NONE
  clip_n_stds: null
  clip_half_range: false
  per_channel_wts: false
  scale_approx_mult_bits: 2
  inputs_quant_auto_fallback: true
  fpq_module: null
  model_activation_stats: null
  overrides: *id001
