Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 14 00:55:21 2023
| Host         : LAPTOP-C9N1JGD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.509       -1.846                      6                  906        0.132        0.000                      0                  906        4.500        0.000                       0                   337  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.509       -1.846                      6                  906        0.132        0.000                      0                  906        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.509ns,  Total Violation       -1.846ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 4.742ns (45.266%)  route 5.734ns (54.734%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.623     5.207    auto/test_shifter/CLK
    SLICE_X61Y60         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.489     6.152    auto/test_shifter/aluUnit/Q[0]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.124     6.276 f  auto/test_shifter/aluUnit/M_reg_current_out_q[15]_i_3__1/O
                         net (fo=43, routed)          0.343     6.619    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X59Y60         LUT5 (Prop_lut5_I3_O)        0.124     6.743 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_1__1/O
                         net (fo=1, routed)           0.324     7.067    auto/test_shifter/aluUnit/M_aluUnit_a[3]
    SLICE_X61Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.804 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=24, routed)          0.596     8.400    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X62Y61         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.197 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.395     9.592    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X62Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.361 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.361    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.632 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.701    11.333    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.177 f  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/CO[3]
                         net (fo=15, routed)          1.110    13.287    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124    13.411 f  auto/test_shifter/M_reg_current_statusPF_q[0]_i_36/O
                         net (fo=4, routed)           0.299    13.710    auto/test_shifter/M_reg_current_statusPF_q[0]_i_36_n_0
    SLICE_X63Y63         LUT2 (Prop_lut2_I0_O)        0.124    13.834 f  auto/test_shifter/M_reg_current_statusPF_q[0]_i_23__0/O
                         net (fo=6, routed)           0.604    14.437    auto/test_shifter/aluUnit/M_reg_current_statusPF_q_reg[0]_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.124    14.561 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_7__1/O
                         net (fo=1, routed)           0.310    14.872    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_7__1_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124    14.996 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_2__2/O
                         net (fo=1, routed)           0.563    15.559    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_2__2_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.683 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.683    auto/test_shifter/aluUnit_n_1
    SLICE_X59Y65         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.502    14.906    auto/test_shifter/CLK
    SLICE_X59Y65         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X59Y65         FDRE (Setup_fdre_C_D)        0.031    15.174    auto/test_shifter/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 5.165ns (50.101%)  route 5.144ns (49.899%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    auto/test_multiply/CLK
    SLICE_X55Y61         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=26, routed)          0.298     5.894    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1][0]
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.018 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=12, routed)          0.832     6.850    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.974 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_7/O
                         net (fo=4, routed)           0.613     7.587    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      3.841    11.428 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=4, routed)           0.849    12.277    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.124    12.401 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__3/O
                         net (fo=6, routed)           0.976    13.377    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__3_n_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I0_O)        0.124    13.501 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__3/O
                         net (fo=1, routed)           0.526    14.027    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__3_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.151 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__3/O
                         net (fo=2, routed)           0.592    14.743    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__3_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.867 f  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1/O
                         net (fo=3, routed)           0.458    15.325    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.449 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    15.449    auto/test_multiply/alu_unit_n_1
    SLICE_X51Y63         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.437    14.841    auto/test_multiply/CLK
    SLICE_X51Y63         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y63         FDRE (Setup_fdre_C_D)        0.032    15.096    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.311ns  (logic 4.618ns (44.788%)  route 5.693ns (55.212%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.623     5.207    auto/test_shifter/CLK
    SLICE_X61Y60         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.489     6.152    auto/test_shifter/aluUnit/Q[0]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.124     6.276 f  auto/test_shifter/aluUnit/M_reg_current_out_q[15]_i_3__1/O
                         net (fo=43, routed)          0.343     6.619    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X59Y60         LUT5 (Prop_lut5_I3_O)        0.124     6.743 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_1__1/O
                         net (fo=1, routed)           0.324     7.067    auto/test_shifter/aluUnit/M_aluUnit_a[3]
    SLICE_X61Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.804 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=24, routed)          0.596     8.400    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X62Y61         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.197 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.395     9.592    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X62Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.361 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.361    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.632 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.701    11.333    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.177 f  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/CO[3]
                         net (fo=15, routed)          1.080    13.257    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_0
    SLICE_X63Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.381 r  auto/test_shifter/M_reg_current_statusPF_q[1]_i_37/O
                         net (fo=2, routed)           0.781    14.161    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.124    14.285 f  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_23_comp_3/O
                         net (fo=1, routed)           0.394    14.680    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_23_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.804 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_comp_1/O
                         net (fo=1, routed)           0.590    15.394    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.518 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_1__2_comp_1/O
                         net (fo=1, routed)           0.000    15.518    auto/test_shifter/aluUnit_n_0
    SLICE_X64Y64         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.504    14.908    auto/test_shifter/CLK
    SLICE_X64Y64         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.081    15.212    auto/test_shifter/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 4.802ns (47.091%)  route 5.395ns (52.909%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.623     5.207    auto/test_shifter/CLK
    SLICE_X61Y60         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.489     6.152    auto/test_shifter/aluUnit/Q[0]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.124     6.276 f  auto/test_shifter/aluUnit/M_reg_current_out_q[15]_i_3__1/O
                         net (fo=43, routed)          0.343     6.619    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X59Y60         LUT5 (Prop_lut5_I3_O)        0.124     6.743 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_1__1/O
                         net (fo=1, routed)           0.324     7.067    auto/test_shifter/aluUnit/M_aluUnit_a[3]
    SLICE_X61Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.804 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=24, routed)          0.596     8.400    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X62Y61         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.197 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.395     9.592    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X62Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.361 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.361    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.632 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.701    11.333    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.851    12.184 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/O[2]
                         net (fo=24, routed)          0.774    12.959    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_23_0[1]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.301    13.260 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_33/O
                         net (fo=1, routed)           0.661    13.921    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_33_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.045 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_18/O
                         net (fo=2, routed)           0.618    14.663    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_18_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.787 r  auto/test_shifter/aluUnit/M_track_failure_q_i_5__2/O
                         net (fo=1, routed)           0.493    15.280    auto/test_shifter/aluUnit/M_track_failure_q_i_5__2_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.404 r  auto/test_shifter/aluUnit/M_track_failure_q_i_1__2_comp/O
                         net (fo=1, routed)           0.000    15.404    auto/test_shifter/aluUnit_n_19
    SLICE_X65Y64         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.504    14.908    auto/test_shifter/CLK
    SLICE_X65Y64         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.029    15.160    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.180ns  (logic 5.165ns (50.738%)  route 5.015ns (49.262%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    auto/test_multiply/CLK
    SLICE_X55Y61         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=26, routed)          0.298     5.894    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1][0]
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.018 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=12, routed)          0.832     6.850    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.974 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_7/O
                         net (fo=4, routed)           0.613     7.587    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      3.841    11.428 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=4, routed)           0.849    12.277    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.124    12.401 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__3/O
                         net (fo=6, routed)           0.976    13.377    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__3_n_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I0_O)        0.124    13.501 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__3/O
                         net (fo=1, routed)           0.526    14.027    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__3_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.151 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__3/O
                         net (fo=2, routed)           0.592    14.743    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__3_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.867 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1/O
                         net (fo=3, routed)           0.329    15.196    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.320 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__3/O
                         net (fo=1, routed)           0.000    15.320    auto/test_multiply/alu_unit_n_19
    SLICE_X49Y63         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.436    14.840    auto/test_multiply/CLK
    SLICE_X49Y63         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)        0.032    15.095    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 5.165ns (50.821%)  route 4.998ns (49.179%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    auto/test_multiply/CLK
    SLICE_X55Y61         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=26, routed)          0.298     5.894    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1][0]
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.018 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=12, routed)          0.832     6.850    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.974 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_7/O
                         net (fo=4, routed)           0.613     7.587    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      3.841    11.428 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=4, routed)           0.849    12.277    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.124    12.401 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__3/O
                         net (fo=6, routed)           0.976    13.377    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_11__3_n_0
    SLICE_X53Y62         LUT4 (Prop_lut4_I0_O)        0.124    13.501 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__3/O
                         net (fo=1, routed)           0.526    14.027    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__3_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.151 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__3/O
                         net (fo=2, routed)           0.592    14.743    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__3_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.867 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1/O
                         net (fo=3, routed)           0.312    15.179    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    15.303 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    15.303    auto/test_multiply/alu_unit_n_0
    SLICE_X53Y63         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.437    14.841    auto/test_multiply/CLK
    SLICE_X53Y63         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)        0.032    15.096    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 2.486ns (29.059%)  route 6.069ns (70.941%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.546     5.130    auto/test_adder/CLK
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=30, routed)          1.151     6.799    auto/test_adder/alu_unit/M_reg_current_statusPF_q_reg[1]_0[0]
    SLICE_X55Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.923 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.154     7.077    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.201 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          0.483     7.683    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.807 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_2/O
                         net (fo=11, routed)          0.565     8.372    auto/test_adder/alu_unit/out_intermediate0_carry_i_2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.919 r  auto/test_adder/alu_unit/out_intermediate0_carry/O[2]
                         net (fo=5, routed)           0.998     9.917    auto/test_adder/alu_unit/out_intermediate0_carry_n_5
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.329    10.246 r  auto/test_adder/alu_unit/M_track_failure_q_i_14/O
                         net (fo=2, routed)           0.966    11.212    auto/test_adder/alu_unit/M_track_failure_q_i_14_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I2_O)        0.348    11.560 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_8/O
                         net (fo=2, routed)           0.592    12.152    auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_8_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.276 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_5/O
                         net (fo=2, routed)           0.484    12.760    auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_5_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I2_O)        0.124    12.884 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_2__2/O
                         net (fo=2, routed)           0.677    13.561    auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_2__2_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.685 r  auto/test_adder/alu_unit/M_track_failure_q_i_1/O
                         net (fo=1, routed)           0.000    13.685    auto/test_adder/alu_unit_n_20
    SLICE_X55Y71         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.430    14.834    auto/test_adder/CLK
    SLICE_X55Y71         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)        0.029    15.086    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.764ns (32.575%)  route 5.721ns (67.425%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.546     5.130    auto/test_adder/CLK
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=30, routed)          1.151     6.799    auto/test_adder/alu_unit/M_reg_current_statusPF_q_reg[1]_0[0]
    SLICE_X55Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.923 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.154     7.077    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.201 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          0.483     7.683    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.807 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_2/O
                         net (fo=11, routed)          0.565     8.372    auto/test_adder/alu_unit/out_intermediate0_carry_i_2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.892 r  auto/test_adder/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.892    auto/test_adder/alu_unit/out_intermediate0_carry_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.207 r  auto/test_adder/alu_unit/out_intermediate0_carry__0/O[3]
                         net (fo=4, routed)           0.689     9.896    auto/test_adder/alu_unit/out_intermediate0_carry__0_n_4
    SLICE_X55Y70         LUT5 (Prop_lut5_I3_O)        0.335    10.231 f  auto/test_adder/alu_unit/M_track_failure_q_i_13/O
                         net (fo=3, routed)           0.974    11.205    auto/test_adder/alu_unit/M_track_failure_q_i_13_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I4_O)        0.332    11.537 f  auto/test_adder/alu_unit/M_track_failure_q_i_5/O
                         net (fo=2, routed)           0.634    12.170    auto/test_adder/alu_unit/M_track_failure_q_i_5_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.294 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_7/O
                         net (fo=1, routed)           0.759    13.054    auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_7_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.124    13.178 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_4__2/O
                         net (fo=1, routed)           0.313    13.491    auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_4__2_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    13.615 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.615    auto/test_adder/alu_unit_n_2
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.432    14.836    auto/test_adder/CLK
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X56Y70         FDRE (Setup_fdre_C_D)        0.079    15.174    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 2.486ns (29.689%)  route 5.887ns (70.311%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.546     5.130    auto/test_adder/CLK
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=30, routed)          1.151     6.799    auto/test_adder/alu_unit/M_reg_current_statusPF_q_reg[1]_0[0]
    SLICE_X55Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.923 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.154     7.077    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.201 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          0.483     7.683    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.807 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_2/O
                         net (fo=11, routed)          0.565     8.372    auto/test_adder/alu_unit/out_intermediate0_carry_i_2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.919 r  auto/test_adder/alu_unit/out_intermediate0_carry/O[2]
                         net (fo=5, routed)           0.998     9.917    auto/test_adder/alu_unit/out_intermediate0_carry_n_5
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.329    10.246 r  auto/test_adder/alu_unit/M_track_failure_q_i_14/O
                         net (fo=2, routed)           0.966    11.212    auto/test_adder/alu_unit/M_track_failure_q_i_14_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I2_O)        0.348    11.560 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_8/O
                         net (fo=2, routed)           0.592    12.152    auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_8_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.276 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_5/O
                         net (fo=2, routed)           0.484    12.760    auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_5_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I2_O)        0.124    12.884 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_2__2/O
                         net (fo=2, routed)           0.496    13.380    auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_2__2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.504 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.504    auto/test_adder/alu_unit_n_1
    SLICE_X55Y69         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.431    14.835    auto/test_adder/CLK
    SLICE_X55Y69         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.029    15.087    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 auto/test_boolean/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 2.736ns (32.335%)  route 5.726ns (67.665%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.546     5.130    auto/test_boolean/CLK
    SLICE_X46Y67         FDRE                                         r  auto/test_boolean/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  auto/test_boolean/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=27, routed)          0.878     6.526    auto/test_boolean/aluUnit/Q[1]
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.650 f  auto/test_boolean/aluUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=29, routed)          0.668     7.319    auto/test_boolean/aluUnit/FSM_sequential_M_state_q_reg[1]_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.443 r  auto/test_boolean/aluUnit/out_intermediate0__0_carry_i_1/O
                         net (fo=1, routed)           0.519     7.962    auto/test_boolean/aluUnit/out_intermediate0__0_carry_i_1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.469 r  auto/test_boolean/aluUnit/out_intermediate0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.469    auto/test_boolean/aluUnit/out_intermediate0__0_carry_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  auto/test_boolean/aluUnit/out_intermediate0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.583    auto/test_boolean/aluUnit/out_intermediate0__0_carry__0_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.896 r  auto/test_boolean/aluUnit/out_intermediate0__0_carry__1/O[3]
                         net (fo=2, routed)           0.820     9.717    auto/test_boolean/aluUnit/out_intermediate0__0_carry__1_n_4
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.332    10.049 r  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_21/O
                         net (fo=2, routed)           1.046    11.095    auto/test_boolean/aluUnit/in6[11]
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.332    11.427 r  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_6__0/O
                         net (fo=3, routed)           0.702    12.128    auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_6__0_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    12.252 r  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[1]_i_5__0/O
                         net (fo=2, routed)           0.599    12.851    auto/test_boolean/aluUnit/M_reg_current_statusPF_q[1]_i_5__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.975 r  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[1]_i_2__3/O
                         net (fo=1, routed)           0.492    13.468    auto/test_boolean/aluUnit/M_reg_current_statusPF_q[1]_i_2__3_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.592 r  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    13.592    auto/test_boolean/aluUnit_n_1
    SLICE_X46Y67         FDRE                                         r  auto/test_boolean/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.430    14.834    auto/test_boolean/CLK
    SLICE_X46Y67         FDRE                                         r  auto/test_boolean/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.296    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)        0.081    15.176    auto/test_boolean/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_current_test_case_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.590     1.534    auto/test_shifter/CLK
    SLICE_X61Y60         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.079     1.754    auto/test_shifter/M_state_q[0]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  auto/test_shifter/M_current_test_case_register_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.799    auto/test_shifter/M_current_test_case_register_q[2]_i_1__3_n_0
    SLICE_X60Y60         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.860     2.049    auto/test_shifter/CLK
    SLICE_X60Y60         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[2]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.120     1.667    auto/test_shifter/M_current_test_case_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 M_auto_mode_register_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_mode_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  M_auto_mode_register_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  M_auto_mode_register_q_reg/Q
                         net (fo=1, routed)           0.082     1.755    auto/M_auto_mode_register_q
    SLICE_X57Y58         LUT5 (Prop_lut5_I4_O)        0.048     1.803 r  auto/M_mode_q_i_1/O
                         net (fo=1, routed)           0.000     1.803    auto_n_28
    SLICE_X57Y58         FDRE                                         r  M_mode_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.833     2.023    clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  M_mode_q_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X57Y58         FDRE (Hold_fdre_C_D)         0.105     1.627    M_mode_q_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_speed_through_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.681%)  route 0.188ns (50.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.562     1.506    auto/test_multiply/CLK
    SLICE_X55Y61         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=26, routed)          0.188     1.835    auto/test_multiply/M_state_q[0]
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  auto/test_multiply/M_speed_through_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    auto/test_multiply/M_speed_through_q[0]_i_1_n_0
    SLICE_X56Y62         FDRE                                         r  auto/test_multiply/M_speed_through_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.830     2.020    auto/test_multiply/CLK
    SLICE_X56Y62         FDRE                                         r  auto/test_multiply/M_speed_through_q_reg[0]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.120     1.661    auto/test_multiply/M_speed_through_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 auto/test_boolean/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_reg_current_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.458%)  route 0.198ns (51.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.557     1.501    auto/test_boolean/CLK
    SLICE_X48Y68         FDRE                                         r  auto/test_boolean/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto/test_boolean/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=29, routed)          0.198     1.840    auto/test_boolean/aluUnit/Q[0]
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  auto/test_boolean/aluUnit/M_reg_current_out_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    auto/test_boolean/M_reg_current_out_d0_in[14]
    SLICE_X50Y69         FDRE                                         r  auto/test_boolean/M_reg_current_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.824     2.014    auto/test_boolean/CLK
    SLICE_X50Y69         FDRE                                         r  auto/test_boolean/M_reg_current_out_q_reg[14]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.120     1.655    auto/test_boolean/M_reg_current_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_tester_function_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.586     1.530    auto/CLK
    SLICE_X59Y67         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/Q
                         net (fo=44, routed)          0.136     1.807    auto/M_tester_function_state_q[2]
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  auto/FSM_sequential_M_tester_function_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    auto/FSM_sequential_M_tester_function_state_q[1]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.854     2.043    auto/CLK
    SLICE_X59Y67         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.092     1.622    auto/FSM_sequential_M_tester_function_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.270%)  route 0.140ns (39.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.557     1.501    auto/test_adder/CLK
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=30, routed)          0.140     1.805    auto/test_adder/M_state_q[0]
    SLICE_X57Y70         LUT4 (Prop_lut4_I0_O)        0.048     1.853 r  auto/test_adder/M_current_test_case_register_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    auto/test_adder/M_current_test_case_register_q[1]_i_1_n_0
    SLICE_X57Y70         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.823     2.013    auto/test_adder/CLK
    SLICE_X57Y70         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.107     1.621    auto/test_adder/M_current_test_case_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 auto/test_boolean/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_reg_current_out_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.958%)  route 0.202ns (52.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.557     1.501    auto/test_boolean/CLK
    SLICE_X48Y68         FDRE                                         r  auto/test_boolean/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto/test_boolean/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=29, routed)          0.202     1.844    auto/test_boolean/aluUnit/Q[0]
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.889 r  auto/test_boolean/aluUnit/M_reg_current_out_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    auto/test_boolean/M_reg_current_out_d0_in[7]
    SLICE_X50Y69         FDRE                                         r  auto/test_boolean/M_reg_current_out_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.824     2.014    auto/test_boolean/CLK
    SLICE_X50Y69         FDRE                                         r  auto/test_boolean/M_reg_current_out_q_reg[7]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.121     1.656    auto/test_boolean/M_reg_current_out_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.557     1.501    auto/test_adder/CLK
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/Q
                         net (fo=2, routed)           0.151     1.816    auto/test_adder/alu_unit/M_test_adder_current_statusPF[0]
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    auto/test_adder/alu_unit_n_2
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.823     2.013    auto/test_adder/CLK
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X56Y70         FDRE (Hold_fdre_C_D)         0.121     1.622    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.929%)  route 0.140ns (40.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.557     1.501    auto/test_adder/CLK
    SLICE_X56Y70         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=30, routed)          0.140     1.805    auto/test_adder/M_state_q[0]
    SLICE_X57Y70         LUT4 (Prop_lut4_I2_O)        0.045     1.850 r  auto/test_adder/M_current_test_case_register_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    auto/test_adder/M_current_test_case_register_q[0]_i_1_n_0
    SLICE_X57Y70         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.823     2.013    auto/test_adder/CLK
    SLICE_X57Y70         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.091     1.605    auto/test_adder/M_current_test_case_register_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 auto/test_compare/M_track_failure_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.556     1.500    auto/test_compare/CLK
    SLICE_X43Y66         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  auto/test_compare/M_track_failure_q_reg/Q
                         net (fo=2, routed)           0.155     1.795    auto/test_compare/alu_unit/compareUnit/M_track_failure_q
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  auto/test_compare/alu_unit/compareUnit/M_track_failure_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    auto/test_compare/alu_unit_n_5
    SLICE_X43Y66         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.824     2.013    auto/test_compare/CLK
    SLICE_X43Y66         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
                         clock pessimism             -0.514     1.500    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.092     1.592    auto/test_compare/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y58   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y58   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y66   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y67   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y67   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y70   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y68   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y70   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y62   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   auto/test_shifter/M_reg_current_out_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   auto/test_shifter/M_reg_current_out_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   auto/test_shifter/M_reg_current_out_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63   auto/test_shifter/M_reg_current_out_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   auto/test_shifter/M_reg_current_out_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   auto/test_shifter/M_reg_current_out_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   auto/test_shifter/M_reg_current_out_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y70   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y70   auto/test_adder/M_current_test_case_register_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y70   auto/test_adder/M_current_test_case_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y70   auto/test_adder/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y70   auto/test_adder/M_current_test_case_register_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y70   auto/test_adder/M_current_test_case_register_q_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y62   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y70   auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y69   auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   auto/test_adder/M_track_failure_q_reg/C



