{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604008706969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604008706975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 17:58:26 2020 " "Processing started: Thu Oct 29 17:58:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604008706975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008706975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_slti_Oct28 -c mejia_slti_Oct28 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_slti_Oct28 -c mejia_slti_Oct28" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008706975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604008707265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604008707265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Oct28-arch " "Found design unit 1: mejia_register32_Oct28-arch" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_register32_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715774 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Oct28 " "Found entity 1: mejia_register32_Oct28" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_register32_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008715774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register16_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register16_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register16_Oct28-arch " "Found design unit 1: mejia_register16_Oct28-arch" {  } { { "mejia_register16_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_register16_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715775 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register16_Oct28 " "Found entity 1: mejia_register16_Oct28" {  } { { "mejia_register16_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_register16_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008715775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_extend_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_extend_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_extend_Oct28-arch " "Found design unit 1: mejia_extend_Oct28-arch" {  } { { "mejia_extend_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_extend_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715776 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_extend_Oct28 " "Found entity 1: mejia_extend_Oct28" {  } { { "mejia_extend_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_extend_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008715776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_comparator_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_comparator_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_comparator_Oct28-arch " "Found design unit 1: mejia_comparator_Oct28-arch" {  } { { "mejia_comparator_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_comparator_Oct28.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715777 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_comparator_Oct28 " "Found entity 1: mejia_comparator_Oct28" {  } { { "mejia_comparator_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_comparator_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008715777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_slti_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_slti_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_slti_Oct28-arch " "Found design unit 1: mejia_slti_Oct28-arch" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715778 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_slti_Oct28 " "Found entity 1: mejia_slti_Oct28" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008715778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_slti_oct28_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_slti_oct28_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_slti_Oct28_tb-arch_tb " "Found design unit 1: mejia_slti_Oct28_tb-arch_tb" {  } { { "mejia_slti_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715779 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_slti_Oct28_tb " "Found entity 1: mejia_slti_Oct28_tb" {  } { { "mejia_slti_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604008715779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008715779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_slti_Oct28 " "Elaborating entity \"mejia_slti_Oct28\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604008715809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Oct28 mejia_register32_Oct28:REG_RS " "Elaborating entity \"mejia_register32_Oct28\" for hierarchy \"mejia_register32_Oct28:REG_RS\"" {  } { { "mejia_slti_Oct28.vhd" "REG_RS" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604008715830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register16_Oct28 mejia_register16_Oct28:REG_IMM " "Elaborating entity \"mejia_register16_Oct28\" for hierarchy \"mejia_register16_Oct28:REG_IMM\"" {  } { { "mejia_slti_Oct28.vhd" "REG_IMM" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604008715855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_extend_Oct28 mejia_extend_Oct28:Extend_32 " "Elaborating entity \"mejia_extend_Oct28\" for hierarchy \"mejia_extend_Oct28:Extend_32\"" {  } { { "mejia_slti_Oct28.vhd" "Extend_32" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604008715869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_comparator_Oct28 mejia_comparator_Oct28:SLTI_OP " "Elaborating entity \"mejia_comparator_Oct28\" for hierarchy \"mejia_comparator_Oct28:SLTI_OP\"" {  } { { "mejia_slti_Oct28.vhd" "SLTI_OP" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604008715882 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[1\] GND " "Pin \"RTout\[1\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[2\] GND " "Pin \"RTout\[2\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[3\] GND " "Pin \"RTout\[3\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[4\] GND " "Pin \"RTout\[4\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[5\] GND " "Pin \"RTout\[5\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[6\] GND " "Pin \"RTout\[6\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[7\] GND " "Pin \"RTout\[7\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[8\] GND " "Pin \"RTout\[8\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[9\] GND " "Pin \"RTout\[9\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[10\] GND " "Pin \"RTout\[10\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[11\] GND " "Pin \"RTout\[11\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[12\] GND " "Pin \"RTout\[12\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[13\] GND " "Pin \"RTout\[13\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[14\] GND " "Pin \"RTout\[14\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[15\] GND " "Pin \"RTout\[15\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[16\] GND " "Pin \"RTout\[16\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[17\] GND " "Pin \"RTout\[17\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[18\] GND " "Pin \"RTout\[18\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[19\] GND " "Pin \"RTout\[19\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[20\] GND " "Pin \"RTout\[20\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[21\] GND " "Pin \"RTout\[21\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[22\] GND " "Pin \"RTout\[22\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[23\] GND " "Pin \"RTout\[23\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[24\] GND " "Pin \"RTout\[24\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[25\] GND " "Pin \"RTout\[25\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[26\] GND " "Pin \"RTout\[26\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[27\] GND " "Pin \"RTout\[27\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[28\] GND " "Pin \"RTout\[28\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[29\] GND " "Pin \"RTout\[29\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[30\] GND " "Pin \"RTout\[30\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RTout\[31\] GND " "Pin \"RTout\[31\]\" is stuck at GND" {  } { { "mejia_slti_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_slti/mejia_slti_Oct28.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604008716462 "|mejia_slti_Oct28|RTout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604008716462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604008716534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604008716851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604008716851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604008716926 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604008716926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604008716926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604008716926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604008716956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 17:58:36 2020 " "Processing ended: Thu Oct 29 17:58:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604008716956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604008716956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604008716956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604008716956 ""}
