
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.28000000000000000000;
2.28000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53  246104.5      1.33     564.0   31453.9                          
    0:00:53  246104.5      1.33     564.0   31453.9                          
    0:00:53  246439.7      1.33     564.0   31453.9                          
    0:00:53  246766.9      1.33     564.0   31453.9                          
    0:00:53  247094.0      1.33     564.0   31453.9                          
    0:00:54  247421.2      1.33     564.0   31453.9                          
    0:00:54  247748.4      1.33     564.0   31453.9                          
    0:00:54  248075.6      1.33     564.0   31453.9                          
    0:00:54  248726.2      1.33     561.9   28175.4                          
    0:01:30  248859.2      0.69     203.5    1837.3                          
    0:01:31  248859.2      0.69     203.5    1837.3                          
    0:01:31  248859.2      0.69     203.5    1837.3                          
    0:01:31  248859.8      0.69     203.5    1837.3                          
    0:01:32  248859.8      0.69     203.5    1837.3                          
    0:01:59  198612.1      0.71     136.2     274.1                          
    0:02:02  198548.8      0.69     135.2     238.9                          
    0:02:07  198565.0      0.68     133.2     223.7                          
    0:02:09  198579.1      0.67     131.3     214.5                          
    0:02:13  198586.3      0.66     128.4     201.8                          
    0:02:15  198599.3      0.65     126.9     188.3                          
    0:02:16  198604.1      0.64     125.4     169.5                          
    0:02:17  198629.9      0.64     124.2     150.7                          
    0:02:19  198645.1      0.62     120.2     131.9                          
    0:02:20  198659.7      0.60     117.9     120.5                          
    0:02:21  198667.9      0.58     115.7     115.3                          
    0:02:22  198454.9      0.58     115.7     115.3                          
    0:02:22  198454.9      0.58     115.7     115.3                          
    0:02:23  198452.2      0.58     114.8      54.5                          
    0:02:23  198455.4      0.58     114.1      12.9                          
    0:02:24  198455.7      0.56     112.1       0.0                          
    0:02:24  198455.7      0.56     112.1       0.0                          
    0:02:24  198455.7      0.56     112.1       0.0                          
    0:02:24  198455.7      0.56     112.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:24  198455.7      0.56     112.1       0.0                          
    0:02:25  198503.0      0.52     109.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:25  198525.4      0.50     108.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:25  198544.8      0.50     107.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:25  198569.5      0.49     106.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:26  198583.9      0.48     105.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:26  198607.6      0.48     105.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:26  198635.8      0.47     104.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:26  198648.0      0.47     104.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:26  198670.1      0.47     103.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:26  198702.0      0.46     103.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:26  198715.8      0.46     103.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:27  198735.2      0.46     102.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:27  198744.8      0.46     102.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:27  198770.6      0.46     100.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  198800.7      0.46      98.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  198831.5      0.46      96.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  198862.4      0.45      94.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:27  198883.7      0.45      92.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  198909.5      0.45      90.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  198928.4      0.45      88.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  198938.7      0.45      88.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:27  198944.6      0.45      88.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:28  198949.4      0.45      88.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:28  198954.2      0.45      88.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:28  198982.4      0.44      87.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:28  198987.7      0.44      87.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:28  198996.5      0.44      86.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:28  199015.1      0.44      86.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:28  199032.1      0.44      85.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199047.3      0.44      84.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199059.0      0.44      84.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199073.3      0.43      84.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199085.6      0.42      83.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199097.8      0.42      83.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199121.7      0.42      82.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199160.0      0.42      80.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199188.2      0.41      79.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199208.7      0.41      78.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199227.1      0.41      77.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199241.4      0.41      76.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  199259.3      0.41      74.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  199267.5      0.41      74.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199271.5      0.41      74.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199288.3      0.41      74.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199297.8      0.40      73.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199315.1      0.40      73.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199337.2      0.40      73.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199352.4      0.40      72.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199368.3      0.39      72.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199380.8      0.39      72.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199389.1      0.39      72.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199399.4      0.39      72.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199418.3      0.39      71.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199428.4      0.39      71.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199436.4      0.38      71.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199440.9      0.38      71.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199447.1      0.38      71.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199462.8      0.38      70.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199477.7      0.38      69.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199496.0      0.38      68.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199510.9      0.38      68.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199529.3      0.38      67.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199552.7      0.37      66.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199565.4      0.37      65.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199581.4      0.37      65.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199596.0      0.37      64.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199611.7      0.37      63.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199626.6      0.37      62.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199648.4      0.36      61.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199663.3      0.36      60.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199676.1      0.36      60.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:33  199682.7      0.36      59.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199692.6      0.35      59.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  199709.6      0.35      58.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199718.4      0.35      58.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199730.9      0.34      58.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  199735.9      0.34      57.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199746.8      0.34      57.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:33  199761.7      0.34      57.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:34  199777.7      0.34      56.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  199791.5      0.33      56.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  199804.6      0.33      56.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199817.9      0.33      55.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:34  199831.2      0.33      55.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:34  199840.2      0.32      55.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  199860.2      0.32      54.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  199877.5      0.32      54.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  199896.1      0.32      54.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:34  199904.6      0.32      53.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:35  199910.4      0.32      53.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:35  199924.3      0.32      53.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  199937.8      0.32      52.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:35  199947.7      0.32      52.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  199958.8      0.32      51.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  199972.1      0.32      51.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:35  199988.1      0.32      50.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200001.9      0.32      49.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200016.8      0.31      49.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  200023.8      0.31      49.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200028.8      0.31      49.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200042.6      0.31      48.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200052.2      0.31      48.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200058.9      0.31      47.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200074.6      0.31      47.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200083.1      0.31      46.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200099.6      0.31      45.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200104.3      0.30      45.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200109.4      0.30      45.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200128.0      0.30      44.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200136.3      0.30      44.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200159.1      0.29      43.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200167.7      0.29      43.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200170.8      0.29      43.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200175.6      0.29      43.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200183.1      0.29      42.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200186.0      0.29      42.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200195.3      0.29      42.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200202.0      0.28      42.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200211.8      0.28      41.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200218.7      0.28      41.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200234.7      0.28      41.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200238.1      0.28      41.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200244.0      0.28      40.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200253.0      0.28      40.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200258.4      0.28      40.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200267.7      0.28      39.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200272.5      0.28      39.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200283.1      0.27      39.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200291.3      0.27      38.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:38  200307.3      0.27      38.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200314.5      0.27      38.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200317.1      0.27      38.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:39  200323.3      0.27      38.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200329.4      0.27      38.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200337.1      0.27      37.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:39  200339.5      0.27      37.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200344.5      0.27      37.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200348.8      0.27      37.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200364.0      0.27      37.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200372.2      0.27      36.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200385.8      0.26      36.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200389.2      0.26      36.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200391.4      0.26      36.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200397.2      0.26      36.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200399.1      0.26      36.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200403.3      0.26      35.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200415.0      0.26      35.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200422.5      0.26      35.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200435.8      0.26      35.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200441.1      0.25      34.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200447.2      0.25      34.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200456.8      0.25      34.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200466.1      0.25      34.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200478.1      0.25      34.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200482.3      0.25      34.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200488.7      0.24      34.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200503.3      0.24      34.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:41  200512.1      0.24      33.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:41  200513.7      0.24      33.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200514.5      0.24      33.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200527.6      0.24      33.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200537.9      0.24      32.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200544.0      0.24      32.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200546.7      0.24      32.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200556.0      0.24      32.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200559.5      0.24      32.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200564.5      0.23      32.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200583.4      0.23      31.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200590.6      0.23      31.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200615.9      0.23      30.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  200626.0      0.23      30.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200626.8      0.23      30.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  200643.3      0.23      29.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200649.9      0.23      29.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200656.0      0.22      29.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200661.9      0.22      29.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200664.8      0.22      29.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  200667.7      0.22      29.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200667.7      0.22      29.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200683.7      0.22      28.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200694.3      0.22      28.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200695.1      0.22      28.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200699.7      0.22      28.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  200706.3      0.22      27.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200718.5      0.22      27.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:44  200721.5      0.22      27.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:44  200729.4      0.22      27.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  200738.5      0.22      27.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  200740.1      0.21      27.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200741.4      0.21      27.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:44  200749.4      0.21      26.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200750.5      0.21      26.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200756.3      0.21      26.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:45  200759.8      0.21      26.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  200769.1      0.21      26.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:45  200771.5      0.21      26.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200778.4      0.21      26.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200781.3      0.21      26.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200783.2      0.21      26.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200789.3      0.21      26.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:46  200792.2      0.21      26.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200793.8      0.21      26.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200798.1      0.21      26.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:46  200798.9      0.21      26.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200798.9      0.21      26.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200801.5      0.20      26.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200811.1      0.20      25.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200821.8      0.20      25.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200824.7      0.20      25.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200830.3      0.20      25.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200836.9      0.20      25.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200845.4      0.20      25.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  200848.9      0.20      25.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200854.7      0.20      25.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200860.1      0.20      25.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200868.8      0.20      24.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  200874.2      0.20      24.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200874.2      0.20      24.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200881.6      0.20      24.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200890.9      0.20      24.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200896.5      0.20      23.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200900.8      0.20      23.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:48  200901.3      0.19      23.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200907.1      0.19      23.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200915.9      0.19      23.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200917.5      0.19      23.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200922.6      0.19      23.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:49  200927.6      0.19      23.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200936.4      0.19      23.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  200940.1      0.19      23.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200948.1      0.19      22.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200952.6      0.19      22.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200957.4      0.19      22.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200961.4      0.19      22.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200965.1      0.19      22.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200973.4      0.19      22.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  200982.1      0.19      22.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  200982.9      0.19      22.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  200983.7      0.19      22.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  200984.5      0.19      22.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  200992.3      0.19      22.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  200998.6      0.18      22.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201004.5      0.18      22.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201011.9      0.18      21.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201021.0      0.18      21.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201025.2      0.18      21.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201028.2      0.18      21.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201033.8      0.18      21.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201036.4      0.18      21.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201041.7      0.18      21.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201046.8      0.18      21.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201054.2      0.17      20.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201057.4      0.17      20.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201060.1      0.17      20.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201063.3      0.17      20.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201065.4      0.17      20.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201072.9      0.17      20.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201075.5      0.17      20.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201080.6      0.17      20.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  201085.1      0.17      20.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  201093.9      0.17      20.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201099.7      0.17      20.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:52  201105.8      0.17      19.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201110.1      0.17      19.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201115.4      0.16      19.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:52  201120.7      0.16      19.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:52  201126.3      0.16      19.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201128.4      0.16      19.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:52  201130.0      0.16      19.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201134.6      0.16      19.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  201140.7      0.16      19.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201144.7      0.16      19.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201147.9      0.16      19.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201156.1      0.16      19.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201158.2      0.16      18.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201166.0      0.16      18.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201168.6      0.16      18.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201167.3      0.16      18.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201169.1      0.16      18.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  201175.5      0.16      18.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201181.1      0.16      18.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201186.7      0.16      18.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201190.7      0.15      18.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201192.8      0.15      18.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201200.0      0.15      18.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201202.7      0.15      18.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201207.7      0.15      17.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201216.2      0.15      17.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201222.1      0.15      17.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201227.1      0.15      17.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201233.3      0.15      17.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201237.8      0.15      17.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201242.8      0.15      17.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201246.3      0.15      17.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201248.9      0.15      17.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201254.3      0.15      17.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201257.2      0.15      17.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201263.0      0.15      17.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201263.3      0.15      16.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201264.4      0.15      16.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201265.2      0.15      16.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201267.0      0.15      16.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201269.2      0.15      16.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201274.7      0.15      16.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201281.1      0.14      16.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201285.1      0.14      16.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201290.2      0.14      16.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201293.9      0.14      16.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201299.5      0.14      16.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201305.3      0.14      16.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:56  201310.1      0.14      15.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201313.1      0.14      15.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201315.4      0.14      15.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201321.6      0.14      15.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201330.1      0.14      15.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201339.7      0.14      15.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201347.9      0.14      15.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201355.6      0.14      15.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201359.9      0.14      15.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201362.5      0.14      14.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201367.8      0.13      14.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201375.0      0.13      14.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201379.3      0.13      14.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201384.6      0.13      14.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201392.3      0.13      14.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201397.4      0.13      14.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201403.8      0.13      14.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201407.2      0.13      14.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201408.5      0.13      14.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201415.7      0.13      14.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201422.1      0.13      14.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201430.1      0.13      14.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201433.3      0.13      14.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201438.6      0.13      14.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201443.4      0.13      14.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201451.9      0.13      13.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201454.0      0.13      13.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201456.7      0.13      13.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  201458.0      0.13      13.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201462.8      0.13      13.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201465.2      0.13      13.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201468.7      0.13      13.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  201469.2      0.13      13.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  201470.5      0.13      13.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201471.9      0.13      13.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201477.4      0.13      13.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201480.9      0.12      13.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201484.4      0.12      13.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201487.3      0.12      13.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:59  201490.2      0.12      13.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201492.6      0.12      13.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201495.0      0.12      13.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201496.3      0.12      13.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201499.8      0.12      13.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201506.4      0.12      13.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  201513.1      0.12      13.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:00  201519.7      0.12      12.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201523.5      0.12      12.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201525.9      0.12      12.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:00  201531.2      0.12      12.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201537.6      0.12      12.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201540.5      0.12      12.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201545.0      0.12      12.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201553.8      0.12      12.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201558.8      0.12      12.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:00  201562.6      0.12      12.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:01  201565.5      0.12      12.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201568.4      0.12      12.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201573.7      0.12      12.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201579.6      0.12      12.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:01  201582.2      0.12      12.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201582.2      0.12      12.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201589.2      0.12      12.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201592.9      0.11      11.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201593.9      0.11      11.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201598.5      0.11      11.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201603.8      0.11      11.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201608.6      0.11      11.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201611.0      0.11      11.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201614.4      0.11      11.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201623.2      0.11      11.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201628.5      0.11      11.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201636.5      0.11      11.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201640.2      0.11      11.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201641.0      0.11      11.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201643.2      0.11      11.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201646.9      0.11      11.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201652.5      0.11      11.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201653.3      0.11      11.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201654.3      0.11      11.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  201656.5      0.11      11.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:03  201658.3      0.11      11.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:04  201659.1      0.11      11.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201662.0      0.11      11.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:04  201662.6      0.11      11.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201662.6      0.11      11.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201663.6      0.11      11.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201664.4      0.11      11.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  201669.0      0.11      11.0       0.0                          
    0:03:16  196865.5      0.11      11.0       0.0                          
    0:03:18  196442.1      0.11      11.0       0.0                          
    0:03:18  196442.1      0.11      11.0       0.0                          
    0:03:18  196444.5      0.11      11.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:19  196450.0      0.11      11.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:19  196456.2      0.11      10.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  196456.7      0.11      10.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:19  196459.9      0.11      10.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  196463.1      0.10      10.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:19  196464.4      0.10      10.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:19  196464.1      0.10      10.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:19  196471.6      0.10      10.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  196475.3      0.10      10.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  196477.7      0.10      10.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:19  196480.6      0.10      10.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:19  196485.4      0.10      10.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  196493.7      0.10      10.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:20  196500.3      0.10      10.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:20  196506.2      0.10      10.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  196507.5      0.10      10.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:20  196516.0      0.10      10.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  196526.9      0.10       9.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:20  196526.9      0.10       9.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  196529.3      0.10       9.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:20  196538.1      0.10       9.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  196547.4      0.10       9.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  196553.2      0.10       9.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:21  196559.4      0.10       9.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  196568.9      0.10       9.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  196570.5      0.10       9.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196576.7      0.10       9.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:21  196577.5      0.10       9.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196585.4      0.10       9.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196589.7      0.10       9.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  196592.4      0.10       9.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196595.8      0.10       9.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196597.7      0.10       9.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:21  196599.8      0.10       9.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196604.1      0.10       9.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:22  196607.0      0.10       9.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  196610.7      0.10       9.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:22  196615.8      0.10       9.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:22  196618.7      0.10       9.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:22  196621.6      0.10       9.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:22  196623.5      0.10       8.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:22  196628.5      0.09       8.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:22  196632.5      0.09       8.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:22  196636.2      0.09       8.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:22  196638.6      0.09       8.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:22  196640.2      0.09       8.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  196642.4      0.09       8.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  196643.7      0.09       8.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196646.9      0.09       8.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196649.8      0.09       8.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196653.0      0.09       8.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  196656.2      0.09       8.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196659.4      0.09       8.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196662.6      0.09       8.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196662.3      0.09       8.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196665.0      0.09       8.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196669.0      0.09       8.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196670.8      0.09       8.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  196672.9      0.09       8.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196675.3      0.09       8.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196678.3      0.09       8.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196683.1      0.09       8.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:24  196685.5      0.09       8.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196690.0      0.09       8.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196692.6      0.09       8.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196695.0      0.09       8.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196697.2      0.09       8.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196698.2      0.09       8.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:24  196700.9      0.09       8.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196708.3      0.09       8.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196711.3      0.09       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196715.8      0.09       8.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196718.4      0.09       8.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196722.4      0.09       8.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196726.4      0.08       8.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196732.5      0.08       7.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:25  196736.3      0.08       7.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196740.5      0.08       7.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196748.5      0.08       7.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196751.4      0.08       7.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196754.1      0.08       7.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196759.1      0.08       7.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196764.7      0.08       7.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196767.4      0.08       7.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:26  196769.5      0.08       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196773.0      0.08       7.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:26  196778.6      0.08       7.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:26  196781.7      0.08       7.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196783.9      0.08       7.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196787.3      0.08       7.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196790.0      0.08       7.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:26  196792.6      0.08       7.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:26  196796.4      0.08       7.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196798.5      0.08       7.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:26  196804.4      0.08       7.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196808.6      0.08       7.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  196811.8      0.08       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:27  196814.7      0.08       7.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:27  196820.8      0.08       7.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:27  196825.9      0.08       7.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:27  196831.2      0.08       7.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  196835.7      0.08       7.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:27  196839.5      0.08       7.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:27  196840.8      0.08       7.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:27  196845.8      0.08       6.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:27  196851.2      0.08       6.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:27  196857.0      0.08       6.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:27  196858.4      0.08       6.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  196859.9      0.08       6.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  196863.1      0.07       6.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196865.8      0.07       6.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196866.3      0.07       6.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196869.3      0.07       6.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196869.5      0.07       6.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  196873.8      0.07       6.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196877.0      0.07       6.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196882.8      0.07       6.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196883.1      0.07       6.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196885.7      0.07       6.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196886.5      0.07       6.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  196889.7      0.07       6.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:28  196891.3      0.07       6.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:29  196892.4      0.07       6.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:29  196894.8      0.07       6.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:29  196894.8      0.07       6.5       0.0                          
    0:03:30  196894.8      0.07       6.5       0.0                          
    0:03:37  194396.5      0.17       6.9       0.0                          
    0:03:40  192488.2      0.17       6.9       0.0                          
    0:03:41  192213.7      0.17       6.9       0.0                          
    0:03:42  191979.1      0.17       6.9       0.0                          
    0:03:44  191723.8      0.17       6.9       0.0                          
    0:03:45  191531.2      0.17       6.9       0.0                          
    0:03:45  191338.6      0.17       6.9       0.0                          
    0:03:46  191146.0      0.17       6.9       0.0                          
    0:03:47  190953.9      0.17       6.9       0.0                          
    0:03:48  190761.9      0.17       6.9       0.0                          
    0:03:48  190578.4      0.17       6.9       0.0                          
    0:03:50  190333.1      0.17       6.9       0.0                          
    0:03:51  190162.3      0.17       6.9       0.0                          
    0:03:52  190032.0      0.17       6.9       0.0                          
    0:03:53  189927.2      0.17       6.9       0.0                          
    0:03:54  189846.3      0.17       6.9       0.0                          
    0:03:54  189846.3      0.17       6.9       0.0                          
    0:03:54  189851.9      0.07       6.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:54  189879.6      0.07       6.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:55  189903.5      0.07       6.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  189918.1      0.07       6.1       0.0                          
    0:03:58  189763.1      0.09       6.3       0.0                          
    0:03:58  189756.4      0.09       6.3       0.0                          
    0:03:58  189756.4      0.09       6.3       0.0                          
    0:03:58  189756.4      0.09       6.3       0.0                          
    0:03:58  189756.4      0.09       6.3       0.0                          
    0:03:58  189756.4      0.09       6.3       0.0                          
    0:03:58  189756.4      0.09       6.3       0.0                          
    0:03:58  189759.1      0.07       6.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:59  189761.5      0.07       6.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:00  189776.4      0.07       6.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:00  189779.3      0.07       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:00  189780.1      0.07       6.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:00  189780.1      0.07       6.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:00  189788.3      0.07       6.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:00  189793.4      0.07       5.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:00  189794.7      0.07       5.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:00  189798.7      0.07       5.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:00  189800.6      0.07       5.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:00  189804.3      0.07       5.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:00  189811.7      0.07       5.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:00  189815.2      0.07       5.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:01  189818.4      0.07       5.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:01  189822.1      0.07       5.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:01  189826.4      0.07       5.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:01  189833.6      0.07       5.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:01  189834.9      0.07       5.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:01  189844.5      0.07       5.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:01  189848.7      0.07       5.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:01  189853.8      0.07       5.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:01  189857.8      0.07       5.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:01  189865.2      0.07       5.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:02  189867.1      0.07       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:02  189866.8      0.07       5.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:02  189871.9      0.07       5.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:02  189871.9      0.06       5.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:02  189879.8      0.06       5.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:02  189882.8      0.06       5.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:02  189887.6      0.06       5.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:02  189895.0      0.06       5.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:02  189896.1      0.06       5.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:03  189901.7      0.06       5.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:03  189910.4      0.06       5.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:03  189914.2      0.06       5.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:03  189922.7      0.06       4.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:03  189923.5      0.06       4.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:03  189929.3      0.06       4.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:03  189933.6      0.06       4.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:03  189935.7      0.06       4.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:03  189938.9      0.06       4.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:03  189940.5      0.06       4.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:04  189941.8      0.06       4.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:04  189943.9      0.06       4.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:04  189947.9      0.06       4.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:04  189950.9      0.06       4.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:04  189954.6      0.06       4.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:04  189955.9      0.06       4.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:04  189957.8      0.06       4.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:04  189966.0      0.06       4.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:04  189967.9      0.06       4.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:04  189971.1      0.06       4.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:04  189972.4      0.06       4.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:04  189978.3      0.06       4.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  189978.8      0.06       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:05  189981.5      0.06       4.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:05  189986.5      0.06       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:05  189985.7      0.06       4.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:05  189989.4      0.06       4.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:05  189990.8      0.06       4.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:05  189992.1      0.06       4.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:05  189998.5      0.06       4.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  190000.1      0.06       4.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:05  190008.3      0.06       4.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:05  190012.0      0.06       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:05  190016.0      0.06       4.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190019.5      0.06       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190025.6      0.06       4.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190032.5      0.06       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190033.1      0.06       4.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190036.5      0.06       4.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190044.0      0.06       4.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:06  190048.2      0.06       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190055.4      0.06       4.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:06  190061.3      0.06       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190064.2      0.05       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190065.8      0.05       4.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:06  190069.5      0.05       4.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:06  190076.7      0.05       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:07  190080.1      0.05       4.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:07  190088.9      0.05       4.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:07  190090.5      0.05       4.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:07  190091.6      0.05       4.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:07  190092.4      0.05       4.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:07  190096.4      0.05       4.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:07  190095.3      0.05       4.0       0.0                          
    0:04:08  190057.3      0.05       4.0       0.0                          
    0:04:08  190008.3      0.05       4.0       0.0                          
    0:04:08  189970.5      0.05       4.0       0.0                          
    0:04:09  189907.2      0.05       4.0       0.0                          
    0:04:09  189869.5      0.05       4.0       0.0                          
    0:04:09  189811.2      0.05       4.0       0.0                          
    0:04:09  189777.2      0.05       4.0       0.0                          
    0:04:10  189710.9      0.05       4.0       0.0                          
    0:04:11  189637.0      0.05       4.0       0.0                          
    0:04:12  189581.7      0.05       4.0       0.0                          
    0:04:12  189516.0      0.05       4.0       0.0                          
    0:04:13  189482.7      0.05       4.0       0.0                          
    0:04:13  189430.6      0.05       4.0       0.0                          
    0:04:13  189376.6      0.05       4.0       0.0                          
    0:04:13  189338.8      0.05       4.0       0.0                          
    0:04:14  189210.6      0.05       4.0       0.0                          
    0:04:14  189057.4      0.05       4.0       0.0                          
    0:04:15  188905.0      0.05       4.0       0.0                          
    0:04:15  188752.5      0.05       4.0       0.0                          
    0:04:15  188599.3      0.05       4.0       0.0                          
    0:04:16  188446.9      0.05       4.0       0.0                          
    0:04:16  188294.5      0.05       4.0       0.0                          
    0:04:17  188141.3      0.05       4.0       0.0                          
    0:04:17  187988.8      0.05       4.0       0.0                          
    0:04:18  187850.0      0.05       4.0       0.0                          
    0:04:18  187713.0      0.05       4.0       0.0                          
    0:04:19  187578.4      0.05       4.0       0.0                          
    0:04:19  187444.1      0.05       4.0       0.0                          
    0:04:20  187308.7      0.05       4.0       0.0                          
    0:04:20  187177.8      0.05       4.0       0.0                          
    0:04:20  187141.9      0.05       4.0       0.0                          
    0:04:21  187128.3      0.05       4.0       0.0                          
    0:04:21  187031.8      0.05       4.1       0.0                          
    0:04:21  186961.6      0.05       4.1       0.0                          
    0:04:21  186935.2      0.05       4.1       0.0                          
    0:04:22  186832.3      0.05       4.1       0.0                          
    0:04:23  186761.8      0.05       4.1       0.0                          
    0:04:23  186757.5      0.05       4.1       0.0                          
    0:04:23  186756.7      0.05       4.1       0.0                          
    0:04:23  186756.2      0.05       4.1       0.0                          
    0:04:24  186751.9      0.05       4.1       0.0                          
    0:04:24  186748.0      0.05       4.1       0.0                          
    0:04:24  186745.0      0.05       4.1       0.0                          
    0:04:24  186734.9      0.05       4.1       0.0                          
    0:04:24  186731.7      0.05       4.1       0.0                          
    0:04:25  186728.3      0.05       4.1       0.0                          
    0:04:28  186724.8      0.05       4.1       0.0                          
    0:04:28  186684.4      0.06       4.2       0.0                          
    0:04:28  186679.9      0.06       4.2       0.0                          
    0:04:29  186679.9      0.06       4.2       0.0                          
    0:04:29  186679.9      0.06       4.2       0.0                          
    0:04:29  186679.9      0.06       4.2       0.0                          
    0:04:29  186679.9      0.06       4.2       0.0                          
    0:04:29  186679.9      0.06       4.2       0.0                          
    0:04:29  186692.4      0.05       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:29  186695.8      0.05       4.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:29  186700.1      0.05       4.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:30  186703.3      0.05       4.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:30  186704.1      0.05       4.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:30  186707.8      0.05       4.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  186714.2      0.05       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:30  186717.4      0.05       4.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:30  186720.0      0.05       4.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  186725.1      0.05       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:30  186727.5      0.05       3.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  186734.7      0.05       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:31  186742.4      0.05       3.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  186749.0      0.05       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:31  186749.0      0.05       3.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:31  186758.6      0.05       3.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:31  186759.7      0.05       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:31  186759.7      0.05       3.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:31  186765.5      0.05       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:31  186774.0      0.05       3.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  186774.6      0.05       3.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:32  186776.4      0.05       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:32  186778.5      0.05       3.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:32  186779.3      0.05       3.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:32  186784.4      0.05       3.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  186786.3      0.05       3.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  186788.4      0.05       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:32  186790.8      0.05       3.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  186799.3      0.05       3.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  186805.9      0.05       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:32  186805.9      0.05       3.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:32  186805.9      0.05       3.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  186809.9      0.05       3.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186818.7      0.05       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186822.2      0.05       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186823.5      0.05       3.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  186826.2      0.05       3.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186828.6      0.05       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186835.2      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186841.1      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186846.9      0.05       3.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186854.1      0.05       3.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  186858.1      0.05       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:33  186858.3      0.05       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:34  186859.9      0.05       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:34  186866.6      0.05       3.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  186867.4      0.05       3.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:34  186868.2      0.05       3.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  186871.4      0.05       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:34  186874.8      0.05       3.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:34  186876.2      0.05       3.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:34  186879.4      0.05       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:34  186883.1      0.04       3.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:35  186883.6      0.04       3.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:35  186883.9      0.04       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:35  186885.2      0.04       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:35  186886.5      0.04       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:35  186887.1      0.04       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:35  186887.6      0.04       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:35  186892.7      0.04       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:35  186897.7      0.04       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:35  186898.5      0.04       3.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  186898.5      0.04       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:36  186899.3      0.04       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:36  186900.4      0.04       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:36  186902.8      0.04       3.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:36  186907.8      0.04       3.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  186907.8      0.04       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:36  186911.0      0.04       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:36  186913.7      0.04       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:36  186914.5      0.04       3.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  186914.7      0.04       3.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:37  186929.4      0.04       2.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  186929.9      0.04       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:37  186936.0      0.04       2.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  186936.8      0.04       2.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:37  186937.6      0.04       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:37  186940.0      0.04       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:37  186940.8      0.04       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:37  186943.5      0.04       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:37  186943.5      0.04       2.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  186944.0      0.04       2.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:38  186945.3      0.04       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:38  186946.1      0.04       2.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:38  186950.4      0.04       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:38  186957.8      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:38  186962.1      0.04       2.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  186963.7      0.04       2.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  186966.6      0.04       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:38  186964.7      0.04       2.7       0.0                          
    0:04:39  186965.8      0.04       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:39  186966.1      0.04       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:39  186968.5      0.04       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:39  186972.2      0.04       2.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:39  186972.7      0.04       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:39  186974.1      0.04       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:39  186974.6      0.04       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186975.7      0.04       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186975.7      0.04       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186977.8      0.04       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186982.6      0.04       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186985.2      0.04       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186987.4      0.04       2.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  186989.8      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186989.8      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186992.4      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186999.3      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:40  186999.3      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:41  187000.4      0.04       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:41  187000.4      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:41  187000.4      0.04       2.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:41  187000.4      0.04       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:41  187001.2      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:41  187001.2      0.04       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:41  187001.2      0.04       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:41  187002.5      0.04       2.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  187004.6      0.04       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:42  187007.6      0.04       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:42  187008.6      0.04       2.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:42  187008.4      0.04       2.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:42  187012.4      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:42  187015.3      0.04       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:42  187016.6      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:42  187018.5      0.04       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:42  187019.8      0.04       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:42  187019.5      0.04       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187020.6      0.04       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187023.0      0.04       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187023.8      0.04       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187023.8      0.04       2.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187026.5      0.04       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187029.4      0.04       2.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187029.9      0.04       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:43  187031.8      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187037.6      0.04       2.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  187037.6      0.04       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:43  187039.5      0.04       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:44  187041.1      0.04       2.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:44  187045.1      0.04       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:44  187049.6      0.04       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:44  187050.4      0.04       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:44  187052.0      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:44  187058.6      0.04       2.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  187062.1      0.04       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:44  187061.6      0.04       2.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:44  187063.7      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:44  187071.9      0.03       2.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  187072.7      0.03       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:44  187072.7      0.03       2.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:45  187073.8      0.03       2.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:45  187078.9      0.03       2.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  187083.6      0.03       2.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  187086.3      0.03       2.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  187090.0      0.03       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:45  187093.2      0.03       2.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  187102.8      0.03       2.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  187115.3      0.03       2.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  187120.9      0.03       2.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  187126.7      0.03       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:46  187130.5      0.03       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:46  187136.3      0.03       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:46  187142.4      0.03       2.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:46  187142.4      0.03       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:46  187151.5      0.03       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:46  187152.3      0.03       2.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:46  187155.7      0.03       2.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  187155.7      0.03       2.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  187158.7      0.03       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:46  187162.1      0.03       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187164.5      0.03       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187171.4      0.03       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:47  187177.0      0.03       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187182.9      0.03       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187190.3      0.03       1.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187197.2      0.03       1.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187200.7      0.03       1.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187205.2      0.03       1.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187207.1      0.03       1.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187213.2      0.03       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187214.0      0.03       1.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  187216.6      0.03       1.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  187220.9      0.03       1.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  187227.0      0.03       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187227.0      0.03       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187228.1      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187229.7      0.03       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187232.9      0.03       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187233.7      0.03       1.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  187236.1      0.03       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187240.1      0.03       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187246.2      0.03       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187254.7      0.03       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187256.0      0.03       1.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187261.6      0.03       1.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  187264.5      0.03       1.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187268.3      0.03       1.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  187270.4      0.03       1.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  187272.5      0.03       1.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  187275.7      0.03       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187279.4      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187286.3      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187290.3      0.02       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187292.5      0.02       1.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  187295.9      0.02       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:50  187299.1      0.02       1.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  187304.2      0.02       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:50  187303.4      0.02       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:50  187303.4      0.02       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:50  187308.7      0.02       1.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  187310.8      0.02       1.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  187313.7      0.02       1.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  187315.3      0.02       1.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  187320.1      0.02       1.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:50  187321.7      0.02       1.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  187328.6      0.02       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:51  187328.4      0.02       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:51  187329.2      0.02       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:51  187332.6      0.02       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:51  187339.3      0.02       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:51  187347.5      0.02       1.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:51  187353.1      0.02       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:51  187355.2      0.02       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:51  187361.4      0.02       1.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Mat_a_Mem/Mem/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:15:26 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              84004.130619
Buf/Inv area:                     4812.738005
Noncombinational area:          103357.222428
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187361.353047
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:15:36 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  52.7838 mW   (93%)
  Net Switching Power  =   4.0120 mW    (7%)
                         ---------
Total Dynamic Power    =  56.7957 mW  (100%)

Cell Leakage Power     =   3.9441 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.1178e+04          528.1199        1.7428e+06        5.3446e+04  (  87.99%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6093e+03        3.4838e+03        2.2013e+06        7.2944e+03  (  12.01%)
--------------------------------------------------------------------------------------------------
Total          5.2787e+04 uW     4.0119e+03 uW     3.9441e+06 nW     6.0741e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:15:36 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[11].path/Mat_a_Mem/Mem/U699/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out[10] (memory_b20_SIZE20_LOGSIZE5_18)
                                                          0.00       0.23 f
  path/genblk1[11].path/Mat_a_Mem/data_out[10] (seqMemory_b20_SIZE20_18)
                                                          0.00       0.23 f
  path/genblk1[11].path/path/in0[10] (mac_b20_g1_9)       0.00       0.23 f
  path/genblk1[11].path/path/mult_21/a[10] (mac_b20_g1_9_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[11].path/path/mult_21/U1226/Z (XOR2_X1)
                                                          0.08       0.31 f
  path/genblk1[11].path/path/mult_21/U1026/ZN (NAND2_X1)
                                                          0.03       0.34 r
  path/genblk1[11].path/path/mult_21/U1024/Z (CLKBUF_X1)
                                                          0.05       0.39 r
  path/genblk1[11].path/path/mult_21/U1694/ZN (OAI22_X1)
                                                          0.04       0.43 f
  path/genblk1[11].path/path/mult_21/U1177/Z (XOR2_X1)
                                                          0.08       0.51 f
  path/genblk1[11].path/path/mult_21/U431/CO (FA_X1)      0.09       0.60 f
  path/genblk1[11].path/path/mult_21/U425/S (FA_X1)       0.13       0.73 r
  path/genblk1[11].path/path/mult_21/U424/S (FA_X1)       0.12       0.85 f
  path/genblk1[11].path/path/mult_21/U1291/ZN (NOR2_X1)
                                                          0.04       0.89 r
  path/genblk1[11].path/path/mult_21/U1532/ZN (OAI21_X1)
                                                          0.03       0.93 f
  path/genblk1[11].path/path/mult_21/U1635/ZN (AOI21_X1)
                                                          0.06       0.98 r
  path/genblk1[11].path/path/mult_21/U1632/ZN (OAI21_X1)
                                                          0.03       1.01 f
  path/genblk1[11].path/path/mult_21/U1083/ZN (AOI21_X1)
                                                          0.04       1.05 r
  path/genblk1[11].path/path/mult_21/U1848/ZN (OAI21_X1)
                                                          0.03       1.09 f
  path/genblk1[11].path/path/mult_21/U1840/ZN (AOI21_X1)
                                                          0.04       1.13 r
  path/genblk1[11].path/path/mult_21/U1847/ZN (OAI21_X1)
                                                          0.03       1.16 f
  path/genblk1[11].path/path/mult_21/U1233/ZN (AOI21_X1)
                                                          0.04       1.20 r
  path/genblk1[11].path/path/mult_21/U1747/ZN (OAI21_X1)
                                                          0.03       1.24 f
  path/genblk1[11].path/path/mult_21/U1743/ZN (AOI21_X1)
                                                          0.04       1.28 r
  path/genblk1[11].path/path/mult_21/U1846/ZN (OAI21_X1)
                                                          0.03       1.31 f
  path/genblk1[11].path/path/mult_21/U1839/ZN (AOI21_X1)
                                                          0.04       1.35 r
  path/genblk1[11].path/path/mult_21/U1845/ZN (OAI21_X1)
                                                          0.03       1.38 f
  path/genblk1[11].path/path/mult_21/U1231/ZN (AOI21_X1)
                                                          0.04       1.43 r
  path/genblk1[11].path/path/mult_21/U1746/ZN (OAI21_X1)
                                                          0.03       1.46 f
  path/genblk1[11].path/path/mult_21/U1060/ZN (INV_X1)
                                                          0.03       1.49 r
  path/genblk1[11].path/path/mult_21/U1042/ZN (OAI21_X1)
                                                          0.03       1.53 f
  path/genblk1[11].path/path/mult_21/U1139/ZN (NAND2_X1)
                                                          0.03       1.56 r
  path/genblk1[11].path/path/mult_21/U1072/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[11].path/path/mult_21/U980/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[11].path/path/mult_21/U1133/ZN (NAND3_X1)
                                                          0.03       1.67 f
  path/genblk1[11].path/path/mult_21/U1101/ZN (NAND2_X1)
                                                          0.03       1.71 r
  path/genblk1[11].path/path/mult_21/U1073/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[11].path/path/mult_21/U1112/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[11].path/path/mult_21/U1107/ZN (NAND3_X1)
                                                          0.04       1.81 f
  path/genblk1[11].path/path/mult_21/U1184/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[11].path/path/mult_21/U1185/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[11].path/path/mult_21/U1190/ZN (NAND2_X1)
                                                          0.04       1.92 r
  path/genblk1[11].path/path/mult_21/U1191/ZN (NAND3_X1)
                                                          0.04       1.96 f
  path/genblk1[11].path/path/mult_21/U1154/ZN (NAND2_X1)
                                                          0.04       2.00 r
  path/genblk1[11].path/path/mult_21/U1156/ZN (NAND3_X1)
                                                          0.04       2.04 f
  path/genblk1[11].path/path/mult_21/U1067/ZN (NAND2_X1)
                                                          0.03       2.08 r
  path/genblk1[11].path/path/mult_21/U1068/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[11].path/path/mult_21/U1168/ZN (NAND2_X1)
                                                          0.03       2.14 r
  path/genblk1[11].path/path/mult_21/U1170/ZN (NAND3_X1)
                                                          0.04       2.18 f
  path/genblk1[11].path/path/mult_21/U1054/ZN (NAND2_X1)
                                                          0.03       2.21 r
  path/genblk1[11].path/path/mult_21/U1045/ZN (AND3_X1)
                                                          0.05       2.26 r
  path/genblk1[11].path/path/mult_21/product[39] (mac_b20_g1_9_DW_mult_tc_1)
                                                          0.00       2.26 r
  path/genblk1[11].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.28       2.28
  clock network delay (ideal)                             0.00       2.28
  path/genblk1[11].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.28 r
  library setup time                                     -0.03       2.25
  data required time                                                 2.25
  --------------------------------------------------------------------------
  data required time                                                 2.25
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
