// Seed: 143924519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  supply1 id_8;
  assign id_8 = 1;
  logic [7:0] id_9;
  assign id_9[1'b0] = id_7;
  wire id_10;
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  tri   id_8,
    input  wire  id_9
    , id_13,
    input  uwire id_10,
    output wor   id_11#(.id_14(1'h0), .id_15(1'b0))
);
  assign id_14 = 1;
  wor id_16 = id_5 == id_15;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_15,
      id_14,
      id_14
  );
endmodule
