<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD COLSPAN='4'><B>FILTER_V3_TEST Project Status</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>filter_v3_test.ise</TD>
<TD BGCOLOR='#FFFF99'><B>Current State:</B></TD>
<TD>Programming File Generated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>filter</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD ALIGN=LEFT>No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc3s500e-4fg320</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/*.xmsgs'>259 Warnings</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD>
<TD>ISE, 8.1i</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Updated:</B></LI></UL></TD>
<TD>Fri Mar 20 21:51:28 2009</TD>
</TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='2'><B>Current Warnings</B></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Synthesis Warnings (Only the first 50 listed)</B></TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 289: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;t_state_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 332: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;int_pulse_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 371: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;int_update_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 381: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;int_value_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 403: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;move_group_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 413: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;condition_met_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 423: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;normal_count_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 432: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;call_type_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 442: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;push_pop_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 452: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;valid_move_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 468: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;flag_type_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 483: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;flag_enable_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 493: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;low_zero_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 503: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;high_zero_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 525: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;sel_shadow_zero_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 554: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;low_parity_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 564: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;high_parity_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 587: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;sel_parity_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 597: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;sel_arith_carry_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 606: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;sel_shift_carry_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 614: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;sel_shadow_carry_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux0&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux0&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux1&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux1&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux2&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux2&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux3&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux3&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux4&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux4&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux5&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux5&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux6&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux6&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux7&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux7&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux8&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux8&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 682: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;vector_select_mux9&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 691: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;value_select_mux9&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 794: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;register_type_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 809: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;register_enable_lut&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;register_bit00&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;operand_select_mux0&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;register_bit10&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;operand_select_mux1&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;register_bit20&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 846: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;operand_select_mux2&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2185: - "D:/embedded_lab/test/filter_v3_test/kcpsm3.vhd" line 828: Possible simulation mismatch on property &lt;INIT&gt; of instance &lt;register_bit30&gt; set by attribute.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Map Warnings</B></TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:LIT:243: - Logical network btn_north_IBUF has no load.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:LIT:395: - The above warning message base_net_load_rule is repeated 6 more times for the following (max. 5 shown):
btn_east_IBUF,
btn_west_IBUF,
btn_south_IBUF,
switch&lt;3&gt;_IBUF,
switch&lt;2&gt;_IBUF
To see the details of these warning messages, please use the -detail switch.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;btn_south_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;btn_east_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;switch&lt;1&gt;_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;switch&lt;2&gt;_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;switch&lt;3&gt;_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;btn_west_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;btn_north_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Place and Route Warnings</B></TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:276: - The signal btn_south_IBUF has no load</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:276: - The signal btn_east_IBUF has no load</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:276: - The signal switch&lt;1&gt;_IBUF has no load</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:276: - The signal switch&lt;2&gt;_IBUF has no load</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:276: - The signal switch&lt;3&gt;_IBUF has no load</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:276: - The signal btn_west_IBUF has no load</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:276: - The signal btn_north_IBUF has no load</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Par:284: - There are 7 sourceless or loadless signals in this design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Bitgen Warnings</B></TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;btn_south_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;btn_east_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;switch&lt;1&gt;_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;switch&lt;2&gt;_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;switch&lt;3&gt;_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;btn_west_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:367: - The signal &lt;btn_north_IBUF&gt; is incomplete. The signal does not drive any load pins in the design.</TD><TD>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='5'><B>Device Utilization Summary</B></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
<TD ALIGN=RIGHT>148</TD>
<TD ALIGN=RIGHT>9,312</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>144</TD>
<TD ALIGN=RIGHT>9,312</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Distribution</B></TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>150</TD>
<TD ALIGN=RIGHT>4,656</TD>
<TD ALIGN=RIGHT>3%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>150</TD>
<TD ALIGN=RIGHT>150</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slices containing unrelated logic</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>150</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B>Total Number 4 input LUTs</B></TD>
<TD ALIGN=RIGHT>239</TD>
<TD ALIGN=RIGHT>9,312</TD>
<TD ALIGN=RIGHT>2%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used as logic</TD>
<TD ALIGN=RIGHT>144</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used as a route-thru</TD>
<TD ALIGN=RIGHT>27</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used for Dual Port RAMs</TD>
<TD ALIGN=RIGHT>16</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used for 32x1 RAMs</TD>
<TD ALIGN=RIGHT>52</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='filter_map.mrp?&DataKey=IOBProperties'>IOBs</A></TD>
<TD ALIGN=RIGHT>42</TD>
<TD ALIGN=RIGHT>232</TD>
<TD ALIGN=RIGHT>18%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>IOB Flip Flops</TD>
<TD ALIGN=RIGHT>23</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Block RAMs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>20</TD>
<TD ALIGN=RIGHT>5%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of GCLKs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>24</TD>
<TD ALIGN=RIGHT>4%</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B>Total equivalent gate count for design</B></TD>
<TD ALIGN=RIGHT>75,991</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Additional JTAG gate count for IOBs</TD>
<TD ALIGN=RIGHT>2,016</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
</TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='4'><B>Performance Summary</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD><A HREF_DISABLED='filter.pad?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD>
<TD><A HREF_DISABLED='filter.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD><A HREF_DISABLED='filter.par?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD><A HREF_DISABLED='filter.par?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD>&nbsp;</TD>
</TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='6'><B>Detailed Reports</B></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='filter.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Fri Mar 20 21:49:36 2009</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/xst.xmsgs'>235 Warnings</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/xst.xmsgs'>32 Infos</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='filter.bld'>Translation Report</A></TD><TD>Current</TD><TD>Fri Mar 20 21:49:52 2009</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='filter_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Fri Mar 20 21:50:04 2009</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/map.xmsgs'>9 Warnings</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/map.xmsgs'>3 Infos</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='filter.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Fri Mar 20 21:50:48 2009</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/par.xmsgs'>8 Warnings</A></TD><TD ALIGN=LEFT>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='filter.twr'>Static Timing Report</A></TD><TD>Current</TD><TD>Fri Mar 20 21:51:04 2009</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/trce.xmsgs'>1 Info</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='filter.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Fri Mar 20 21:51:30 2009</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/bitgen.xmsgs'>7 Warnings</A></TD><TD ALIGN=LEFT>0</TD></TR>
</TABLE>
</BODY></HTML>