arch = "AArch64"
name = "RBS+dsb-tlbiis-dsb"
symbolic = ["x", "y"]

page_table_setup = """
    physical pa1;
    x |-> pa1;
    x ?-> invalid;
    y |-> pa1;
    *pa1 = 0;
    identity 0x1000 with code;
"""

[thread.0]
init = {}
code = """
    STR X0,[X1]
    DSB SY
    TLBI VAE1IS,X5
    DSB SY
    STR X2,[X3]
"""

[thread.0.reset]
R0 = "extz(0b0, 64)"
R1 = "pte3(x, page_table_base)"
R5 = "extz(page(x), 64)"
R2 = "extz(0x2, 64)"
R3 = "y"
"PSTATE.EL" = "0b01"

[thread.1]
init = {}
code = """
    LDR X0,[X1]
"""

[thread.1.reset]
R1 = "x"
VBAR_EL1 = "extz(0x1000, 64)"

[section.thread1_el1_handler]
address = "0x1400"
code = """
    MOV X0,#1

    MRS X13,ELR_EL1
    ADD X13,X13,#4
    MSR ELR_EL1,X13
    ERET
"""

[final]
assertion = "1:X0 = 2"
