Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 3c6f641ee32249858deff9c537ba32a0 --incr --debug typical --relax --mt 8 -L myMemory -L secureip --snapshot myReg_file_tb_behav myMemory.myReg_file_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture regfile_arch of entity mymemory.myReg_file [myreg_file_default]
Compiling architecture bench of entity mymemory.myreg_file_tb
Built simulation snapshot myReg_file_tb_behav
