Netlist file: wide_inv_reg.net   Architecture file: vpr_4_6_8_8_80_x25_y25.xml
Array size: 25 x 25 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^rst		10	26	7	#0
top^FF_NODE~7	1	5	0	#1
top^FF_NODE~9	13	25	0	#2
top^FF_NODE~8	10	1	0	#3
top^FF_NODE~33	1	18	0	#4
top^FF_NODE~30	13	1	0	#5
top^FF_NODE~4	11	25	0	#6
top^d_in~28	0	5	6	#7
top^d_in~12	0	5	2	#8
top^d_in~27	0	5	3	#9
top^d_in~26	13	26	0	#10
top^d_in~11	0	18	4	#11
top^d_in~25	13	26	2	#12
top^d_in~4	13	0	7	#13
top^d_in~24	13	26	3	#14
top^d_in~10	0	18	0	#15
top^d_in~23	13	26	6	#16
top^d_in~0	11	26	2	#17
top^d_in~22	13	26	4	#18
top^d_in~9	0	18	1	#19
top^d_in~21	10	0	0	#20
top^d_in~3	13	0	3	#21
top^d_in~20	10	0	4	#22
top^d_in~8	0	18	5	#23
top^d_in~19	10	0	6	#24
top^d_in~18	10	0	1	#25
top^d_in~7	13	0	1	#26
top^d_in~17	10	0	7	#27
top^d_in~2	13	0	4	#28
top^d_in~16	0	18	7	#29
top^d_in~6	13	0	2	#30
top^d_in~15	0	18	2	#31
top^d_in~1	11	26	0	#32
top^d_in~14	13	26	1	#33
top^d_in~31	0	5	1	#34
top^d_in~13	10	0	5	#35
top^d_in~30	0	5	5	#36
top^d_in~29	0	5	7	#37
top^d_in~5	13	0	5	#38
out:top^d_out~28	0	5	0	#39
out:top^d_out~27	0	4	6	#40
out:top^d_out~26	12	26	5	#41
out:top^d_out~25	14	26	2	#42
out:top^d_out~24	13	26	7	#43
out:top^d_out~23	13	26	5	#44
out:top^d_out~22	14	26	7	#45
out:top^d_out~21	9	0	0	#46
out:top^d_out~20	11	0	6	#47
out:top^d_out~19	9	0	5	#48
out:top^d_out~18	10	0	2	#49
out:top^d_out~17	10	0	3	#50
out:top^d_out~16	0	19	1	#51
out:top^d_out~15	0	18	3	#52
out:top^d_out~14	12	26	6	#53
out:top^d_out~13	11	0	4	#54
out:top^d_out~12	0	5	4	#55
out:top^d_out~11	0	17	7	#56
out:top^d_out~10	0	17	1	#57
out:top^d_out~9	0	18	6	#58
out:top^d_out~8	0	19	6	#59
out:top^d_out~7	12	0	5	#60
out:top^d_out~6	14	0	2	#61
out:top^d_out~5	14	0	3	#62
out:top^d_out~4	12	0	6	#63
out:top^d_out~3	13	0	0	#64
out:top^d_out~2	13	0	6	#65
out:top^d_out~31	0	6	4	#66
out:top^d_out~30	0	4	7	#67
out:top^d_out~29	0	6	7	#68
out:top^d_out~1	11	26	1	#69
out:top^d_out~0	11	26	5	#70
top^clock	20	0	4	#71
