Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 22 11:09:00 2017
| Host         : SFB520WS02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   694 |
| Unused register locations in slices containing registers |  2055 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5532 |         1661 |
| No           | No                    | Yes                    |            1932 |          565 |
| No           | Yes                   | No                     |            2814 |         1004 |
| Yes          | No                    | No                     |            2989 |          820 |
| Yes          | No                    | Yes                    |             782 |          194 |
| Yes          | Yes                   | No                     |            3936 |         1146 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                                                            Enable Signal                                                                                                                            |                                                                                                                   Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_40_out                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__136_n_0                                                                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__98_n_0                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Unsigned_Op_reg                                                                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/_not0001                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb                                                                                                                              | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                                          | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_reg_n_0                                                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/new_image_reg0                                                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/new_image                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                          |                                                                                                                                                                                                                                                                     | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                    |                1 |              1 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_R_reg[7]                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_R_reg[8]                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/_not0001                                                                                                                         | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/aflogic/FULL_inv                                                                                                                  | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb                                                                                                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_check_FF_p/rst                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                                            | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_check_FF_p/rst                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                       | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MEM_Div_Dec_Exp_4_reg[0]                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               |                                                                                                                                                                                                                                                                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_2                                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_4                                                                                                                                                                  |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__137_n_0                                                                           |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__3_n_0                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0_n_0 |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I                                                                                                        | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_check_FF_p/rst                                                                                                                                                          |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                 |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1_n_0                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                           |                1 |              2 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                   |                1 |              2 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0_n_0                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2_n_0                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                        |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0                         |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0                        |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0                         |                2 |              3 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/state                                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1__0_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                     |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in7_in                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                              |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N95                                                                                                                                                         | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N101                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                             |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N292                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32608                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__25__0_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                       |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                        |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                        |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                             | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                  |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[3]                                                                                                                                                |                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/icount_out_reg[3]                                                                                                               |                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3]_0[0]                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3]_0[0]                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                             | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                         | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                               | design_1_i/PmodWIFI_0/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               |                                                                                                                                                                                                                                                                     | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                        |                2 |              4 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols_address                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mb_Put_i                                                                                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__19_n_0                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                      |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                             |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                         | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                   |                2 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                  |                                                                                                                                                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                       | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__25_n_0                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                          |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                      |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__74_n_0                                                                                                                                                     |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.wb_fsr_i_reg[31][0]                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                          |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                   |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                           |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                           |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ce22_out                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                          | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                       |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_row0_rd_done1                                                                                                                                                  |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                    |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__21_n_0                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_state                                                                                                                                                                    | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                5 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ce50_out                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/zeros_counter                                                                                                                                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                  |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                |                1 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                          |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                          |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ac_dc_counter                                                                                                                                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1__0_n_0                                                                                                                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/mem_float_operation_2                                                                                                                                                            |                                                                                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                     |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                    |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                          |                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                         |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                5 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |                6 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N103                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N21                                                                                                                                                         | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R30_out                                                                                                                                                 |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht3_codes_ac                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht2_codes_dc                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht2_codes_ac                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht1_codes_dc                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                     |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht1_codes_ac                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht0_codes_dc                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                       | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_28_out                                                                                                                                      | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                      | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                          | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht0_codes_ac                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_components                                                                                                                                                               | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_comp3_sampl_factor                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_comp2_sampl_factor                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_comp1_sampl_factor                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                         |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/height[7]_i_1_n_0                                                                                                                                                             | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/height[15]_i_1_n_0                                                                                                                                                            | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_dezigzag_p/E[0]                                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/ram_regout_en                                                                                                                                          | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[0]                                                                   |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/int_addr_reg[3]_0[0]                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                          |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                          |                2 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_upsampling_p/counter_out[7]_i_1_n_0                                                                                                                                                    | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/RDY                                                                                                                                                         | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/symbols                                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/sr_ce                                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                         |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En                                                                                 |                                                                                                                                                                                                                                                      |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ht_tables_address                                                                                                                                                            | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                               | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[0]                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                    | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_otherlength[11]                                                                                                                                                          | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_counter2[11]                                                                                                                                                             | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                8 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_counter2[5]                                                                                                                                                              | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |              8 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/width[7]_i_1_n_0                                                                                                                                                              | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                         | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/width[15]_i_1__0_n_0                                                                                                                                                          | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/otherlength[7]_i_1_n_0                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht3_codes_dc                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                2 |              8 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                           |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                            |                                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                               |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[0]                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                           |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                               |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                               | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[0]                                                                    |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                   |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[0]                                                                   |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                               |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                   | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                     |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                                                          |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                   |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                                                          |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/ed_go                                                                                                                                                                                                 | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                   | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/E[0]                                                                                                                                                                            | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_upsampling_p/counter_in[8]_i_1_n_0                                                                                                                                      |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                      |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                     |                2 |             10 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                                                                               | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_check_FF_p/E[0]                                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/vga_controller_inst/vgadriver_inst/horizontal[9]_i_1_n_0                                                                                                                               |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                6 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/ram_regout_en                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                           |                2 |             10 |
|  design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_regn_0_0     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_reg[9]_i_1_n_0                                                                                                                                                                                 | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/state0                                                                                                                                                                                 |                4 |             10 |
|  design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/y_base_regn_0_0     |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/state0                                                                                                                                                                                 |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                6 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                         |                4 |             10 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                     |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                       | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |                6 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                          |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                   |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                    | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |                3 |             11 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                6 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/data[15]_i_1_n_0                                                                                                                                                             | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                            |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N278                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                             |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N282                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                         |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                                                  |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                                                  |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N284                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                            |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N279                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N285                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                               |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N280                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N283                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                4 |             12 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                       |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                      |               12 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N281                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_dezigzag_p/do_copy                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[63][11]_i_1_n_0                                                                                                                                       |                9 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                      |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32596                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                            |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32601                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32597                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32598                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_gpio_cs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32594                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                2 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32599                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32600                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32595                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                2 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                         |                2 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/async_conv_reset_n                                                                                                                                                                      |                7 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                      |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/N51                                                                                                                                                         |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/N50                                                                                                                                                         |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/N49                                                                                                                                                         |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/N48                                                                                                                                                         |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/next_counter1                                                                                                                                                                 | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                6 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                          |                8 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                              |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/code_build                                                                                                                                                                   | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/code_read                                                                                                                                                                    | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/last_dc_Cb0                                                                                                                                                                  | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/last_dc_Cr0                                                                                                                                                                  | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/last_dc_Y0                                                                                                                                                                   | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_huffman_p/reset                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                     |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                        |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                4 |             16 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                   |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                           |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                     |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                      |                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                      | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                        |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Size_17to32.imm_Reg_reg[15]_0[0]                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |                6 |             16 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                              |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                7 |             16 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0]                                                        |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                               |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                                        |                7 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                      |                5 |             17 |
|  dbg_hub/inst/idrck                                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                       |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                        |               10 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                      |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                      |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/counter_out_reg[5][0]                                                                                                                                                           | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                8 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                    |                5 |             18 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                      |                3 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                      |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/async_conv_reset_n                                                                                                                                                                      |                7 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/image_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                      |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                             |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                            |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/ed_x_reg0                                                                                                                                                                                             | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/state0                                                                                                                                                                                 |               11 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]        | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                            |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                   |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                               |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                    |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                    |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                   |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                                   |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                             |                5 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                         |               13 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               11 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/RAM_RD_EN1_1                                                                                                                   | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                           |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/RAM_RD_EN1_1                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                             |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/state0                                                                                                                                                                                 |               11 |             22 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 |                                                                                                                                                                                                                                                                     | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                        |                4 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                              |                8 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                              |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                3 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                         |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/target_r0                                                                                                                                                                                             | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_R_reg[7]                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                9 |             24 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                      |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                     |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                             |               15 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                            |                                                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                      |                7 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                      |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                      |                7 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                         |                9 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MEM_Div_Dec_Exp_4_reg[0]                                                                                                                                                             |               12 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                      |                6 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                            |               11 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[34][0]                        |                                                                                                                                                                                                                                                      |                5 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                |                7 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[34][0]                         |                                                                                                                                                                                                                                                      |                4 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                               |                                                                                                                                                                                                                                                      |                4 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                      |               12 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                      |                4 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                               |               11 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                      |                5 |             28 |
|  dbg_hub/inst/idrck                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                      |                4 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                               |                                                                                                                                                                                                                                                      |                9 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                          |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                     |               11 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                         |               18 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                         |               15 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N353                                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |                7 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/image_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc1.gsym.count_reg[9][0]                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                      |                5 |             30 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                                                               |                                                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/p_24_out                                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                       | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/WB_DAXI_Read_Data_reg[0]                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                     |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/E[0]                                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axlen_cnt_reg[7][0]                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                          |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                  | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                         | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/R_reg[31]                                                                                                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                              |                                                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                     |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                           | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                                                                            |                                                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ib_addr_strobe_d1_reg                                                                                                                                                     |                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt_reg[7][0]                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                   |                                                                                                                                                                                                                                                      |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                       | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                            | design_1_i/PmodWIFI_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                     |                6 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                         |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q_reg[32][0]                                                                                                                                                                         |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                        |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |               14 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                    |               18 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb                                                                                                               |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32676                                                                                                                                                      | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                          |               28 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_gpio_wf/U0/bus2ip_reset                                                                                                                                                                                               |                9 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN                                                                                                                                        | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb                                                                                                                 |               15 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/E[0]                                                                                                                                                                          | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |               16 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/header_select_o                                                                                                                                                               | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |               16 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb                                                                                                                 |               12 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |               12 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                             |               13 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                      |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       |                                                                                                                                                                                                                                                      |                5 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                         |               21 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                         |               15 |             44 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                         |               14 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb                                                                                                               |               13 |             45 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]                                                                                                           |               14 |             46 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                         |               15 |             47 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |               13 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                7 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                9 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                9 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               12 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               10 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                8 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               10 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               10 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/data_o_reg[11]                                                                                                                                                                |                                                                                                                                                                                                                                                      |               17 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_dequantize_p/qt1_0_ce                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               17 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_dequantize_p/qt0_0_ce                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               17 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_header_p/ce                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               17 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |               32 |             63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_0                                                                                                                                                              |                                                                                                                                                                                                                                                      |               14 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                       |                                                                                                                                                                                                                                                      |               17 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                                                                                      |               16 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                                                                                                      |               13 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[65][0]                         |                                                                                                                                                                                                                                                      |               13 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                               |                                                                                                                                                                                                                                                      |               12 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               20 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                                |                                                                                                                                                                                                                                                      |               17 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |               25 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                |               17 |             72 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                      |               12 |             72 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[71][0]                        |                                                                                                                                                                                                                                                      |               16 |             72 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                          |               30 |             83 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                 |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |               28 |             87 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                                      |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       |                                                                                                                                                                                                                                                      |               11 |             88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |               37 |             90 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                            |               33 |             92 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                              |               26 |             95 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |               33 |             97 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                          |               32 |             98 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                          |               22 |             98 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                             |               38 |             98 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |               30 |             99 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                                      |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                                      |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                                      |               14 |            112 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |               32 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0                                                                                                                  |                                                                                                                                                                                                                                                      |               33 |            129 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                     |                                                                                                                                                                                                                                                      |               40 |            130 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/storage_data2_reg[131]                                                                                                                         |                                                                                                                                                                                                                                                      |               23 |            130 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_we       |                                                                                                                                                                                                                                                      |               22 |            176 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                                                                                      |               24 |            192 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                              |               85 |            261 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                             |                                                                                                                                                                                                                                                      |               72 |            272 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[62]_127                                                                                                                                                              | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |              137 |            744 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_dezigzag_p/sr_in[63][11]_i_1_n_0                                                                                                                                                       | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst_i_1_n_0                                                                                                                                                                                |              172 |            774 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                                                                                                                                         |              217 |            817 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     | design_1_i/stream_jpg_yy_nv_mn_v1_0_wed2_0/inst/img_proc_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                                                                                                                                       |              255 |            847 |
|  design_1_i/clk_wiz_1/inst/clk_out4                                                |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |              441 |           1535 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |              593 |           2003 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |              614 |           2041 |
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


