[
	{
    "authors": [
      "Stevo Bailey",
      "Mircea Stan"
    ],
    "title": "A new taxonomy for reconfigurable prefix adders",
    "source": "ISCAS",
    "month": "May",
    "year": 2012,
    "pages": "1227 - 1230",
    "link": "https://doi.org/10.1109/ISCAS.2012.6271457",
		"awards": "Student Best Paper Award Finalist",
    "type": "conference"
  },
	{
    "authors": [
      "Ruzica Jevtic",
      "Hahn-Phuc Le",
      "Mikeleon Blagojevic",
      "Stevo Bailey",
      "Krste Asanovic",
      "Elad Alon",
      "Borivoje Nikolic"
    ],
    "title": "Per-core DVFS with switched-capacitor converters for energy efficiency in manycore processors",
    "source": "TVLSI",
    "month": "May",
    "year": 2014,
    "pages": "723 - 730",
    "link": "https://doi.org/10.1109/TVLSI.2014.2316919",
    "awards": "",
    "type": "journal"
  },
	{
    "authors": [
      "Stevo Bailey",
      "Borivoje Nikolic"
    ],
    "title": "Modeling Radiation-Induced Soft Errors in Logic and the Overhead of Resiliency Techniques",
    "source": "EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-233",
    "month": "December",
    "year": 2014,
    "pages": "",
    "link": "http://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-233.pdf",
    "awards": "",
    "type": "thesis"
  },
  {
    "authors": [
      "Brian Zimmer",
      "Yunsup Lee",
      "Alberto Puggelli",
      "Jaehwa Kwak",
      "Ruzica Jevtic",
      "Ben Keller",
      "Stevo Bailey",
      "Milovan Blagojevic",
      "Pi-Feng Chiu",
      "Hanh-Phuc Le",
      "Po-Hung Chen",
      "Nicholas Sutardja",
      "Rimas Avizieni",
      "Andrew Waterman",
      "Brian Richards",
      "Philippe Flatresse",
      "Elad Alon",
      "Krste Asanovic",
      "Borivoje Nikolic"
    ],
    "title": "A RISC-V vector processor with tightly-integrated switched-capacitor DC-DC converters in 28nm FDSOI",
    "source": "VLSI",
    "month": "June",
    "year": 2015,
    "pages":"C316 - C317",
    "link": "https://doi.org/10.1109/VLSIC.2015.7231305",
    "awards": "",
    "type": "conference"
  },
  {
    "authors": [
      "Yunsup Lee",
      "Andrew Waterman",
      "Henry Cook",
      "Brian Zimmer",
      "Ben Keller",
      "Alberto Puggelli",
      "Jaehwa Kwak",
      "Ruzica Jevtic",
      "Stevo Bailey",
      "Milovan Blagojevic",
      "Pi-Feng Chiu",
      "Rimas Avizieni",
      "Brian Richards",
      "Jonathan Bachrach",
      "David Patterson",
      "Elad Alon",
      "Borivoje Nikolic",
      "Krste Asanovic"
    ],
    "title": "An Agile Approach to Building RISC-V Microprocessors",
    "source": "IEEE Micro",
    "month": "March",
    "year": 2016,
    "pages":"8 - 20",
    "link": "https://doi.org/10.1109/MM.2016.11",
    "awards": "",
    "type": "journal"
  },
  {
    "authors": [
      "Brian Zimmer",
      "Yunsup Lee",
      "Alberto Puggelli",
      "Jaehwa Kwak",
      "Ruzica Jevtic",
      "Ben Keller",
      "Stevo Bailey",
      "Milovan Blagojevic",
      "Pi-Feng Chiu",
      "Hanh-Phuc Le",
      "Po-Hung Chen",
      "Nicholas Sutardja",
      "Rimas Avizieni",
      "Andrew Waterman",
      "Brian Richards",
      "Philippe Flatresse",
      "Elad Alon",
      "Krste Asanovic",
      "Borivoje Nikolic"
    ],
    "title": "A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DCâ€“DC Converters in 28 nm FDSOI",
    "source": "JSSC",
    "month": "April",
    "year": 2016,
    "pages":"930 - 942",
    "link": "https://doi.org/10.1109/JSSC.2016.2519386",
    "awards": "",
    "type": "journal"
  },
	{
    "authors": [
      "Ben Keller",
      "Martin Cochet",
      "Brian Zimmer",
      "Jaehwa Kwak",
      "Alberto Puggelli",
      "Yunsup Lee",
      "Milovan Blagojevic",
      "Stevo Bailey",
      "Pi-Feng Chiu",
      "Palmer Dabbelt",
      "Colin Schmidt",
      "Elad Alon",
      "Krste Asanovic",
      "Borivoje Nikolic"
    ],
    "title": "A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI",
    "source": "JSSC",
    "month": "May",
    "year": 2017,
    "pages": "1863 - 1875",
    "link": "https://doi.org/10.1109/JSSC.2017.2690859",
		"awards": "",
    "type": "journal"
  },
	{
    "authors": [
      "Ben Keller",
      "Martin Cochet",
      "Brian Zimmer",
      "Yunsup Lee",
      "Milovan Blagojevic",
      "Jaehwa Kwak",
      "Alberto Puggelli",
      "Stevo Bailey",
      "Pi-Feng Chiu",
      "Palmer Dabbelt",
      "Colin Schmidt",
      "Elad Alon",
      "Krste Asanovic",
      "Borivoje Nikolic"
    ],
    "title": "Sub-microsecond adaptive voltage scaling in a 28nm FD-SOI processor SoC",
    "source": "ESSCIRC",
    "month": "September",
    "year": 2016,
    "pages": "269 - 272",
    "link": "https://doi.org/10.1109/ESSCIRC.2016.7598294",
		"awards": "",
    "type": "conference"
  },
	{
    "authors": [
      "Yunsup Lee",
      "Brian Zimmer",
      "Andrew Waterman",
      "Alberto Puggelli",
      "Jaehwa Kwak",
      "Ruzica Jevtic",
      "Ben Keller",
      "Stevo Bailey",
      "Milovan Blagojevic",
      "Pi-Feng Chiu",
      "Henry Cook",
      "Rimas Avizienis",
      "Brian Richards",
      "Elad Alon",
      "Borivoje Nikolic",
      "Krste Asanovic"
    ],
    "title": "Raven: A 28nm RISC-V vector processor with integrated switched-capacitor DC-DC converters and adaptive clocking",
    "source": "Hot Chips Symposium",
    "month": "August",
    "year": 2015,
    "pages": "1 - 45",
    "link": "https://doi.org/10.1109/HOTCHIPS.2015.7477469",
		"awards": "",
    "type": "conference"
  },
	{
    "authors": [
      "Angie Wang",
      "Brian Richards",
      "Palmer Dabbelt",
      "Howard Mao",
      "Stevo Bailey",
      "Jaeduk Han",
      "Eric Chang",
      "James Dunn",
      "Elad Alon",
      "Borivoje Nikolic"
    ],
    "title": "A 0.37mm<sup>2</sup> LTE/Wi-Fi compatible, memory-based, runtime-reconfigurable 2<sup>n</sup>3<sup>m</sup>5<sup>k</sup> FFT accelerator integrated with a RISC-V core in 16nm FinFET",
    "source": "ASSCC",
    "month": "November",
    "year": 2017,
    "pages": "305 - 308",
    "link": "https://doi.org/10.1109/ASSCC.2017.8240277",
		"awards": "",
    "type": "conference"
  },
	{
    "authors": [
      "Stevo Bailey",
      "John Wright",
      "Nandish Mehta",
      "Rachel Hochman",
      "Robert Jarnot",
      "Vladimir Milovanovic",
      "Dan Werthimer",
      "Borivoje Nikolic"
    ],
    "title": "A 28nm FDSOI 8192-Point Digital ASIC Spectrometer from a Chisel Generator",
    "source": "CICC",
    "month": "April",
    "year": 2018,
    "pages": "1 - 4",
    "link": "https://doi.org/10.1109/CICC.2018.8357062",
		"awards": "",
    "type": "conference"
  },
	{
    "authors": [
      "Stevo Bailey",
      "Jaeduk Han",
      "Paul Rigge",
      "Richard Lin",
      "Eric Chang",
      "Howard Mao",
      "Zhongkai Wang",
      "Chick Markley",
      "Adam Izraelevitz",
      "Angie Wang",
      "Nathan Narevsky",
      "Woorham Bae",
      "Steve Shauck",
      "Sergio Montano",
      "Justin Norsworthy",
      "Munir Razzaque",
      "Wen Hau Ma",
      "Akalu Lentiro",
      "Matthew Doerflein",
      "Darin Heckendorn",
      "Jim McGrath",
      "Franco DeSeta",
      "Ronen Shoham",
      "Mike Stellfox",
      "Mark Snowden",
      "Joseph Cole",
      "Dan Fuhrman",
      "Brian Richards",
      "Jonathan Bachrach",
      "Elad Alon",
      "Borivoje Nikolic"
    ],
    "title": "A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET",
    "source": "ASSCC",
    "month": "November",
    "year": 2018,
    "pages": "285 - 288",
    "link": "https://doi.org/10.1109/ASSCC.2018.8579326",
		"awards": "",
    "type": "conference"
  },
  {
    "authors": [
      "Angie Wang",
      "Woorham Bae",
      "Jaeduk Han",
      "Stevo Bailey",
      "Paul Rigge",
      "Orhan Ocal",
      "Zhongkai Wang",
      "Kannan Ramchandran",
      "Elad Alon",
      "Borivoje Nikolic"
    ],
    "title": "A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET",
    "source": "ESSCIRC",
    "month": "September",
    "year": 2018,
    "pages": "322 - 325",
    "link": "https://doi.org/10.1109/ESSCIRC.2018.8494317",
		"awards": "",
    "type": "conference"
  },
  {
    "authors": [
      "Stevo Bailey"
    ],
    "title": "Rapid ASIC Design for Digital Signal Processors",
    "source": "EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2020-32",
    "month": "December",
    "year": 2018,
    "pages": "",
    "link": "https://www2.eecs.berkeley.edu/Pubs/TechRpts/2020/EECS-2020-32.pdf",
    "awards": "",
    "type": "thesis"
  },
  {
    "authors": [
      "Jaeduk Han",
      "Eric Chang",
      "Stevo Bailey",
      "Zhongkai Wang",
      "Woorham Bae",
      "Angie Wang",
      "Nathan Narevsky",
      "Amy Whitcombe",
      "Pengpeng Lu",
      "Borivoje Nikolic",
      "Elad Alon"
    ],
    "title": "A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET",
    "source": "CICC",
    "month": "April",
    "year": 2019,
    "pages": "1 - 4",
    "link": "https://doi.org/10.1109/CICC.2019.8780169",
    "awards": "",
    "type": "conference"
  },
  {
    "authors": [
      "Angie Wang",
      "Woorham Bae",
      "Jaeduk Han",
      "Stevo Bailey",
      "Orhan Ocal",
      "Paul Rigge",
      "Zhongkai Wang",
      "Kannan Ramchandran",
      "Elad Alon",
      "Borivoje Nikolic"
    ],
    "title": "A Real-Time, 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET",
    "source": "JSSC",
    "month": "June",
    "year": 2019,
    "pages": "1993 - 2008",
    "link": "https://doi.org/10.1109/JSSC.2019.2913099",
    "awards": "",
    "type": "journal"
  },
  {
    "authors": [
      "Stevo Bailey",
      "Paul Rigge",
      "Jaeduk Han",
      "Richard Lin",
      "Eric Chang",
      "Howard Mao",
      "Zhongkai Wang",
      "Chick Markley",
      "Adam Izraelevitz",
      "Angie Wang",
      "Nathan Narevsky",
      "Woorham Bae",
      "Steve Shauck",
      "Sergio Montano",
      "Justin Norsworthy",
      "Munir Razzaque",
      "Wen Hau Ma",
      "Akalu Lentiro",
      "Matthew Doerflein",
      "Darin Heckendorn",
      "Jim McGrath",
      "Franco DeSeta",
      "Ronen Shoham",
      "Mike Stellfox",
      "Mark Snowden",
      "Joseph Cole",
      "Dan Fuhrman",
      "Brian Richards",
      "Jonathan Bachrach",
      "Elad Alon",
      "Borivoje Nikolic"
    ],
    "title": "A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance",
    "source": "JSSC",
    "month": "July",
    "year": 2019,
    "pages": "2786 - 2801",
    "link": "https://doi.org/10.1109/JSSC.2019.2924090",
    "awards": "",
    "type": "journal"
  }
]
