// Seed: 1331917102
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2 = 1'd0, id_3;
  assign id_1 = 1;
endmodule
