ISim log file
Running: C:\Users\110L\Desktop\110\Exeperiment3\alu_4bit_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/110L/Desktop/110/Exeperiment3/alu_4bit_tb_isim_beh.wdb 
ISim O.40d (signature 0xc4ca3437)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/110L/Desktop/110/Exeperiment3/alu_4bit_tb.v" Line 30.  For instance alu_4bit_tb/uut/, width 3 of formal port sel is not equal to width 4 of actual variable sel. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
