# Chisel Projects Repository

**Author:** Eric Biernacki(ebiernacki@wustl.edu) under the advisement of Professor Ron Cytron(cytron@wustl.edu)

This repository contains all the projects I have created in [Chisel](https://www.chisel-lang.org/) for the Digital Design Course at WUSTL.

Below are links to setup guides and instructions to run the projects. All projects were created for the Basys3 Delevopment Board with and 100MHz internal clock. 

## External Setup Guides and Running the Projects

- [Setup Guide 1](link_to_guide_1)
- [Setup Guide 2](link_to_guide_2)
- [Setup Guide 3](link_to_guide_3)


**Getting the Examples:!!!!!! make this repo right for push/pull access!!!!!**
```bash
$ git clone https://github.com/ebiernacki/chisel-projects.git
```

- **Repo Structure:**
    - Projects in src etc (ADD MORE HERE)

- **Needed Tools (Thorough walkthrough located in the Setup Guides):**
    - Recent version of Java (JDK 8 or later)
    - Scala build tool sbt
    - Scala Metals VSCode Extension
    - Vivado or other toolchain (I used Vivado 2020.2)


- **Running the Examples:  FIXME!**
    - To generate Verilog files for the small ALU:
        ```bash
        FIXME!
        ```
    - Synthesize and generate .bit file for the Basys3 board with Vivado(or other toolchain).

    - Program board and play!


## Project List and Description

1. **Project 1**
    - **Description:** Brief description of Project 1.
    - **Additional details:** Details or sub-points related to Project 1.

2. **Project 2**
    - **Description:** Brief description of Project 2.
    - **Additional details:** Details or sub-points related to Project 2.

3. **Project 3**
    - **Description:** Brief description of Project 3.
    - **Additional details:** Details or sub-points related to Project 3.

   ... (add more projects as needed)




