// Seed: 1532561599
module module_0;
  always id_1 = -1;
  assign id_2 = 1 - (id_2) && id_1.id_1;
  wire id_3, id_4, id_5;
  wire id_6;
  initial id_2 = id_1;
  wire id_7, id_8;
  wire id_9;
  wire id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = (id_2) & 1;
  always id_3 <= id_1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2,
    output wor id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input wand id_7,
    output wor id_8,
    output wor id_9,
    output wire id_10
);
  assign id_1 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
