--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ddr_sdram.twx ddr_sdram.ncd -o ddr_sdram.twr ddr_sdram.pcf
-ucf ddr_sdram.ucf

Design file:              ddr_sdram.ncd
Physical constraint file: ddr_sdram.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.075ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: ddr_clocks/clkout0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr_clocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr_clocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "ddr_clocks/clkout1" derived from  
NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;  divided by 3.33 to 3 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2210 paths analyzed, 373 endpoints analyzed, 81 failing endpoints
 81 timing errors detected. (81 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.368ns.
--------------------------------------------------------------------------------

Paths for end point STATUS_0_1 (SLICE_X10Y47.C5), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BANK_STATUS_0 (FF)
  Destination:          STATUS_0_1 (FF)
  Requirement:          3.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BANK_STATUS_0 to STATUS_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BMUX    Tshcko                0.455   BANK_STATUS<1>
                                                       BANK_STATUS_0
    SLICE_X11Y46.B3      net (fanout=3)        1.060   BANK_STATUS<0>
    SLICE_X11Y46.B       Tilo                  0.259   STATUS_1_1
                                                       BA<1>31
    SLICE_X11Y46.A5      net (fanout=5)        0.197   BA<1>3
    SLICE_X11Y46.A       Tilo                  0.259   STATUS_1_1
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
    SLICE_X9Y45.D3       net (fanout=1)        0.526   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT11
    SLICE_X9Y45.D        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT13
    SLICE_X9Y45.C6       net (fanout=1)        0.118   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
    SLICE_X9Y45.C        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT14
    SLICE_X10Y47.C5      net (fanout=3)        0.570   STATUS[2]_STATUS[2]_mux_72_OUT<0>
    SLICE_X10Y47.CLK     Tas                   0.320   STATUS_0_1
                                                       STATUS[2]_STATUS[2]_mux_72_OUT<0>_rt
                                                       STATUS_0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (1.811ns logic, 2.471ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openRowB2_2 (FF)
  Destination:          STATUS_0_1 (FF)
  Requirement:          3.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.271 - 0.302)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openRowB2_2 to STATUS_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.CQ       Tcko                  0.391   openRowB2<2>
                                                       openRowB2_2
    SLICE_X2Y45.A4       net (fanout=2)        0.665   openRowB2<2>
    SLICE_X2Y45.COUT     Topcya                0.395   Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_lut<0>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
    SLICE_X2Y46.CIN      net (fanout=1)        0.003   Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
    SLICE_X2Y46.AMUX     Tcina                 0.194   openRowB2<1>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<4>
    SLICE_X8Y45.D5       net (fanout=1)        0.777   openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o
    SLICE_X8Y45.D        Tilo                  0.203   BA<1>42
                                                       BA<1>42
    SLICE_X9Y45.C1       net (fanout=3)        0.433   BA<1>42
    SLICE_X9Y45.C        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT14
    SLICE_X10Y47.C5      net (fanout=3)        0.570   STATUS[2]_STATUS[2]_mux_72_OUT<0>
    SLICE_X10Y47.CLK     Tas                   0.320   STATUS_0_1
                                                       STATUS[2]_STATUS[2]_mux_72_OUT<0>_rt
                                                       STATUS_0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (1.762ns logic, 2.448ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BANK_STATUS_0 (FF)
  Destination:          STATUS_0_1 (FF)
  Requirement:          3.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BANK_STATUS_0 to STATUS_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BMUX    Tshcko                0.455   BANK_STATUS<1>
                                                       BANK_STATUS_0
    SLICE_X11Y46.B3      net (fanout=3)        1.060   BANK_STATUS<0>
    SLICE_X11Y46.B       Tilo                  0.259   STATUS_1_1
                                                       BA<1>31
    SLICE_X9Y46.C5       net (fanout=5)        0.360   BA<1>3
    SLICE_X9Y46.C        Tilo                  0.259   BUSY_1
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT11
    SLICE_X9Y45.D6       net (fanout=1)        0.279   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT1
    SLICE_X9Y45.D        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT13
    SLICE_X9Y45.C6       net (fanout=1)        0.118   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
    SLICE_X9Y45.C        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT14
    SLICE_X10Y47.C5      net (fanout=3)        0.570   STATUS[2]_STATUS[2]_mux_72_OUT<0>
    SLICE_X10Y47.CLK     Tas                   0.320   STATUS_0_1
                                                       STATUS[2]_STATUS[2]_mux_72_OUT<0>_rt
                                                       STATUS_0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (1.811ns logic, 2.387ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point STATUS_0_2 (SLICE_X10Y46.DX), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BANK_STATUS_0 (FF)
  Destination:          STATUS_0_2 (FF)
  Requirement:          3.000ns
  Data Path Delay:      4.178ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BANK_STATUS_0 to STATUS_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BMUX    Tshcko                0.455   BANK_STATUS<1>
                                                       BANK_STATUS_0
    SLICE_X11Y46.B3      net (fanout=3)        1.060   BANK_STATUS<0>
    SLICE_X11Y46.B       Tilo                  0.259   STATUS_1_1
                                                       BA<1>31
    SLICE_X11Y46.A5      net (fanout=5)        0.197   BA<1>3
    SLICE_X11Y46.A       Tilo                  0.259   STATUS_1_1
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
    SLICE_X9Y45.D3       net (fanout=1)        0.526   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT11
    SLICE_X9Y45.D        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT13
    SLICE_X9Y45.C6       net (fanout=1)        0.118   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
    SLICE_X9Y45.C        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT14
    SLICE_X10Y46.DX      net (fanout=3)        0.650   STATUS[2]_STATUS[2]_mux_72_OUT<0>
    SLICE_X10Y46.CLK     Tdick                 0.136   STATUS_0_2
                                                       STATUS_0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (1.627ns logic, 2.551ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openRowB2_2 (FF)
  Destination:          STATUS_0_2 (FF)
  Requirement:          3.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.271 - 0.302)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openRowB2_2 to STATUS_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.CQ       Tcko                  0.391   openRowB2<2>
                                                       openRowB2_2
    SLICE_X2Y45.A4       net (fanout=2)        0.665   openRowB2<2>
    SLICE_X2Y45.COUT     Topcya                0.395   Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_lut<0>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
    SLICE_X2Y46.CIN      net (fanout=1)        0.003   Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
    SLICE_X2Y46.AMUX     Tcina                 0.194   openRowB2<1>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<4>
    SLICE_X8Y45.D5       net (fanout=1)        0.777   openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o
    SLICE_X8Y45.D        Tilo                  0.203   BA<1>42
                                                       BA<1>42
    SLICE_X9Y45.C1       net (fanout=3)        0.433   BA<1>42
    SLICE_X9Y45.C        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT14
    SLICE_X10Y46.DX      net (fanout=3)        0.650   STATUS[2]_STATUS[2]_mux_72_OUT<0>
    SLICE_X10Y46.CLK     Tdick                 0.136   STATUS_0_2
                                                       STATUS_0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (1.578ns logic, 2.528ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BANK_STATUS_0 (FF)
  Destination:          STATUS_0_2 (FF)
  Requirement:          3.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BANK_STATUS_0 to STATUS_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BMUX    Tshcko                0.455   BANK_STATUS<1>
                                                       BANK_STATUS_0
    SLICE_X11Y46.B3      net (fanout=3)        1.060   BANK_STATUS<0>
    SLICE_X11Y46.B       Tilo                  0.259   STATUS_1_1
                                                       BA<1>31
    SLICE_X9Y46.C5       net (fanout=5)        0.360   BA<1>3
    SLICE_X9Y46.C        Tilo                  0.259   BUSY_1
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT11
    SLICE_X9Y45.D6       net (fanout=1)        0.279   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT1
    SLICE_X9Y45.D        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT13
    SLICE_X9Y45.C6       net (fanout=1)        0.118   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
    SLICE_X9Y45.C        Tilo                  0.259   Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT14
    SLICE_X10Y46.DX      net (fanout=3)        0.650   STATUS[2]_STATUS[2]_mux_72_OUT<0>
    SLICE_X10Y46.CLK     Tdick                 0.136   STATUS_0_2
                                                       STATUS_0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.627ns logic, 2.467ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point STATUS_1_3 (SLICE_X10Y46.CX), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BANK_STATUS_0 (FF)
  Destination:          STATUS_1_3 (FF)
  Requirement:          3.000ns
  Data Path Delay:      4.133ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BANK_STATUS_0 to STATUS_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BMUX    Tshcko                0.455   BANK_STATUS<1>
                                                       BANK_STATUS_0
    SLICE_X11Y46.B3      net (fanout=3)        1.060   BANK_STATUS<0>
    SLICE_X11Y46.B       Tilo                  0.259   STATUS_1_1
                                                       BA<1>31
    SLICE_X10Y47.C4      net (fanout=5)        0.529   BA<1>3
    SLICE_X10Y47.CMUX    Tilo                  0.343   STATUS_0_1
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT2_SW0_SW0_G
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT2_SW0_SW0
    SLICE_X11Y45.D3      net (fanout=1)        0.534   N80
    SLICE_X11Y45.D       Tilo                  0.259   BANK_STATUS<3>
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT2
    SLICE_X10Y46.CX      net (fanout=4)        0.558   STATUS[2]_STATUS[2]_mux_72_OUT<1>
    SLICE_X10Y46.CLK     Tdick                 0.136   STATUS_0_2
                                                       STATUS_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (1.452ns logic, 2.681ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               openRowB2_2 (FF)
  Destination:          STATUS_1_3 (FF)
  Requirement:          3.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.271 - 0.302)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: openRowB2_2 to STATUS_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.CQ       Tcko                  0.391   openRowB2<2>
                                                       openRowB2_2
    SLICE_X2Y45.A4       net (fanout=2)        0.665   openRowB2<2>
    SLICE_X2Y45.COUT     Topcya                0.395   Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_lut<0>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
    SLICE_X2Y46.CIN      net (fanout=1)        0.003   Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<3>
    SLICE_X2Y46.AMUX     Tcina                 0.194   openRowB2<1>
                                                       Mcompar_openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o_cy<4>
    SLICE_X8Y45.D5       net (fanout=1)        0.777   openRowB2[12]_ADDR_ROW_IN[12]_not_equal_16_o
    SLICE_X8Y45.D        Tilo                  0.203   BA<1>42
                                                       BA<1>42
    SLICE_X11Y45.D5      net (fanout=3)        0.409   BA<1>42
    SLICE_X11Y45.D       Tilo                  0.259   BANK_STATUS<3>
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT2
    SLICE_X10Y46.CX      net (fanout=4)        0.558   STATUS[2]_STATUS[2]_mux_72_OUT<1>
    SLICE_X10Y46.CLK     Tdick                 0.136   STATUS_0_2
                                                       STATUS_1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.578ns logic, 2.412ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BANK_STATUS_0 (FF)
  Destination:          STATUS_1_3 (FF)
  Requirement:          3.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BANK_STATUS_0 to STATUS_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BMUX    Tshcko                0.455   BANK_STATUS<1>
                                                       BANK_STATUS_0
    SLICE_X11Y46.B3      net (fanout=3)        1.060   BANK_STATUS<0>
    SLICE_X11Y46.B       Tilo                  0.259   STATUS_1_1
                                                       BA<1>31
    SLICE_X10Y47.D4      net (fanout=5)        0.412   BA<1>3
    SLICE_X10Y47.CMUX    Topdc                 0.338   STATUS_0_1
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT2_SW0_SW0_F
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT2_SW0_SW0
    SLICE_X11Y45.D3      net (fanout=1)        0.534   N80
    SLICE_X11Y45.D       Tilo                  0.259   BANK_STATUS<3>
                                                       Mmux_STATUS[2]_STATUS[2]_mux_72_OUT2
    SLICE_X10Y46.CX      net (fanout=4)        0.558   STATUS[2]_STATUS[2]_mux_72_OUT<1>
    SLICE_X10Y46.CLK     Tdick                 0.136   STATUS_0_2
                                                       STATUS_1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.447ns logic, 2.564ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ddr_clocks/clkout1" derived from
 NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 3.33 to 3 nS  

--------------------------------------------------------------------------------

Paths for end point openRowB2_1 (SLICE_X2Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               openRowB2_1 (FF)
  Destination:          openRowB2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         WR_CLK_333M rising at 3.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: openRowB2_1 to openRowB2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.DQ       Tcko                  0.200   openRowB2<1>
                                                       openRowB2_1
    SLICE_X2Y46.D6       net (fanout=2)        0.022   openRowB2<1>
    SLICE_X2Y46.CLK      Tah         (-Th)    -0.190   openRowB2<1>
                                                       openRowB2_1_rstpot
                                                       openRowB2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point openRowB0_11 (SLICE_X5Y48.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               openRowB0_11 (FF)
  Destination:          openRowB0_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         WR_CLK_333M rising at 3.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: openRowB0_11 to openRowB0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.198   openRowB0<11>
                                                       openRowB0_11
    SLICE_X5Y48.D6       net (fanout=2)        0.023   openRowB0<11>
    SLICE_X5Y48.CLK      Tah         (-Th)    -0.215   openRowB0<11>
                                                       openRowB0_11_rstpot
                                                       openRowB0_11
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point openRowB3_12 (SLICE_X9Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               openRowB3_12 (FF)
  Destination:          openRowB3_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         WR_CLK_333M rising at 3.000ns
  Destination Clock:    WR_CLK_333M rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: openRowB3_12 to openRowB3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.DQ       Tcko                  0.198   openRowB3<12>
                                                       openRowB3_12
    SLICE_X9Y41.D6       net (fanout=2)        0.023   openRowB3<12>
    SLICE_X9Y41.CLK      Tah         (-Th)    -0.215   openRowB3<12>
                                                       openRowB3_12_dpot
                                                       openRowB3_12
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_clocks/clkout1" derived from
 NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 3.33 to 3 nS  

--------------------------------------------------------------------------------
Slack: 1.270ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ddr_clocks/clkout2_buf/I0
  Logical resource: ddr_clocks/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ddr_clocks/clkout1
--------------------------------------------------------------------------------
Slack: 2.075ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: ddr_clocks/clkout1
--------------------------------------------------------------------------------
Slack: 2.570ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: openRowB2<1>/CLK
  Logical resource: openRowB2_11/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: WR_CLK_333M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for ddr_clocks/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|ddr_clocks/clkin1              |     10.000ns|      3.334ns|     14.560ns|            0|           81|            0|         2210|
| ddr_clocks/clkout1            |      3.000ns|      4.368ns|          N/A|           81|            0|         2210|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYS_CLK_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK_100M   |    4.368|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 81  Score: 23464  (Setup/Max: 23464, Hold: 0)

Constraints cover 2210 paths, 0 nets, and 647 connections

Design statistics:
   Minimum period:   4.368ns{1}   (Maximum frequency: 228.938MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 26 17:09:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



