// Seed: 2052122633
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    output wire id_8
);
  assign id_8 = id_3 && id_6 && id_3;
  module_2 modCall_1 (
      id_8,
      id_8
  );
  assign modCall_1.type_4 = 0;
endmodule
module module_0 (
    output supply1 id_0,
    input tri module_1,
    input tri0 id_2,
    input tri id_3,
    output uwire id_4
);
  wire id_6, id_7;
  xor primCall (id_4, id_2, id_7, id_6);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output wand  id_1
);
  reg id_3;
  always @(id_3 or id_3) begin : LABEL_0
    if ({{1, 1'b0, id_3, 1}, 1 ==? 1, 1}) id_3 <= 1;
  end
endmodule : SymbolIdentifier
