Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov 15 21:32:58 2024
| Host         : dellzn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     69          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               127         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (456)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (213)
5. checking no_input_delay (11)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (456)
--------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (213)
--------------------------------------------------
 There are 213 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.549        0.000                      0                13071        0.073        0.000                      0                13071        3.000        0.000                       0                 10130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.008        0.000                      0                  191        0.104        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.844        0.000                      0                   20        0.292        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          33.063        0.000                      0                12812        0.073        0.000                      0                12812       48.750        0.000                       0                 10014  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.314        0.000                      0                   17        0.244        0.000                      0                   17  
sys_clk_pin   clkout3             5.549        0.000                      0                   11        0.200        0.000                      0                   11  
clkout2       clkout3            17.040        0.000                      0                    2        0.344        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 93.779        0.000                      0                   32        1.050        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkfbout                    
(none)        clkout2                     
(none)        clkout3                     
(none)        sys_clk_pin                 
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.884ns (27.530%)  route 2.327ns (72.470%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.627     5.230    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.679     6.427    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X11Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.551 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.433     6.984    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.108 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.423     7.530    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.118     7.648 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.792     8.441    uart_tx_ctrl/bitTmr
    SLICE_X10Y73         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y73         FDRE (Setup_fdre_C_R)       -0.726    14.448    uart_tx_ctrl/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.884ns (27.530%)  route 2.327ns (72.470%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.627     5.230    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.679     6.427    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X11Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.551 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.433     6.984    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.108 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.423     7.530    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.118     7.648 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.792     8.441    uart_tx_ctrl/bitTmr
    SLICE_X10Y73         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y73         FDRE (Setup_fdre_C_R)       -0.726    14.448    uart_tx_ctrl/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.884ns (27.530%)  route 2.327ns (72.470%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.627     5.230    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.679     6.427    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X11Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.551 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.433     6.984    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.108 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.423     7.530    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.118     7.648 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.792     8.441    uart_tx_ctrl/bitTmr
    SLICE_X10Y73         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y73         FDRE (Setup_fdre_C_R)       -0.726    14.448    uart_tx_ctrl/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.884ns (27.530%)  route 2.327ns (72.470%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.627     5.230    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.679     6.427    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X11Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.551 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.433     6.984    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_1
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.108 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.423     7.530    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_1
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.118     7.648 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.792     8.441    uart_tx_ctrl/bitTmr
    SLICE_X10Y73         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y73         FDRE (Setup_fdre_C_R)       -0.726    14.448    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.704ns (20.860%)  route 2.671ns (79.140%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.833     6.517    CLK_GEN/led_counter[4]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.641 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.093     7.734    CLK_GEN/led_counter[31]_i_3_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.858 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.745     8.603    CLK_GEN/led_clk_0
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.704ns (20.860%)  route 2.671ns (79.140%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.833     6.517    CLK_GEN/led_counter[4]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.641 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.093     7.734    CLK_GEN/led_counter[31]_i_3_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.858 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.745     8.603    CLK_GEN/led_clk_0
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.704ns (20.860%)  route 2.671ns (79.140%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.833     6.517    CLK_GEN/led_counter[4]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.641 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.093     7.734    CLK_GEN/led_counter[31]_i_3_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.858 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.745     8.603    CLK_GEN/led_clk_0
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.866%)  route 2.670ns (79.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.833     6.517    CLK_GEN/led_counter[4]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.641 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.093     7.734    CLK_GEN/led_counter[31]_i_3_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.858 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.744     8.602    CLK_GEN/led_clk_0
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.866%)  route 2.670ns (79.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.833     6.517    CLK_GEN/led_counter[4]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.641 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.093     7.734    CLK_GEN/led_counter[31]_i_3_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.858 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.744     8.602    CLK_GEN/led_clk_0
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.866%)  route 2.670ns (79.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.833     6.517    CLK_GEN/led_counter[4]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.641 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.093     7.734    CLK_GEN/led_counter[31]_i_3_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.858 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.744     8.602    CLK_GEN/led_clk_0
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.903    CLK_GEN/led_counter0_carry__4_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.957 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.957    CLK_GEN/p_1_in[25]
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.903    CLK_GEN/led_counter0_carry__4_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.968 r  CLK_GEN/led_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.968    CLK_GEN/p_1_in[27]
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.903    CLK_GEN/led_counter0_carry__4_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.993 r  CLK_GEN/led_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.993    CLK_GEN/p_1_in[26]
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.903    CLK_GEN/led_counter0_carry__4_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.993 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.993    CLK_GEN/p_1_in[28]
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/txData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  uart_tx_ctrl/txData_reg[8]/Q
                         net (fo=1, routed)           0.087     1.712    uart_tx_ctrl/txData[8]
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.757    uart_tx_ctrl/txBit_i_3_n_1
    SLICE_X10Y72         FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y72         FDSE (Hold_fdse_C_D)         0.120     1.617    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.903    CLK_GEN/led_counter0_carry__4_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.942 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.942    CLK_GEN/led_counter0_carry__5_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  CLK_GEN/led_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.996    CLK_GEN/p_1_in[29]
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.903    CLK_GEN/led_counter0_carry__4_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.942 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.942    CLK_GEN/led_counter0_carry__5_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  CLK_GEN/led_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.007    CLK_GEN/p_1_in[31]
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.903 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.903    CLK_GEN/led_counter0_carry__4_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.942 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.942    CLK_GEN/led_counter0_carry__5_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.032 r  CLK_GEN/led_counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.032    CLK_GEN/p_1_in[30]
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.742    CLK_GEN/led_counter[12]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  CLK_GEN/led_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.850    CLK_GEN/p_1_in[12]
    SLICE_X55Y96         FDRE                                         r  CLK_GEN/led_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[24]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.851    CLK_GEN/p_1_in[24]
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y97     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y96     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y96     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y96     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y97     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y97     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y97     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y97     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y97     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y96     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y96     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y96     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y96     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y97     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y97     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y96     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y96     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y96     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y96     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.844ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.674ns (53.962%)  route 1.428ns (46.038%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 45.014 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.416 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.416    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588    45.014    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.275    45.289    
                         clock uncertainty           -0.091    45.198    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    45.260    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.260    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 36.844    

Slack (MET) :             36.865ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.653ns (53.648%)  route 1.428ns (46.352%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 45.014 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.395 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.395    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588    45.014    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.275    45.289    
                         clock uncertainty           -0.091    45.198    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    45.260    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.260    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                 36.865    

Slack (MET) :             36.866ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.677ns (54.006%)  route 1.428ns (45.994%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.196    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.419 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.419    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.590    45.016    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.298    45.314    
                         clock uncertainty           -0.091    45.223    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.062    45.285    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.285    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                 36.866    

Slack (MET) :             36.916ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 1.611ns (53.008%)  route 1.428ns (46.992%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.196    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.353 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.353    BTN_SCAN/clk_count_reg[16]_i_1_n_3
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.590    45.016    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.298    45.314    
                         clock uncertainty           -0.091    45.223    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.046    45.269    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.269    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                 36.916    

Slack (MET) :             36.939ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.579ns (52.508%)  route 1.428ns (47.492%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 45.014 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.321 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.321    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588    45.014    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.275    45.289    
                         clock uncertainty           -0.091    45.198    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    45.260    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.260    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 36.939    

Slack (MET) :             36.955ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 1.563ns (52.253%)  route 1.428ns (47.747%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 45.014 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.305 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.305    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588    45.014    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.275    45.289    
                         clock uncertainty           -0.091    45.198    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    45.260    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.260    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 36.955    

Slack (MET) :             36.957ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 1.560ns (52.206%)  route 1.428ns (47.794%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 45.013 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.302 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.302    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.587    45.013    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.275    45.288    
                         clock uncertainty           -0.091    45.197    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    45.259    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 36.957    

Slack (MET) :             36.978ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.539ns (51.867%)  route 1.428ns (48.133%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 45.013 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.281 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.281    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.587    45.013    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.275    45.288    
                         clock uncertainty           -0.091    45.197    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    45.259    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 36.978    

Slack (MET) :             37.052ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.465ns (50.636%)  route 1.428ns (49.364%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 45.013 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.207 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.207    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.587    45.013    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.275    45.288    
                         clock uncertainty           -0.091    45.197    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    45.259    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 37.052    

Slack (MET) :             37.068ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 1.449ns (50.362%)  route 1.428ns (49.638%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 45.013 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.419     7.189    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.313 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.313    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.845 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.854    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.968    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.191 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[8]_i_1_n_8
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.587    45.013    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.275    45.288    
                         clock uncertainty           -0.091    45.197    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    45.259    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                 37.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.197     1.852    BTN_SCAN/LED_OBUF[0]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.045     1.897 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    BTN_SCAN/result[0]_i_1_n_1
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091     1.605    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.161     1.813    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.858 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.858    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.921 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.161     1.815    BTN_SCAN/clk_count_reg_n_1_[15]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.860    BTN_SCAN/clk_count[12]_i_2_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.923 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.161     1.812    BTN_SCAN/clk_count_reg_n_1_[3]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[0]_i_3_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[0]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.161     1.812    BTN_SCAN/clk_count_reg_n_1_[7]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[4]_i_2_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[4]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.252ns (57.888%)  route 0.183ns (42.112%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.183     1.838    BTN_SCAN/p_0_in
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.883    BTN_SCAN/clk_count[12]_i_3_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.949 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.949    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.631    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.173     1.824    BTN_SCAN/clk_count_reg_n_1_[0]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.869 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.869    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    BTN_SCAN/clk_count_reg[0]_i_1_n_8
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.173     1.827    BTN_SCAN/clk_count_reg_n_1_[12]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.872    BTN_SCAN/clk_count[12]_i_5_n_1
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.173     1.827    BTN_SCAN/clk_count_reg_n_1_[16]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.872    BTN_SCAN/clk_count[16]_i_2_n_1
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.173     1.824    BTN_SCAN/clk_count_reg_n_1_[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.869 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.869    BTN_SCAN/clk_count[4]_i_5_n_1
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    BTN_SCAN/clk_count_reg[4]_i_1_n_8
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       33.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.063ns  (required time - arrival time)
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.102ns  (logic 2.076ns (15.845%)  route 11.026ns (84.155%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    8.641ns = ( 58.641 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 r  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 r  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 r  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 r  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.443    66.068    DEBUG_CTRL/Test_signal[4]
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    66.192 f  DEBUG_CTRL/buffer_reg_i_197/O
                         net (fo=5, routed)           0.798    66.990    DEBUG_CTRL/FSM_onehot_state_reg[1]_6
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    67.114 f  DEBUG_CTRL/buffer_reg_i_110/O
                         net (fo=5, routed)           1.018    68.132    DEBUG_CTRL/buffer_reg_i_110_n_1
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.153    68.285 r  DEBUG_CTRL/buffer_reg_i_104/O
                         net (fo=1, routed)           0.660    68.945    DEBUG_CTRL/buffer_reg_i_104_n_1
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.331    69.276 r  DEBUG_CTRL/buffer_reg_i_34/O
                         net (fo=1, routed)           0.000    69.276    DEBUG_CTRL/buffer_reg_i_34_n_1
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    69.493 r  DEBUG_CTRL/buffer_reg_i_12/O
                         net (fo=1, routed)           0.578    70.071    DEBUG_CTRL/buffer_reg_i_12_n_1
    SLICE_X32Y80         LUT5 (Prop_lut5_I2_O)        0.299    70.370 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           1.374    71.743    UART_BUFF/DIADI[6]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -71.743    
  -------------------------------------------------------------------
                         slack                                 33.063    

Slack (MET) :             33.350ns  (required time - arrival time)
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.642ns  (logic 1.657ns (13.107%)  route 10.985ns (86.893%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    8.641ns = ( 58.641 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 f  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 f  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 f  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 f  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.443    66.068    DEBUG_CTRL/Test_signal[4]
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    66.192 r  DEBUG_CTRL/buffer_reg_i_197/O
                         net (fo=5, routed)           0.774    66.966    DEBUG_CTRL/FSM_onehot_state_reg[1]_6
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.124    67.090 f  DEBUG_CTRL/buffer_reg_i_240/O
                         net (fo=2, routed)           1.004    68.094    DEBUG_CTRL/buffer_reg_i_240_n_1
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.124    68.218 r  DEBUG_CTRL/buffer_reg_i_155/O
                         net (fo=1, routed)           0.582    68.800    DEBUG_CTRL/buffer_reg_i_155_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I1_O)        0.124    68.924 r  DEBUG_CTRL/buffer_reg_i_81/O
                         net (fo=1, routed)           0.730    69.654    DEBUG_CTRL/buffer_reg_i_81_n_1
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.124    69.778 r  DEBUG_CTRL/buffer_reg_i_27/O
                         net (fo=1, routed)           0.000    69.778    DEBUG_CTRL/buffer_reg_i_27_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.209    69.987 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           1.296    71.284    UART_BUFF/DIADI[1]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.414   104.633    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.633    
                         arrival time                         -71.283    
  -------------------------------------------------------------------
                         slack                                 33.350    

Slack (MET) :             33.467ns  (required time - arrival time)
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.523ns  (logic 1.660ns (13.256%)  route 10.863ns (86.745%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    8.641ns = ( 58.641 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 f  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 f  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 f  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 f  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.443    66.068    DEBUG_CTRL/Test_signal[4]
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    66.192 r  DEBUG_CTRL/buffer_reg_i_197/O
                         net (fo=5, routed)           0.499    66.691    DEBUG_CTRL/FSM_onehot_state_reg[1]_6
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.124    66.815 f  DEBUG_CTRL/buffer_reg_i_258/O
                         net (fo=1, routed)           0.972    67.788    DEBUG_CTRL/buffer_reg_i_258_n_1
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124    67.912 r  DEBUG_CTRL/buffer_reg_i_172/O
                         net (fo=1, routed)           0.832    68.744    DEBUG_CTRL/buffer_reg_i_172_n_1
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.124    68.868 r  DEBUG_CTRL/buffer_reg_i_88/O
                         net (fo=1, routed)           0.609    69.477    DEBUG_CTRL/buffer_reg_i_88_n_1
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    69.601 r  DEBUG_CTRL/buffer_reg_i_29/O
                         net (fo=1, routed)           0.000    69.601    DEBUG_CTRL/buffer_reg_i_29_n_1
    SLICE_X32Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    69.813 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           1.351    71.164    UART_BUFF/DIADI[0]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.416   104.631    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.631    
                         arrival time                         -71.164    
  -------------------------------------------------------------------
                         slack                                 33.467    

Slack (MET) :             33.623ns  (required time - arrival time)
  Source:                 core/CMU/CACHE/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.543ns  (logic 1.448ns (11.544%)  route 11.095ns (88.456%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -3.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    8.640ns = ( 58.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.801    58.640    core/CMU/CACHE/CLK
    SLICE_X47Y159        FDRE                                         r  core/CMU/CACHE/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.456    59.096 f  core/CMU/CACHE/dout_reg[5]/Q
                         net (fo=7, routed)           4.979    64.076    core/U1_3/din[5]
    SLICE_X54Y81         LUT5 (Prop_lut5_I0_O)        0.124    64.200 f  core/U1_3/segment_shift[14]_i_81/O
                         net (fo=1, routed)           0.302    64.502    core/U1_3/segment_shift[14]_i_81_n_1
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    64.626 f  core/U1_3/segment_shift[14]_i_39/O
                         net (fo=1, routed)           0.435    65.061    core/U1_3/segment_shift[14]_i_39_n_1
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    65.185 f  core/U1_3/segment_shift[14]_i_13/O
                         net (fo=2, routed)           1.138    66.323    DEBUG_CTRL/Test_signal[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    66.447 r  DEBUG_CTRL/buffer_reg_i_97/O
                         net (fo=5, routed)           0.600    67.047    core/register/buffer_reg_i_19_1
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    67.171 f  core/register/buffer_reg_i_54/O
                         net (fo=2, routed)           1.168    68.339    core/register/FSM_onehot_state_reg[1]_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    68.463 r  core/register/buffer_reg_i_56/O
                         net (fo=1, routed)           0.433    68.896    DEBUG_CTRL/buffer_reg_7
    SLICE_X35Y82         LUT6 (Prop_lut6_I4_O)        0.124    69.020 r  DEBUG_CTRL/buffer_reg_i_20/O
                         net (fo=1, routed)           0.783    69.803    DEBUG_CTRL/buffer_reg_i_20_n_1
    SLICE_X33Y82         LUT6 (Prop_lut6_I2_O)        0.124    69.927 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           1.256    71.184    UART_BUFF/DIADI[3]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -71.184    
  -------------------------------------------------------------------
                         slack                                 33.623    

Slack (MET) :             33.757ns  (required time - arrival time)
  Source:                 core/CMU/CACHE/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.409ns  (logic 1.644ns (13.248%)  route 10.765ns (86.752%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -3.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    8.640ns = ( 58.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.801    58.640    core/CMU/CACHE/CLK
    SLICE_X47Y159        FDRE                                         r  core/CMU/CACHE/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.456    59.096 f  core/CMU/CACHE/dout_reg[5]/Q
                         net (fo=7, routed)           4.979    64.076    core/U1_3/din[5]
    SLICE_X54Y81         LUT5 (Prop_lut5_I0_O)        0.124    64.200 f  core/U1_3/segment_shift[14]_i_81/O
                         net (fo=1, routed)           0.302    64.502    core/U1_3/segment_shift[14]_i_81_n_1
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    64.626 f  core/U1_3/segment_shift[14]_i_39/O
                         net (fo=1, routed)           0.435    65.061    core/U1_3/segment_shift[14]_i_39_n_1
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    65.185 f  core/U1_3/segment_shift[14]_i_13/O
                         net (fo=2, routed)           1.138    66.323    DEBUG_CTRL/Test_signal[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    66.447 r  DEBUG_CTRL/buffer_reg_i_97/O
                         net (fo=5, routed)           0.491    66.938    DEBUG_CTRL/FSM_onehot_state_reg[1]_7
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.124    67.062 r  DEBUG_CTRL/buffer_reg_i_32/O
                         net (fo=6, routed)           0.586    67.648    DEBUG_CTRL/buffer_reg_i_32_n_1
    SLICE_X33Y81         LUT5 (Prop_lut5_I2_O)        0.118    67.766 r  DEBUG_CTRL/buffer_reg_i_40/O
                         net (fo=1, routed)           0.667    68.433    DEBUG_CTRL/buffer_reg_i_40_n_1
    SLICE_X32Y81         LUT6 (Prop_lut6_I3_O)        0.326    68.759 f  DEBUG_CTRL/buffer_reg_i_15/O
                         net (fo=2, routed)           1.010    69.768    DEBUG_CTRL/buffer_reg_i_15_n_1
    SLICE_X28Y81         LUT6 (Prop_lut6_I2_O)        0.124    69.892 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           1.157    71.050    UART_BUFF/DIADI[5]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -71.050    
  -------------------------------------------------------------------
                         slack                                 33.757    

Slack (MET) :             33.822ns  (required time - arrival time)
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.343ns  (logic 1.448ns (11.731%)  route 10.895ns (88.269%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -3.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    8.641ns = ( 58.641 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 r  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 r  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 r  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 r  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.443    66.068    DEBUG_CTRL/Test_signal[4]
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    66.192 f  DEBUG_CTRL/buffer_reg_i_197/O
                         net (fo=5, routed)           0.785    66.977    DEBUG_CTRL/FSM_onehot_state_reg[1]_6
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.124    67.101 f  DEBUG_CTRL/buffer_reg_i_145/O
                         net (fo=2, routed)           0.849    67.951    DEBUG_CTRL/buffer_reg_i_145_n_1
    SLICE_X36Y82         LUT5 (Prop_lut5_I2_O)        0.124    68.075 r  DEBUG_CTRL/buffer_reg_i_70/O
                         net (fo=1, routed)           0.981    69.056    DEBUG_CTRL/buffer_reg_i_70_n_1
    SLICE_X32Y84         LUT6 (Prop_lut6_I1_O)        0.124    69.180 r  DEBUG_CTRL/buffer_reg_i_24/O
                         net (fo=1, routed)           0.432    69.612    DEBUG_CTRL/buffer_reg_i_24_n_1
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.124    69.736 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           1.249    70.985    UART_BUFF/DIADI[2]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -70.985    
  -------------------------------------------------------------------
                         slack                                 33.822    

Slack (MET) :             34.067ns  (required time - arrival time)
  Source:                 core/CMU/CACHE/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.099ns  (logic 1.644ns (13.588%)  route 10.455ns (86.412%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -3.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    8.640ns = ( 58.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.801    58.640    core/CMU/CACHE/CLK
    SLICE_X47Y159        FDRE                                         r  core/CMU/CACHE/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.456    59.096 f  core/CMU/CACHE/dout_reg[5]/Q
                         net (fo=7, routed)           4.979    64.076    core/U1_3/din[5]
    SLICE_X54Y81         LUT5 (Prop_lut5_I0_O)        0.124    64.200 f  core/U1_3/segment_shift[14]_i_81/O
                         net (fo=1, routed)           0.302    64.502    core/U1_3/segment_shift[14]_i_81_n_1
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    64.626 f  core/U1_3/segment_shift[14]_i_39/O
                         net (fo=1, routed)           0.435    65.061    core/U1_3/segment_shift[14]_i_39_n_1
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    65.185 f  core/U1_3/segment_shift[14]_i_13/O
                         net (fo=2, routed)           1.138    66.323    DEBUG_CTRL/Test_signal[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    66.447 r  DEBUG_CTRL/buffer_reg_i_97/O
                         net (fo=5, routed)           0.491    66.938    DEBUG_CTRL/FSM_onehot_state_reg[1]_7
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.124    67.062 r  DEBUG_CTRL/buffer_reg_i_32/O
                         net (fo=6, routed)           0.586    67.648    DEBUG_CTRL/buffer_reg_i_32_n_1
    SLICE_X33Y81         LUT5 (Prop_lut5_I2_O)        0.118    67.766 r  DEBUG_CTRL/buffer_reg_i_40/O
                         net (fo=1, routed)           0.667    68.433    DEBUG_CTRL/buffer_reg_i_40_n_1
    SLICE_X32Y81         LUT6 (Prop_lut6_I3_O)        0.326    68.759 f  DEBUG_CTRL/buffer_reg_i_15/O
                         net (fo=2, routed)           0.664    69.422    DEBUG_CTRL/buffer_reg_i_15_n_1
    SLICE_X28Y81         LUT6 (Prop_lut6_I2_O)        0.124    69.546 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           1.193    70.739    UART_BUFF/DIADI[4]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -70.739    
  -------------------------------------------------------------------
                         slack                                 34.067    

Slack (MET) :             42.039ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][22]/R
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 0.518ns (5.055%)  route 9.728ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        2.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 57.875 - 50.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_all_reg/Q
                         net (fo=1415, routed)        9.728    15.484    core/register/rst_all
    SLICE_X32Y98         FDRE                                         r  core/register/register_reg[9][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.518    57.875    core/register/debug_clk
    SLICE_X32Y98         FDRE                                         r  core/register/register_reg[9][22]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.054    
                         clock uncertainty           -0.106    57.948    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.426    57.522    core/register/register_reg[9][22]
  -------------------------------------------------------------------
                         required time                         57.522    
                         arrival time                         -15.484    
  -------------------------------------------------------------------
                         slack                                 42.039    

Slack (MET) :             42.043ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][22]/R
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.242ns  (logic 0.518ns (5.058%)  route 9.724ns (94.942%))
  Logic Levels:           0  
  Clock Path Skew:        2.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 57.875 - 50.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_all_reg/Q
                         net (fo=1415, routed)        9.724    15.479    core/register/rst_all
    SLICE_X33Y98         FDRE                                         r  core/register/register_reg[27][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.518    57.875    core/register/debug_clk
    SLICE_X33Y98         FDRE                                         r  core/register/register_reg[27][22]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.054    
                         clock uncertainty           -0.106    57.948    
    SLICE_X33Y98         FDRE (Setup_fdre_C_R)       -0.426    57.522    core/register/register_reg[27][22]
  -------------------------------------------------------------------
                         required time                         57.522    
                         arrival time                         -15.479    
  -------------------------------------------------------------------
                         slack                                 42.043    

Slack (MET) :             42.043ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][23]/R
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.242ns  (logic 0.518ns (5.058%)  route 9.724ns (94.942%))
  Logic Levels:           0  
  Clock Path Skew:        2.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 57.875 - 50.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  rst_all_reg/Q
                         net (fo=1415, routed)        9.724    15.479    core/register/rst_all
    SLICE_X33Y98         FDRE                                         r  core/register/register_reg[27][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122    55.589 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514    56.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254    56.357 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.518    57.875    core/register/debug_clk
    SLICE_X33Y98         FDRE                                         r  core/register/register_reg[27][23]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.054    
                         clock uncertainty           -0.106    57.948    
    SLICE_X33Y98         FDRE (Setup_fdre_C_R)       -0.426    57.522    core/register/register_reg[27][23]
  -------------------------------------------------------------------
                         required time                         57.522    
                         arrival time                         -15.479    
  -------------------------------------------------------------------
                         slack                                 42.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.060%)  route 0.172ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/head_reg[6]/Q
                         net (fo=5, routed)           0.172     1.797    UART_BUFF/head[6]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.874     2.041    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.724    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/rd_WB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.411%)  route 0.252ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.553     2.619    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y77         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     2.783 r  core/reg_EXE_MEM/IR_MEM_reg[8]/Q
                         net (fo=6, routed)           0.252     3.035    core/reg_MEM_WB/inst_MEM[5]
    SLICE_X52Y76         FDRE                                         r  core/reg_MEM_WB/rd_WB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.817     3.504    core/reg_MEM_WB/debug_clk
    SLICE_X52Y76         FDRE                                         r  core/reg_MEM_WB/rd_WB_reg[1]/C
                         clock pessimism             -0.625     2.878    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.070     2.948    core/reg_MEM_WB/rd_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.644%)  route 0.252ns (66.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.552     2.618    core/reg_IF_ID/debug_clk
    SLICE_X52Y77         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.128     2.746 r  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=17, routed)          0.252     2.998    core/reg_ID_EX/inst_ID[0]
    SLICE_X51Y80         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.823     3.510    core/reg_ID_EX/debug_clk
    SLICE_X51Y80         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[1]/C
                         clock pessimism             -0.625     2.884    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.019     2.903    core/reg_ID_EX/IR_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.426%)  route 0.231ns (50.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.552     2.618    core/reg_IF_ID/debug_clk
    SLICE_X52Y77         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.128     2.746 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=17, routed)          0.231     2.977    core/reg_IF_ID/inst_ID[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.098     3.075 r  core/reg_IF_ID/IR_ID[17]_i_1/O
                         net (fo=1, routed)           0.000     3.075    core/reg_IF_ID/IR_ID[17]_i_1_n_1
    SLICE_X51Y78         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.821     3.508    core/reg_IF_ID/debug_clk
    SLICE_X51Y78         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[17]/C
                         clock pessimism             -0.625     2.882    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.092     2.974    core/reg_IF_ID/IR_ID_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/B_EX_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.272%)  route 0.276ns (59.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.559     2.625    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y87         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     2.766 r  core/reg_EXE_MEM/ALUO_MEM_reg[12]/Q
                         net (fo=7, routed)           0.276     3.042    core/hazard_unit/B_EX_reg[31][12]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.045     3.087 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=1, routed)           0.000     3.087    core/reg_ID_EX/B_EX_reg[31]_1[12]
    SLICE_X51Y85         FDRE                                         r  core/reg_ID_EX/B_EX_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.828     3.515    core/reg_ID_EX/debug_clk
    SLICE_X51Y85         FDRE                                         r  core/reg_ID_EX/B_EX_reg[12]/C
                         clock pessimism             -0.625     2.889    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.091     2.980    core/reg_ID_EX/B_EX_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.085%)  route 0.176ns (57.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.128     1.612 r  UART_BUFF/head_reg[3]/Q
                         net (fo=8, routed)           0.176     1.788    UART_BUFF/head[3]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.874     2.041    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     1.671    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/A_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.409%)  route 0.286ns (60.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.558     2.624    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y84         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     2.765 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/Q
                         net (fo=6, routed)           0.286     3.051    core/hazard_unit/B_EX_reg[31][1]
    SLICE_X51Y83         LUT6 (Prop_lut6_I2_O)        0.045     3.096 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=1, routed)           0.000     3.096    core/reg_ID_EX/A_EX_reg[31]_0[1]
    SLICE_X51Y83         FDRE                                         r  core/reg_ID_EX/A_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.826     3.513    core/reg_ID_EX/debug_clk
    SLICE_X51Y83         FDRE                                         r  core/reg_ID_EX/A_EX_reg[1]/C
                         clock pessimism             -0.625     2.887    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.091     2.978    core/reg_ID_EX/A_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.567     2.633    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y92         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     2.774 r  core/reg_EXE_MEM/PCurrent_MEM_reg[29]/Q
                         net (fo=2, routed)           0.059     2.833    core/reg_MEM_WB/D[29]
    SLICE_X36Y92         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.838     3.525    core/reg_MEM_WB/debug_clk
    SLICE_X36Y92         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[29]/C
                         clock pessimism             -0.891     2.633    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.076     2.709    core/reg_MEM_WB/PCurrent_WB_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.297%)  route 0.227ns (61.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/head_reg[2]/Q
                         net (fo=9, routed)           0.227     1.853    UART_BUFF/head[2]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.874     2.041    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.724    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.890ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.565     2.631    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y92         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     2.772 r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/Q
                         net (fo=2, routed)           0.068     2.840    core/reg_MEM_WB/D[24]
    SLICE_X43Y92         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.835     3.522    core/reg_MEM_WB/debug_clk
    SLICE_X43Y92         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/C
                         clock pessimism             -0.890     2.631    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.076     2.707    core/reg_MEM_WB/PCurrent_WB_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y28     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y20     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y19     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y28     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y20     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y19     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    n_0_30165_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y100    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y100    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y100    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y100    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 2.454ns (74.545%)  route 0.838ns (25.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.838     8.569    uart_tx_ctrl/D[5]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    14.938    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.205    14.913    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)       -0.030    14.883    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 2.454ns (75.251%)  route 0.807ns (24.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.807     8.538    uart_tx_ctrl/D[0]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    14.938    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.205    14.913    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)       -0.047    14.866    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 2.454ns (78.126%)  route 0.687ns (21.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.687     8.418    uart_tx_ctrl/D[3]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    14.938    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.205    14.913    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)       -0.028    14.885    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 2.454ns (78.546%)  route 0.670ns (21.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.670     8.401    uart_tx_ctrl/D[1]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    14.938    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.205    14.913    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)       -0.043    14.870    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 2.454ns (78.749%)  route 0.662ns (21.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.662     8.393    uart_tx_ctrl/D[2]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    14.938    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.205    14.913    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)       -0.045    14.868    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 2.454ns (78.308%)  route 0.680ns (21.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.680     8.411    uart_tx_ctrl/D[4]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    14.938    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.205    14.913    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)       -0.016    14.897    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 2.454ns (78.283%)  route 0.681ns (21.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.681     8.412    uart_tx_ctrl/D[6]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    14.938    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.205    14.913    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)       -0.013    14.900    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 2.454ns (81.659%)  route 0.551ns (18.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.551     8.282    uart_tx_ctrl/D[7]
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.936    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.205    14.911    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)       -0.067    14.844    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.580ns (22.086%)  route 2.046ns (77.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.631     5.236    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          2.046     7.738    uart_tx_ctrl/E[0]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     7.862 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.862    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_1
    SLICE_X9Y73          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    14.932    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.112    
                         clock uncertainty           -0.205    14.907    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.029    14.936    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.456ns (26.143%)  route 1.288ns (73.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.631     5.236    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.288     6.980    uart_tx_ctrl/E[0]
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.936    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.205    14.911    
    SLICE_X11Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.706    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  7.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.092%)  route 0.561ns (79.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.561     2.186    uart_tx_ctrl/E[0]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X10Y71         FDRE (Hold_fdre_C_CE)       -0.016     1.942    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.092%)  route 0.561ns (79.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.561     2.186    uart_tx_ctrl/E[0]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X10Y71         FDRE (Hold_fdre_C_CE)       -0.016     1.942    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.092%)  route 0.561ns (79.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.561     2.186    uart_tx_ctrl/E[0]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X10Y71         FDRE (Hold_fdre_C_CE)       -0.016     1.942    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.092%)  route 0.561ns (79.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.561     2.186    uart_tx_ctrl/E[0]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X10Y71         FDRE (Hold_fdre_C_CE)       -0.016     1.942    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.092%)  route 0.561ns (79.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.561     2.186    uart_tx_ctrl/E[0]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X10Y71         FDRE (Hold_fdre_C_CE)       -0.016     1.942    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.092%)  route 0.561ns (79.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.561     2.186    uart_tx_ctrl/E[0]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X10Y71         FDRE (Hold_fdre_C_CE)       -0.016     1.942    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.092%)  route 0.561ns (79.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.561     2.186    uart_tx_ctrl/E[0]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X10Y71         FDRE (Hold_fdre_C_CE)       -0.016     1.942    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.427%)  route 0.549ns (79.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.549     2.175    uart_tx_ctrl/E[0]
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X11Y72         FDRE (Hold_fdre_C_CE)       -0.039     1.918    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.585ns (74.601%)  route 0.199ns (25.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.605     1.527    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     2.112 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.199     2.311    uart_tx_ctrl/D[7]
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.070     2.027    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.585ns (70.714%)  route 0.242ns (29.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.605     1.527    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.112 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.242     2.354    uart_tx_ctrl/D[1]
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X10Y71         FDRE (Hold_fdre_C_D)         0.076     2.034    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.320    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.163ns  (logic 2.108ns (50.634%)  route 2.055ns (49.366%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.529    96.216    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.150    96.366 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.602    96.968    UART_BUFF/update_head
    SLICE_X9Y71          LUT5 (Prop_lut5_I2_O)        0.321    97.289 f  UART_BUFF/full0_carry_i_5/O
                         net (fo=1, routed)           0.470    97.759    UART_BUFF/full0_carry_i_5_n_1
    SLICE_X9Y70          LUT6 (Prop_lut6_I5_O)        0.332    98.091 r  UART_BUFF/full0_carry_i_3/O
                         net (fo=1, routed)           0.000    98.091    UART_BUFF/full0_carry_i_3_n_1
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    98.627 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.455    99.082    uart_tx_ctrl/full_reg[0]
    SLICE_X11Y71         LUT6 (Prop_lut6_I2_O)        0.313    99.395 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000    99.395    UART_BUFF/full_reg_0
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.512   104.938    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.118    
                         clock uncertainty           -0.205   104.913    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.031   104.944    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -99.395    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.689ns  (logic 0.580ns (21.568%)  route 2.109ns (78.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 104.977 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.920    96.608    UART_BUFF/txState[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124    96.732 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           1.189    97.921    UART_BUFF/buffer_reg_i_2_n_1
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.552   104.977    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.180   105.157    
                         clock uncertainty           -0.205   104.953    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   104.510    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.510    
                         arrival time                         -97.921    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.099%)  route 1.642ns (73.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.642    97.330    UART_BUFF/txState[1]
    SLICE_X11Y71         LUT6 (Prop_lut6_I2_O)        0.124    97.454 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000    97.454    UART_BUFF/send_i_1_n_1
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.512   104.938    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism              0.180   105.118    
                         clock uncertainty           -0.205   104.913    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.029   104.942    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                        104.942    
                         arrival time                         -97.454    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.670ns  (logic 0.606ns (36.280%)  route 1.064ns (63.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.529    96.216    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.150    96.366 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.536    96.902    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.509   104.935    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.205   104.910    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.407   104.503    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.503    
                         arrival time                         -96.902    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.670ns  (logic 0.606ns (36.280%)  route 1.064ns (63.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.529    96.216    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.150    96.366 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.536    96.902    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.509   104.935    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.205   104.910    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.407   104.503    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.503    
                         arrival time                         -96.902    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.670ns  (logic 0.606ns (36.280%)  route 1.064ns (63.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.529    96.216    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.150    96.366 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.536    96.902    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.509   104.935    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.205   104.910    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.407   104.503    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.503    
                         arrival time                         -96.902    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.670ns  (logic 0.606ns (36.280%)  route 1.064ns (63.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.529    96.216    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.150    96.366 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.536    96.902    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.509   104.935    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.205   104.910    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.407   104.503    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.503    
                         arrival time                         -96.902    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.670ns  (logic 0.606ns (36.280%)  route 1.064ns (63.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.529    96.216    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.150    96.366 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.536    96.902    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.509   104.935    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.205   104.910    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.407   104.503    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.503    
                         arrival time                         -96.902    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.670ns  (logic 0.606ns (36.280%)  route 1.064ns (63.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.529    96.216    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.150    96.366 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.536    96.902    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.509   104.935    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.205   104.910    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.407   104.503    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.503    
                         arrival time                         -96.902    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.660ns  (logic 0.606ns (36.503%)  route 1.054ns (63.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 95.232 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.629    95.232    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456    95.688 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.529    96.216    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.150    96.366 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.526    96.892    UART_BUFF/update_head
    SLICE_X8Y69          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.510   104.936    UART_BUFF/clk_cpu
    SLICE_X8Y69          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.116    
                         clock uncertainty           -0.205   104.911    
    SLICE_X8Y69          FDRE (Setup_fdre_C_CE)      -0.371   104.540    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.540    
                         arrival time                         -96.892    
  -------------------------------------------------------------------
                         slack                                  7.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.183ns (30.646%)  route 0.414ns (69.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.192     1.817    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.223     2.081    UART_BUFF/update_head
    SLICE_X8Y69          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X8Y69          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X8Y69          FDRE (Hold_fdre_C_CE)       -0.078     1.882    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.183ns (30.646%)  route 0.414ns (69.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.192     1.817    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.223     2.081    UART_BUFF/update_head
    SLICE_X8Y69          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X8Y69          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X8Y69          FDRE (Hold_fdre_C_CE)       -0.078     1.882    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.371%)  route 0.400ns (68.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.192     1.817    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.209     2.068    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.832     1.999    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X9Y71          FDRE (Hold_fdre_C_CE)       -0.101     1.857    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.371%)  route 0.400ns (68.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.192     1.817    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.209     2.068    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.832     1.999    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X9Y71          FDRE (Hold_fdre_C_CE)       -0.101     1.857    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.371%)  route 0.400ns (68.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.192     1.817    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.209     2.068    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.832     1.999    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X9Y71          FDRE (Hold_fdre_C_CE)       -0.101     1.857    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.371%)  route 0.400ns (68.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.192     1.817    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.209     2.068    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.832     1.999    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X9Y71          FDRE (Hold_fdre_C_CE)       -0.101     1.857    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.371%)  route 0.400ns (68.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.192     1.817    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.209     2.068    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.832     1.999    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X9Y71          FDRE (Hold_fdre_C_CE)       -0.101     1.857    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.371%)  route 0.400ns (68.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.192     1.817    uart_tx_ctrl/txState[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.209     2.068    UART_BUFF/update_head
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.832     1.999    UART_BUFF/clk_cpu
    SLICE_X9Y71          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X9Y71          FDRE (Hold_fdre_C_CE)       -0.101     1.857    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.533%)  route 0.639ns (77.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.482    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.639     2.263    UART_BUFF/txState[0]
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.308 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.308    UART_BUFF/send_i_1_n_1
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.832     1.999    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.091     2.049    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.479%)  route 0.641ns (77.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.482    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.641     2.265    uart_tx_ctrl/txState[0]
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.310 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.310    UART_BUFF/full_reg_0
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.832     1.999    UART_BUFF/clk_cpu
    SLICE_X11Y71         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.205     1.958    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.092     2.050    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       17.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.461ns  (logic 0.580ns (23.568%)  route 1.881ns (76.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 85.315 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.710    85.315    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    85.771 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           1.881    87.652    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.124    87.776 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    87.776    DEBUG_CTRL/start_i_1_n_1
    SLICE_X29Y78         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.506   104.932    DEBUG_CTRL/clk_cpu
    SLICE_X29Y78         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.010    
                         clock uncertainty           -0.226   104.784    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.031   104.815    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.815    
                         arrival time                         -87.776    
  -------------------------------------------------------------------
                         slack                                 17.040    

Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.459ns  (logic 0.580ns (23.587%)  route 1.879ns (76.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 85.315 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.710    85.315    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    85.771 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           1.879    87.650    BTN_SCAN/LED_OBUF[0]
    SLICE_X29Y78         LUT5 (Prop_lut5_I0_O)        0.124    87.774 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    87.774    DEBUG_CTRL/done_reg_0
    SLICE_X29Y78         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.506   104.932    DEBUG_CTRL/clk_cpu
    SLICE_X29Y78         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.010    
                         clock uncertainty           -0.226   104.784    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.029   104.813    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.813    
                         arrival time                         -87.774    
  -------------------------------------------------------------------
                         slack                                 17.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.519%)  route 0.767ns (80.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.767     2.422    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.045     2.467 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.467    DEBUG_CTRL/start_i_1_n_1
    SLICE_X29Y78         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.828     1.995    DEBUG_CTRL/clk_cpu
    SLICE_X29Y78         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.805    
                         clock uncertainty            0.226     2.031    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.092     2.123    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.498%)  route 0.768ns (80.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.768     2.423    BTN_SCAN/LED_OBUF[0]
    SLICE_X29Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.468 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.468    DEBUG_CTRL/done_reg_0
    SLICE_X29Y78         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.828     1.995    DEBUG_CTRL/clk_cpu
    SLICE_X29Y78         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.805    
                         clock uncertainty            0.226     2.031    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.091     2.122    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       93.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.779ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 0.518ns (6.078%)  route 8.005ns (93.922%))
  Logic Levels:           0  
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.871ns = ( 107.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        8.005    13.760    core/REG_PC/rst_all
    SLICE_X41Y91         FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.514   107.871    core/REG_PC/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism              0.179   108.050    
                         clock uncertainty           -0.106   107.944    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405   107.539    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                        107.539    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 93.779    

Slack (MET) :             93.779ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 0.518ns (6.078%)  route 8.005ns (93.922%))
  Logic Levels:           0  
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.871ns = ( 107.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        8.005    13.760    core/REG_PC/rst_all
    SLICE_X41Y91         FDCE                                         f  core/REG_PC/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.514   107.871    core/REG_PC/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/REG_PC/Q_reg[25]/C
                         clock pessimism              0.179   108.050    
                         clock uncertainty           -0.106   107.944    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405   107.539    core/REG_PC/Q_reg[25]
  -------------------------------------------------------------------
                         required time                        107.539    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 93.779    

Slack (MET) :             93.779ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 0.518ns (6.078%)  route 8.005ns (93.922%))
  Logic Levels:           0  
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.871ns = ( 107.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        8.005    13.760    core/REG_PC/rst_all
    SLICE_X41Y91         FDCE                                         f  core/REG_PC/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.514   107.871    core/REG_PC/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/REG_PC/Q_reg[28]/C
                         clock pessimism              0.179   108.050    
                         clock uncertainty           -0.106   107.944    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405   107.539    core/REG_PC/Q_reg[28]
  -------------------------------------------------------------------
                         required time                        107.539    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 93.779    

Slack (MET) :             93.779ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 0.518ns (6.078%)  route 8.005ns (93.922%))
  Logic Levels:           0  
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.871ns = ( 107.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        8.005    13.760    core/REG_PC/rst_all
    SLICE_X41Y91         FDCE                                         f  core/REG_PC/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.514   107.871    core/REG_PC/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/REG_PC/Q_reg[31]/C
                         clock pessimism              0.179   108.050    
                         clock uncertainty           -0.106   107.944    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405   107.539    core/REG_PC/Q_reg[31]
  -------------------------------------------------------------------
                         required time                        107.539    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 93.779    

Slack (MET) :             93.804ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 0.518ns (6.096%)  route 7.979ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.870ns = ( 107.870 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        7.979    13.734    core/REG_PC/rst_all
    SLICE_X39Y90         FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.513   107.870    core/REG_PC/debug_clk
    SLICE_X39Y90         FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism              0.179   108.049    
                         clock uncertainty           -0.106   107.943    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405   107.538    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                        107.538    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                 93.804    

Slack (MET) :             93.804ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 0.518ns (6.096%)  route 7.979ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.870ns = ( 107.870 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        7.979    13.734    core/REG_PC/rst_all
    SLICE_X39Y90         FDCE                                         f  core/REG_PC/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.513   107.870    core/REG_PC/debug_clk
    SLICE_X39Y90         FDCE                                         r  core/REG_PC/Q_reg[26]/C
                         clock pessimism              0.179   108.049    
                         clock uncertainty           -0.106   107.943    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405   107.538    core/REG_PC/Q_reg[26]
  -------------------------------------------------------------------
                         required time                        107.538    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                 93.804    

Slack (MET) :             93.804ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 0.518ns (6.096%)  route 7.979ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.870ns = ( 107.870 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        7.979    13.734    core/REG_PC/rst_all
    SLICE_X39Y90         FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.513   107.870    core/REG_PC/debug_clk
    SLICE_X39Y90         FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism              0.179   108.049    
                         clock uncertainty           -0.106   107.943    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405   107.538    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                        107.538    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                 93.804    

Slack (MET) :             94.176ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.518ns (6.311%)  route 7.690ns (93.689%))
  Logic Levels:           0  
  Clock Path Skew:        2.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 107.867 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        7.690    13.446    core/REG_PC/rst_all
    SLICE_X42Y90         FDCE                                         f  core/REG_PC/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.510   107.867    core/REG_PC/debug_clk
    SLICE_X42Y90         FDCE                                         r  core/REG_PC/Q_reg[20]/C
                         clock pessimism              0.179   108.046    
                         clock uncertainty           -0.106   107.940    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.319   107.621    core/REG_PC/Q_reg[20]
  -------------------------------------------------------------------
                         required time                        107.621    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                 94.176    

Slack (MET) :             94.176ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[24]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.518ns (6.311%)  route 7.690ns (93.689%))
  Logic Levels:           0  
  Clock Path Skew:        2.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 107.867 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        7.690    13.446    core/REG_PC/rst_all
    SLICE_X42Y90         FDCE                                         f  core/REG_PC/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.510   107.867    core/REG_PC/debug_clk
    SLICE_X42Y90         FDCE                                         r  core/REG_PC/Q_reg[24]/C
                         clock pessimism              0.179   108.046    
                         clock uncertainty           -0.106   107.940    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.319   107.621    core/REG_PC/Q_reg[24]
  -------------------------------------------------------------------
                         required time                        107.621    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                 94.176    

Slack (MET) :             94.176ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.518ns (6.311%)  route 7.690ns (93.689%))
  Logic Levels:           0  
  Clock Path Skew:        2.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 107.867 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.633     5.237    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  rst_all_reg/Q
                         net (fo=1415, routed)        7.690    13.446    core/REG_PC/rst_all
    SLICE_X42Y90         FDCE                                         f  core/REG_PC/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        1.510   107.867    core/REG_PC/debug_clk
    SLICE_X42Y90         FDCE                                         r  core/REG_PC/Q_reg[27]/C
                         clock pessimism              0.179   108.046    
                         clock uncertainty           -0.106   107.940    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.319   107.621    core/REG_PC/Q_reg[27]
  -------------------------------------------------------------------
                         required time                        107.621    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                 94.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.164ns (5.998%)  route 2.570ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.570     4.226    core/REG_PC/rst_all
    SLICE_X45Y81         FDCE                                         f  core/REG_PC/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.827     3.514    core/REG_PC/debug_clk
    SLICE_X45Y81         FDCE                                         r  core/REG_PC/Q_reg[10]/C
                         clock pessimism             -0.245     3.268    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.176    core/REG_PC/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.164ns (5.998%)  route 2.570ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.570     4.226    core/REG_PC/rst_all
    SLICE_X45Y81         FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.827     3.514    core/REG_PC/debug_clk
    SLICE_X45Y81         FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism             -0.245     3.268    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.176    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.164ns (5.998%)  route 2.570ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.570     4.226    core/REG_PC/rst_all
    SLICE_X45Y81         FDCE                                         f  core/REG_PC/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.827     3.514    core/REG_PC/debug_clk
    SLICE_X45Y81         FDCE                                         r  core/REG_PC/Q_reg[9]/C
                         clock pessimism             -0.245     3.268    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.176    core/REG_PC/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.164ns (5.722%)  route 2.702ns (94.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.702     4.359    core/REG_PC/rst_all
    SLICE_X48Y81         FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.826     3.513    core/REG_PC/debug_clk
    SLICE_X48Y81         FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism             -0.245     3.267    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.175    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.164ns (5.722%)  route 2.702ns (94.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.702     4.359    core/REG_PC/rst_all
    SLICE_X48Y81         FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.826     3.513    core/REG_PC/debug_clk
    SLICE_X48Y81         FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism             -0.245     3.267    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.175    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.164ns (5.722%)  route 2.702ns (94.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.702     4.359    core/REG_PC/rst_all
    SLICE_X48Y81         FDCE                                         f  core/REG_PC/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.826     3.513    core/REG_PC/debug_clk
    SLICE_X48Y81         FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism             -0.245     3.267    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.175    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.164ns (5.710%)  route 2.708ns (94.290%))
  Logic Levels:           0  
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.708     4.365    core/REG_PC/rst_all
    SLICE_X51Y81         FDCE                                         f  core/REG_PC/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.824     3.511    core/REG_PC/debug_clk
    SLICE_X51Y81         FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism             -0.245     3.265    
    SLICE_X51Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.173    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.164ns (5.699%)  route 2.714ns (94.301%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.714     4.370    core/REG_PC/rst_all
    SLICE_X45Y83         FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.829     3.516    core/REG_PC/debug_clk
    SLICE_X45Y83         FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism             -0.245     3.270    
    SLICE_X45Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.178    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.164ns (5.699%)  route 2.714ns (94.301%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.714     4.370    core/REG_PC/rst_all
    SLICE_X45Y83         FDCE                                         f  core/REG_PC/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.829     3.516    core/REG_PC/debug_clk
    SLICE_X45Y83         FDCE                                         r  core/REG_PC/Q_reg[8]/C
                         clock pessimism             -0.245     3.270    
    SLICE_X45Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.178    core/REG_PC/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.164ns (5.690%)  route 2.718ns (94.310%))
  Logic Levels:           0  
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.571     1.492    clk_cpu
    SLICE_X10Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 f  rst_all_reg/Q
                         net (fo=1415, routed)        2.718     4.375    core/REG_PC/rst_all
    SLICE_X44Y83         FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1501, routed)        0.829     3.516    core/REG_PC/debug_clk
    SLICE_X44Y83         FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism             -0.245     3.270    
    SLICE_X44Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.178    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  1.197    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[42]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.214ns  (logic 2.906ns (17.923%)  route 13.308ns (82.077%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          4.952     5.934    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X31Y79         LUT3 (Prop_lut3_I1_O)        0.152     6.086 r  DEBUG_CTRL/segment_shift[38]_i_33/O
                         net (fo=125, routed)         4.112    10.198    core/register/buffer_reg_i_265_0
    SLICE_X32Y98         MUXF7 (Prop_muxf7_S_O)       0.498    10.696 r  core/register/segment_shift_reg[46]_i_49/O
                         net (fo=2, routed)           0.000    10.696    core/register/segment_shift_reg[46]_i_49_n_1
    SLICE_X32Y98         MUXF8 (Prop_muxf8_I0_O)      0.104    10.800 r  core/register/segment_shift_reg[46]_i_18/O
                         net (fo=2, routed)           0.854    11.654    core/register_n_304
    SLICE_X31Y94         LUT6 (Prop_lut6_I3_O)        0.316    11.970 r  core/segment_shift[46]_i_5/O
                         net (fo=11, routed)          1.382    13.352    core/reg_IF_ID/segment_shift_reg[45]
    SLICE_X34Y87         LUT2 (Prop_lut2_I1_O)        0.150    13.502 f  core/reg_IF_ID/segment_shift[45]_i_2/O
                         net (fo=2, routed)           1.166    14.668    core/register/segment_shift_reg[45]
    SLICE_X34Y87         LUT2 (Prop_lut2_I1_O)        0.356    15.024 r  core/register/segment_shift[42]_i_3/O
                         net (fo=1, routed)           0.842    15.866    core/register/segment_shift[42]_i_3_n_1
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.348    16.214 r  core/register/segment_shift[42]_i_1/O
                         net (fo=1, routed)           0.000    16.214    DISPLAY/D[37]
    SLICE_X32Y86         FDRE                                         r  DISPLAY/segment_shift_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[50]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.079ns  (logic 2.461ns (16.321%)  route 12.618ns (83.679%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          5.803     6.785    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X33Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.937 r  DEBUG_CTRL/segment_shift[54]_i_54/O
                         net (fo=66, routed)          1.887     8.824    core/U1_3/segment_shift[54]_i_22_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I3_O)        0.326     9.150 f  core/U1_3/segment_shift[54]_i_81/O
                         net (fo=1, routed)           0.670     9.820    core/U1_3/segment_shift[54]_i_81_n_1
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.944 f  core/U1_3/segment_shift[54]_i_35/O
                         net (fo=2, routed)           0.769    10.713    core/U1_3/Datao_MEM_reg[25]
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.837 f  core/U1_3/segment_shift[54]_i_12/O
                         net (fo=2, routed)           0.569    11.405    core/Test_signal[25]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.529 f  core/segment_shift[54]_i_4/O
                         net (fo=9, routed)           1.273    12.802    core/register/debug_data[10]
    SLICE_X30Y86         LUT2 (Prop_lut2_I0_O)        0.150    12.952 f  core/register/segment_shift[53]_i_2/O
                         net (fo=2, routed)           0.653    13.605    core/register/segment_shift[53]_i_2_n_1
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.355    13.960 r  core/register/segment_shift[50]_i_3/O
                         net (fo=1, routed)           0.995    14.955    core/register/segment_shift[50]_i_3_n_1
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.079 r  core/register/segment_shift[50]_i_1/O
                         net (fo=1, routed)           0.000    15.079    DISPLAY/D[44]
    SLICE_X32Y86         FDRE                                         r  DISPLAY/segment_shift_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[34]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.714ns  (logic 2.434ns (16.542%)  route 12.280ns (83.458%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          5.036     6.018    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.150     6.168 r  DEBUG_CTRL/segment_shift[38]_i_57/O
                         net (fo=137, routed)         2.626     8.794    core/U1_3/debug_addr[0]
    SLICE_X45Y86         LUT6 (Prop_lut6_I4_O)        0.328     9.122 f  core/U1_3/segment_shift[38]_i_89/O
                         net (fo=1, routed)           0.595     9.717    core/U1_3/segment_shift[38]_i_89_n_1
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.840 f  core/U1_3/segment_shift[38]_i_41/O
                         net (fo=2, routed)           0.670    10.511    core/U1_3/segment_shift[38]_i_41_n_1
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124    10.635 f  core/U1_3/segment_shift[38]_i_13/O
                         net (fo=2, routed)           0.733    11.368    core/Datao_MEM_reg[28][8]
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.492 f  core/segment_shift[38]_i_4/O
                         net (fo=9, routed)           0.904    12.396    core/register/debug_data[4]
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.520 f  core/register/segment_shift[37]_i_2/O
                         net (fo=2, routed)           0.857    13.377    core/register/segment_shift[37]_i_2_n_1
    SLICE_X37Y86         LUT2 (Prop_lut2_I1_O)        0.152    13.529 r  core/register/segment_shift[34]_i_3/O
                         net (fo=1, routed)           0.860    14.388    core/register/segment_shift[34]_i_3_n_1
    SLICE_X36Y86         LUT6 (Prop_lut6_I4_O)        0.326    14.714 r  core/register/segment_shift[34]_i_1/O
                         net (fo=1, routed)           0.000    14.714    DISPLAY/D[30]
    SLICE_X36Y86         FDRE                                         r  DISPLAY/segment_shift_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.679ns  (logic 2.086ns (14.211%)  route 12.593ns (85.789%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          4.952     5.934    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X31Y79         LUT3 (Prop_lut3_I1_O)        0.124     6.058 r  DEBUG_CTRL/segment_shift[62]_i_43/O
                         net (fo=132, routed)         3.441     9.499    core/U1_3/debug_addr[2]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.623 f  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    10.603    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.727 f  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.886    11.613    core/Datao_MEM_reg[28][4]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.737 f  core/segment_shift[22]_i_4/O
                         net (fo=8, routed)           0.988    12.725    core/register/debug_data[1]
    SLICE_X37Y79         LUT2 (Prop_lut2_I0_O)        0.124    12.849 f  core/register/segment_shift[21]_i_2/O
                         net (fo=2, routed)           0.678    13.527    core/register/segment_shift[21]_i_2_n_1
    SLICE_X37Y79         LUT2 (Prop_lut2_I1_O)        0.152    13.679 r  core/register/segment_shift[18]_i_3/O
                         net (fo=1, routed)           0.669    14.347    core/register/segment_shift[18]_i_3_n_1
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.332    14.679 r  core/register/segment_shift[18]_i_1/O
                         net (fo=1, routed)           0.000    14.679    DISPLAY/D[16]
    SLICE_X37Y79         FDRE                                         r  DISPLAY/segment_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 2.522ns (17.263%)  route 12.088ns (82.737%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          4.976     5.958    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X29Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.110 r  DEBUG_CTRL/segment_shift[62]_i_62/O
                         net (fo=137, routed)         2.809     8.918    core/U1_3/segment_shift[62]_i_27_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I3_O)        0.332     9.250 f  core/U1_3/segment_shift[30]_i_40/O
                         net (fo=2, routed)           0.771    10.022    core/U1_3/segment_shift[30]_i_40_n_1
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.146 f  core/U1_3/segment_shift[30]_i_13/O
                         net (fo=2, routed)           0.982    11.128    core/U1_3_n_57
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.252 f  core/segment_shift[30]_i_4/O
                         net (fo=9, routed)           1.307    12.558    core/reg_IF_ID/debug_data[1]
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.154    12.712 f  core/reg_IF_ID/segment_shift[29]_i_2/O
                         net (fo=2, routed)           0.431    13.144    core/register/segment_shift_reg[26]
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.322    13.466 r  core/register/segment_shift[26]_i_3/O
                         net (fo=1, routed)           0.812    14.278    core/reg_IF_ID/segment_shift_reg[26]_2
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.332    14.610 r  core/reg_IF_ID/segment_shift[26]_i_1/O
                         net (fo=1, routed)           0.000    14.610    DISPLAY/D[23]
    SLICE_X35Y80         FDRE                                         r  DISPLAY/segment_shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.446ns  (logic 2.530ns (17.514%)  route 11.916ns (82.486%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          4.952     5.934    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X31Y79         LUT3 (Prop_lut3_I1_O)        0.152     6.086 r  DEBUG_CTRL/segment_shift[38]_i_33/O
                         net (fo=125, routed)         4.112    10.198    core/register/buffer_reg_i_265_0
    SLICE_X32Y98         MUXF7 (Prop_muxf7_S_O)       0.498    10.696 r  core/register/segment_shift_reg[46]_i_49/O
                         net (fo=2, routed)           0.000    10.696    core/register/segment_shift_reg[46]_i_49_n_1
    SLICE_X32Y98         MUXF8 (Prop_muxf8_I0_O)      0.104    10.800 r  core/register/segment_shift_reg[46]_i_18/O
                         net (fo=2, routed)           0.854    11.654    core/register_n_304
    SLICE_X31Y94         LUT6 (Prop_lut6_I3_O)        0.316    11.970 r  core/segment_shift[46]_i_5/O
                         net (fo=11, routed)          1.382    13.352    core/reg_IF_ID/segment_shift_reg[45]
    SLICE_X34Y87         LUT2 (Prop_lut2_I1_O)        0.150    13.502 f  core/reg_IF_ID/segment_shift[45]_i_2/O
                         net (fo=2, routed)           0.615    14.118    core/register/segment_shift_reg[45]
    SLICE_X32Y86         LUT6 (Prop_lut6_I2_O)        0.328    14.446 r  core/register/segment_shift[45]_i_1/O
                         net (fo=1, routed)           0.000    14.446    DISPLAY/D[40]
    SLICE_X32Y86         FDRE                                         r  DISPLAY/segment_shift_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.203ns  (logic 2.467ns (17.370%)  route 11.736ns (82.630%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          4.681     5.663    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.150     5.813 r  DEBUG_CTRL/segment_shift[14]_i_59/O
                         net (fo=85, routed)          2.351     8.164    core/U1_3/segment_shift[14]_i_6_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I1_O)        0.355     8.519 f  core/U1_3/segment_shift[14]_i_84/O
                         net (fo=1, routed)           0.650     9.168    core/U1_3/segment_shift[14]_i_84_n_1
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.292 f  core/U1_3/segment_shift[14]_i_41/O
                         net (fo=1, routed)           0.852    10.145    core/U1_3/segment_shift[14]_i_41_n_1
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.124    10.269 f  core/U1_3/segment_shift[14]_i_13/O
                         net (fo=2, routed)           0.995    11.264    core/Datao_MEM_reg[28][2]
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.388 f  core/segment_shift[14]_i_4/O
                         net (fo=9, routed)           0.846    12.234    core/register/segment_shift_reg[8]_0
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.124    12.358 f  core/register/segment_shift[13]_i_2/O
                         net (fo=2, routed)           0.678    13.036    core/register/segment_shift[13]_i_2_n_1
    SLICE_X36Y77         LUT2 (Prop_lut2_I1_O)        0.152    13.188 r  core/register/segment_shift[10]_i_3/O
                         net (fo=1, routed)           0.682    13.871    core/register/segment_shift[10]_i_3_n_1
    SLICE_X36Y77         LUT6 (Prop_lut6_I5_O)        0.332    14.203 r  core/register/segment_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    14.203    DISPLAY/D[9]
    SLICE_X36Y77         FDRE                                         r  DISPLAY/segment_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.130ns  (logic 2.337ns (16.540%)  route 11.793ns (83.460%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          5.803     6.785    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X33Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.937 r  DEBUG_CTRL/segment_shift[54]_i_54/O
                         net (fo=66, routed)          1.887     8.824    core/U1_3/segment_shift[54]_i_22_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I3_O)        0.326     9.150 f  core/U1_3/segment_shift[54]_i_81/O
                         net (fo=1, routed)           0.670     9.820    core/U1_3/segment_shift[54]_i_81_n_1
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.944 f  core/U1_3/segment_shift[54]_i_35/O
                         net (fo=2, routed)           0.769    10.713    core/U1_3/Datao_MEM_reg[25]
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.837 f  core/U1_3/segment_shift[54]_i_12/O
                         net (fo=2, routed)           0.569    11.405    core/Test_signal[25]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.529 f  core/segment_shift[54]_i_4/O
                         net (fo=9, routed)           1.273    12.802    core/register/debug_data[10]
    SLICE_X30Y86         LUT2 (Prop_lut2_I0_O)        0.150    12.952 f  core/register/segment_shift[53]_i_2/O
                         net (fo=2, routed)           0.823    13.775    core/register/segment_shift[53]_i_2_n_1
    SLICE_X30Y86         LUT6 (Prop_lut6_I2_O)        0.355    14.130 r  core/register/segment_shift[53]_i_1/O
                         net (fo=1, routed)           0.000    14.130    DISPLAY/D[47]
    SLICE_X30Y86         FDRE                                         r  DISPLAY/segment_shift_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[58]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.038ns  (logic 2.320ns (16.527%)  route 11.718ns (83.473%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          4.976     5.958    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X29Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.110 r  DEBUG_CTRL/segment_shift[62]_i_62/O
                         net (fo=137, routed)         3.572     9.682    core/U1_3/segment_shift[62]_i_27_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.332    10.014 r  core/U1_3/segment_shift[62]_i_80/O
                         net (fo=1, routed)           0.316    10.330    core/U1_3/segment_shift[62]_i_80_n_1
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  core/U1_3/segment_shift[62]_i_35/O
                         net (fo=1, routed)           0.670    11.124    core/U1_3/segment_shift[62]_i_35_n_1
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.248 r  core/U1_3/segment_shift[62]_i_11/O
                         net (fo=2, routed)           0.635    11.883    core/Datao_MEM_reg[28][12]
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.007 r  core/segment_shift[62]_i_4/O
                         net (fo=11, routed)          1.397    13.404    core/register/debug_data[13]
    SLICE_X31Y84         LUT2 (Prop_lut2_I0_O)        0.150    13.554 r  core/register/segment_shift[58]_i_3/O
                         net (fo=1, routed)           0.152    13.706    core/register/segment_shift[58]_i_3_n_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.332    14.038 r  core/register/segment_shift[58]_i_1/O
                         net (fo=1, routed)           0.000    14.038    DISPLAY/D[51]
    SLICE_X31Y84         FDRE                                         r  DISPLAY/segment_shift_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            DISPLAY/segment_shift_reg[61]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.937ns  (logic 2.590ns (18.584%)  route 11.347ns (81.416%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=63, routed)          4.976     5.958    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X29Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.110 r  DEBUG_CTRL/segment_shift[62]_i_62/O
                         net (fo=137, routed)         3.206     9.315    core/reg_EXE_MEM/segment_shift_reg[62]_i_51
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.332     9.647 f  core/reg_EXE_MEM/segment_shift[62]_i_90/O
                         net (fo=1, routed)           0.000     9.647    core/U1_3/segment_shift[62]_i_14_1
    SLICE_X41Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     9.864 f  core/U1_3/segment_shift_reg[62]_i_40/O
                         net (fo=1, routed)           0.735    10.599    core/U1_3/segment_shift_reg[62]_i_40_n_1
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.898 f  core/U1_3/segment_shift[62]_i_14/O
                         net (fo=1, routed)           0.547    11.445    core/U1_3_n_64
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.569 f  core/segment_shift[62]_i_5/O
                         net (fo=11, routed)          1.216    12.785    core/reg_IF_ID/debug_data[8]
    SLICE_X31Y84         LUT2 (Prop_lut2_I1_O)        0.152    12.937 r  core/reg_IF_ID/segment_shift[61]_i_3/O
                         net (fo=1, routed)           0.669    13.605    core/reg_IF_ID/segment_shift[61]_i_3_n_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.332    13.937 r  core/reg_IF_ID/segment_shift[61]_i_1/O
                         net (fo=1, routed)           0.000    13.937    DISPLAY/D[54]
    SLICE_X31Y84         FDRE                                         r  DISPLAY/segment_shift_reg[61]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY/seg_an_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/seg_an_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE                         0.000     0.000 r  DISPLAY/seg_an_shift_reg[5]/C
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/seg_an_shift_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    DISPLAY/seg_an_shift[5]
    SLICE_X29Y71         FDRE                                         r  DISPLAY/seg_an_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/seg_an_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/seg_an_shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE                         0.000     0.000 r  DISPLAY/seg_an_shift_reg[4]/C
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/seg_an_shift_reg[4]/Q
                         net (fo=2, routed)           0.140     0.268    DISPLAY/seg_an_shift[4]
    SLICE_X28Y72         FDRE                                         r  DISPLAY/seg_an_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/seg_an_shift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/seg_an_shift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.606%)  route 0.127ns (47.394%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE                         0.000     0.000 r  DISPLAY/seg_an_shift_reg[3]/C
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/seg_an_shift_reg[3]/Q
                         net (fo=2, routed)           0.127     0.268    DISPLAY/seg_an_shift[3]
    SLICE_X28Y72         FDRE                                         r  DISPLAY/seg_an_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/segment_shift_reg[45]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/segment_shift_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.152%)  route 0.113ns (37.848%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE                         0.000     0.000 r  DISPLAY/segment_shift_reg[45]/C
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/segment_shift_reg[45]/Q
                         net (fo=1, routed)           0.113     0.254    core/register/Q[30]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.299 r  core/register/segment_shift[37]_i_1/O
                         net (fo=1, routed)           0.000     0.299    DISPLAY/D[33]
    SLICE_X37Y86         FDRE                                         r  DISPLAY/segment_shift_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/segment_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/segment_shift_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.661%)  route 0.121ns (39.339%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE                         0.000     0.000 r  DISPLAY/segment_shift_reg[16]/C
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/segment_shift_reg[16]/Q
                         net (fo=1, routed)           0.121     0.262    core/register/Q[11]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  core/register/segment_shift[8]_i_1/O
                         net (fo=1, routed)           0.000     0.307    DISPLAY/D[7]
    SLICE_X36Y78         FDRE                                         r  DISPLAY/segment_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/seg_an_shift_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            DISPLAY/seg_an_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.577%)  route 0.175ns (55.423%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDSE                         0.000     0.000 r  DISPLAY/seg_an_shift_reg[0]/C
    SLICE_X29Y71         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  DISPLAY/seg_an_shift_reg[0]/Q
                         net (fo=2, routed)           0.175     0.316    DISPLAY/seg_an_shift[0]
    SLICE_X28Y72         FDRE                                         r  DISPLAY/seg_an_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/seg_an_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/seg_an_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.128ns (39.097%)  route 0.199ns (60.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE                         0.000     0.000 r  DISPLAY/seg_an_shift_reg[7]/C
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/seg_an_shift_reg[7]/Q
                         net (fo=2, routed)           0.199     0.327    DISPLAY/seg_an_shift[7]
    SLICE_X29Y71         FDSE                                         r  DISPLAY/seg_an_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/seg_an_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/seg_an_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE                         0.000     0.000 r  DISPLAY/seg_an_shift_reg[6]/C
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/seg_an_shift_reg[6]/Q
                         net (fo=2, routed)           0.189     0.330    DISPLAY/seg_an_shift[6]
    SLICE_X28Y71         FDRE                                         r  DISPLAY/seg_an_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/segment_shift_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/segment_shift_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.026%)  route 0.146ns (43.974%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE                         0.000     0.000 r  DISPLAY/segment_shift_reg[41]/C
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/segment_shift_reg[41]/Q
                         net (fo=1, routed)           0.146     0.287    core/register/Q[26]
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  core/register/segment_shift[33]_i_1/O
                         net (fo=1, routed)           0.000     0.332    DISPLAY/D[29]
    SLICE_X37Y85         FDRE                                         r  DISPLAY/segment_shift_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/seg_an_shift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/seg_an_shift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.766%)  route 0.197ns (58.234%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE                         0.000     0.000 r  DISPLAY/seg_an_shift_reg[2]/C
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/seg_an_shift_reg[2]/Q
                         net (fo=2, routed)           0.197     0.338    DISPLAY/seg_an_shift[2]
    SLICE_X28Y72         FDRE                                         r  DISPLAY/seg_an_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    10.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    CLK_GEN/clkfbout
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     8.604 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkfbout
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 4.025ns (62.123%)  route 2.454ns (37.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.706     5.311    BTN_SCAN/clk_disp
    SLICE_X1Y77          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           2.454     8.221    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.790 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.790    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 4.026ns (63.210%)  route 2.343ns (36.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.710     5.315    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           2.343     8.114    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.684 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.684    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.412ns (68.293%)  route 0.655ns (31.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.655     2.311    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.582 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.582    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.410ns (68.090%)  route 0.661ns (31.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X1Y77          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           0.661     2.315    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.585 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.585    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.936ns  (logic 1.560ns (14.265%)  route 9.376ns (85.735%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 f  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 f  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 f  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 f  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.886    66.510    core/Datao_MEM_reg[28][4]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124    66.634 f  core/segment_shift[22]_i_4/O
                         net (fo=8, routed)           0.988    67.622    core/register/debug_data[1]
    SLICE_X37Y79         LUT2 (Prop_lut2_I0_O)        0.124    67.746 f  core/register/segment_shift[21]_i_2/O
                         net (fo=2, routed)           0.678    68.424    core/register/segment_shift[21]_i_2_n_1
    SLICE_X37Y79         LUT2 (Prop_lut2_I1_O)        0.152    68.576 r  core/register/segment_shift[18]_i_3/O
                         net (fo=1, routed)           0.669    69.245    core/register/segment_shift[18]_i_3_n_1
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.332    69.577 r  core/register/segment_shift[18]_i_1/O
                         net (fo=1, routed)           0.000    69.577    DISPLAY/D[16]
    SLICE_X37Y79         FDRE                                         r  DISPLAY/segment_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.479ns  (logic 1.560ns (14.887%)  route 8.919ns (85.113%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.801    58.640    core/CMU/CACHE/CLK
    SLICE_X47Y159        FDRE                                         r  core/CMU/CACHE/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.456    59.096 f  core/CMU/CACHE/dout_reg[5]/Q
                         net (fo=7, routed)           4.979    64.076    core/U1_3/din[5]
    SLICE_X54Y81         LUT5 (Prop_lut5_I0_O)        0.124    64.200 f  core/U1_3/segment_shift[14]_i_81/O
                         net (fo=1, routed)           0.302    64.502    core/U1_3/segment_shift[14]_i_81_n_1
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    64.626 f  core/U1_3/segment_shift[14]_i_39/O
                         net (fo=1, routed)           0.435    65.061    core/U1_3/segment_shift[14]_i_39_n_1
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124    65.185 f  core/U1_3/segment_shift[14]_i_13/O
                         net (fo=2, routed)           0.995    66.180    core/Datao_MEM_reg[28][2]
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124    66.304 f  core/segment_shift[14]_i_4/O
                         net (fo=9, routed)           0.846    67.151    core/register/segment_shift_reg[8]_0
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.124    67.275 f  core/register/segment_shift[13]_i_2/O
                         net (fo=2, routed)           0.678    67.953    core/register/segment_shift[13]_i_2_n_1
    SLICE_X36Y77         LUT2 (Prop_lut2_I1_O)        0.152    68.105 r  core/register/segment_shift[10]_i_3/O
                         net (fo=1, routed)           0.682    68.787    core/register/segment_shift[10]_i_3_n_1
    SLICE_X36Y77         LUT6 (Prop_lut6_I5_O)        0.332    69.119 r  core/register/segment_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    69.119    DISPLAY/D[9]
    SLICE_X36Y77         FDRE                                         r  DISPLAY/segment_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.455ns  (logic 1.698ns (16.241%)  route 8.757ns (83.759%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.801    58.640    core/CMU/CACHE/CLK
    SLICE_X42Y163        FDRE                                         r  core/CMU/CACHE/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.518    59.158 f  core/CMU/CACHE/dout_reg[13]/Q
                         net (fo=7, routed)           4.454    63.612    core/U1_3/din[13]
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.124    63.736 f  core/U1_3/segment_shift[30]_i_40/O
                         net (fo=2, routed)           0.771    64.507    core/U1_3/segment_shift[30]_i_40_n_1
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    64.631 f  core/U1_3/segment_shift[30]_i_13/O
                         net (fo=2, routed)           0.982    65.613    core/U1_3_n_57
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    65.737 f  core/segment_shift[30]_i_4/O
                         net (fo=9, routed)           1.307    67.044    core/reg_IF_ID/debug_data[1]
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.154    67.198 f  core/reg_IF_ID/segment_shift[29]_i_2/O
                         net (fo=2, routed)           0.431    67.629    core/register/segment_shift_reg[26]
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.322    67.951 r  core/register/segment_shift[26]_i_3/O
                         net (fo=1, routed)           0.812    68.763    core/reg_IF_ID/segment_shift_reg[26]_2
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.332    69.095 r  core/reg_IF_ID/segment_shift[26]_i_1/O
                         net (fo=1, routed)           0.000    69.095    DISPLAY/D[23]
    SLICE_X35Y80         FDRE                                         r  DISPLAY/segment_shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[42]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.651ns  (logic 1.868ns (19.355%)  route 7.783ns (80.645%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.797    58.636    core/CMU/CACHE/CLK
    SLICE_X38Y168        FDRE                                         r  core/CMU/CACHE/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.518    59.154 r  core/CMU/CACHE/dout_reg[22]/Q
                         net (fo=7, routed)           2.621    61.775    core/U1_3/din[22]
    SLICE_X47Y95         LUT5 (Prop_lut5_I0_O)        0.124    61.899 r  core/U1_3/segment_shift[46]_i_92/O
                         net (fo=1, routed)           0.433    62.332    core/U1_3/segment_shift[46]_i_92_n_1
    SLICE_X47Y95         LUT6 (Prop_lut6_I5_O)        0.124    62.456 r  core/U1_3/segment_shift[46]_i_43/O
                         net (fo=2, routed)           0.832    63.288    core/U1_3/Datao_MEM_reg[22]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124    63.412 r  core/U1_3/segment_shift[46]_i_16/O
                         net (fo=2, routed)           0.507    63.920    core/Test_signal[22]
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124    64.044 r  core/segment_shift[46]_i_5/O
                         net (fo=11, routed)          1.382    65.426    core/reg_IF_ID/segment_shift_reg[45]
    SLICE_X34Y87         LUT2 (Prop_lut2_I1_O)        0.150    65.576 f  core/reg_IF_ID/segment_shift[45]_i_2/O
                         net (fo=2, routed)           1.166    66.742    core/register/segment_shift_reg[45]
    SLICE_X34Y87         LUT2 (Prop_lut2_I1_O)        0.356    67.098 r  core/register/segment_shift[42]_i_3/O
                         net (fo=1, routed)           0.842    67.940    core/register/segment_shift[42]_i_3_n_1
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.348    68.288 r  core/register/segment_shift[42]_i_1/O
                         net (fo=1, routed)           0.000    68.288    DISPLAY/D[37]
    SLICE_X32Y86         FDRE                                         r  DISPLAY/segment_shift_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.614ns  (logic 1.433ns (14.905%)  route 8.181ns (85.095%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 f  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 f  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 f  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 f  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.886    66.510    core/Datao_MEM_reg[28][4]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124    66.634 f  core/segment_shift[22]_i_4/O
                         net (fo=8, routed)           0.988    67.622    core/register/debug_data[1]
    SLICE_X37Y79         LUT2 (Prop_lut2_I1_O)        0.149    67.771 r  core/register/segment_shift[21]_i_3/O
                         net (fo=1, routed)           0.152    67.924    core/register/segment_shift[21]_i_3_n_1
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.332    68.256 r  core/register/segment_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    68.256    DISPLAY/D[19]
    SLICE_X37Y79         FDRE                                         r  DISPLAY/segment_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 1.371ns (14.371%)  route 8.169ns (85.629%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.801    58.640    core/CMU/CACHE/CLK
    SLICE_X42Y163        FDRE                                         r  core/CMU/CACHE/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_fdre_C_Q)         0.518    59.158 f  core/CMU/CACHE/dout_reg[13]/Q
                         net (fo=7, routed)           4.454    63.612    core/U1_3/din[13]
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.124    63.736 f  core/U1_3/segment_shift[30]_i_40/O
                         net (fo=2, routed)           0.771    64.507    core/U1_3/segment_shift[30]_i_40_n_1
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.124    64.631 f  core/U1_3/segment_shift[30]_i_13/O
                         net (fo=2, routed)           0.982    65.613    core/U1_3_n_57
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124    65.737 f  core/segment_shift[30]_i_4/O
                         net (fo=9, routed)           1.307    67.044    core/reg_IF_ID/debug_data[1]
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.154    67.198 f  core/reg_IF_ID/segment_shift[29]_i_2/O
                         net (fo=2, routed)           0.655    67.853    core/reg_IF_ID/segment_shift[30]_i_5
    SLICE_X36Y82         LUT6 (Prop_lut6_I2_O)        0.327    68.180 r  core/reg_IF_ID/segment_shift[29]_i_1/O
                         net (fo=1, routed)           0.000    68.180    DISPLAY/D[26]
    SLICE_X36Y82         FDRE                                         r  DISPLAY/segment_shift_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.515ns  (logic 1.076ns (11.309%)  route 8.439ns (88.691%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 r  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 r  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 r  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 r  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.886    66.510    core/Datao_MEM_reg[28][4]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124    66.634 r  core/segment_shift[22]_i_4/O
                         net (fo=8, routed)           1.397    68.032    core/register/debug_data[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124    68.156 r  core/register/segment_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    68.156    DISPLAY/D[20]
    SLICE_X36Y80         FDRE                                         r  DISPLAY/segment_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[50]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 1.581ns (16.676%)  route 7.900ns (83.324%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.799    58.638    core/CMU/CACHE/CLK
    SLICE_X41Y167        FDRE                                         r  core/CMU/CACHE/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y167        FDRE (Prop_fdre_C_Q)         0.456    59.094 f  core/CMU/CACHE/dout_reg[25]/Q
                         net (fo=7, routed)           2.972    62.066    core/U1_3/din[25]
    SLICE_X42Y93         LUT5 (Prop_lut5_I0_O)        0.124    62.190 f  core/U1_3/segment_shift[54]_i_81/O
                         net (fo=1, routed)           0.670    62.860    core/U1_3/segment_shift[54]_i_81_n_1
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    62.984 f  core/U1_3/segment_shift[54]_i_35/O
                         net (fo=2, routed)           0.769    63.753    core/U1_3/Datao_MEM_reg[25]
    SLICE_X36Y93         LUT6 (Prop_lut6_I0_O)        0.124    63.877 f  core/U1_3/segment_shift[54]_i_12/O
                         net (fo=2, routed)           0.569    64.446    core/Test_signal[25]
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124    64.570 f  core/segment_shift[54]_i_4/O
                         net (fo=9, routed)           1.273    65.842    core/register/debug_data[10]
    SLICE_X30Y86         LUT2 (Prop_lut2_I0_O)        0.150    65.992 f  core/register/segment_shift[53]_i_2/O
                         net (fo=2, routed)           0.653    66.645    core/register/segment_shift[53]_i_2_n_1
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.355    67.000 r  core/register/segment_shift[50]_i_3/O
                         net (fo=1, routed)           0.995    67.995    core/register/segment_shift[50]_i_3_n_1
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.124    68.119 r  core/register/segment_shift[50]_i_1/O
                         net (fo=1, routed)           0.000    68.119    DISPLAY/D[44]
    SLICE_X32Y86         FDRE                                         r  DISPLAY/segment_shift_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 1.076ns (11.549%)  route 8.241ns (88.452%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 r  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 r  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 r  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 r  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.886    66.510    core/Datao_MEM_reg[28][4]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124    66.634 r  core/segment_shift[22]_i_4/O
                         net (fo=8, routed)           1.200    67.834    core/register/debug_data[1]
    SLICE_X36Y79         LUT6 (Prop_lut6_I3_O)        0.124    67.958 r  core/register/segment_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    67.958    DISPLAY/D[15]
    SLICE_X36Y79         FDRE                                         r  DISPLAY/segment_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/CMU/CACHE/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 1.076ns (11.610%)  route 8.192ns (88.390%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124    56.023 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    56.743    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.839 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.802    58.641    core/CMU/CACHE/CLK
    SLICE_X44Y162        FDRE                                         r  core/CMU/CACHE/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.456    59.097 r  core/CMU/CACHE/dout_reg[9]/Q
                         net (fo=7, routed)           4.867    63.964    core/U1_3/din[9]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.124    64.088 r  core/U1_3/segment_shift[22]_i_81/O
                         net (fo=1, routed)           0.308    64.396    core/U1_3/segment_shift[22]_i_81_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.520 r  core/U1_3/segment_shift[22]_i_36/O
                         net (fo=1, routed)           0.980    65.501    core/U1_3/segment_shift[22]_i_36_n_1
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124    65.625 r  core/U1_3/segment_shift[22]_i_14/O
                         net (fo=2, routed)           0.886    66.510    core/Datao_MEM_reg[28][4]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.124    66.634 r  core/segment_shift[22]_i_4/O
                         net (fo=8, routed)           1.150    67.785    core/register/debug_data[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124    67.909 r  core/register/segment_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    67.909    DISPLAY/D[17]
    SLICE_X36Y80         FDRE                                         r  DISPLAY/segment_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[62]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.370ns (33.048%)  route 0.750ns (66.952%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[4]/Q
                         net (fo=9, routed)           0.303     1.949    DEBUG_CTRL/uart_debug_reg[4]
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.992 r  DEBUG_CTRL/segment_shift[62]_i_9/O
                         net (fo=94, routed)          0.295     2.287    core/debug_addr[4]
    SLICE_X31Y86         LUT6 (Prop_lut6_I2_O)        0.118     2.405 r  core/segment_shift[62]_i_3/O
                         net (fo=12, routed)          0.151     2.556    core/register/segment_shift_reg[58]
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.601 r  core/register/segment_shift[62]_i_1/O
                         net (fo=1, routed)           0.000     2.601    DISPLAY/D[55]
    SLICE_X30Y85         FDRE                                         r  DISPLAY/segment_shift_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 0.470ns (40.790%)  route 0.682ns (59.210%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[2]/Q
                         net (fo=12, routed)          0.116     1.762    DEBUG_CTRL/uart_debug_reg[2]
    SLICE_X31Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  DEBUG_CTRL/segment_shift[62]_i_43/O
                         net (fo=132, routed)         0.239     2.046    core/register/debug_addr[2]
    SLICE_X39Y80         MUXF7 (Prop_muxf7_S_O)       0.085     2.131 r  core/register/segment_shift_reg[30]_i_48/O
                         net (fo=2, routed)           0.000     2.131    core/register/segment_shift_reg[30]_i_48_n_1
    SLICE_X39Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     2.150 r  core/register/segment_shift_reg[30]_i_16/O
                         net (fo=1, routed)           0.106     2.256    core/register_n_324
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.112     2.368 r  core/segment_shift[30]_i_4/O
                         net (fo=9, routed)           0.220     2.589    core/reg_IF_ID/debug_data[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.634 r  core/reg_IF_ID/segment_shift[28]_i_1/O
                         net (fo=1, routed)           0.000     2.634    DISPLAY/D[25]
    SLICE_X36Y80         FDRE                                         r  DISPLAY/segment_shift_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.171ns  (logic 0.370ns (31.584%)  route 0.801ns (68.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[4]/Q
                         net (fo=9, routed)           0.303     1.949    DEBUG_CTRL/uart_debug_reg[4]
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.992 r  DEBUG_CTRL/segment_shift[62]_i_9/O
                         net (fo=94, routed)          0.295     2.287    core/debug_addr[4]
    SLICE_X31Y86         LUT6 (Prop_lut6_I2_O)        0.118     2.405 r  core/segment_shift[62]_i_3/O
                         net (fo=12, routed)          0.203     2.608    core/reg_IF_ID/segment_shift_reg[57]
    SLICE_X31Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.653 r  core/reg_IF_ID/segment_shift[61]_i_1/O
                         net (fo=1, routed)           0.000     2.653    DISPLAY/D[54]
    SLICE_X31Y84         FDRE                                         r  DISPLAY/segment_shift_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.179ns  (logic 0.370ns (31.383%)  route 0.809ns (68.617%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[4]/Q
                         net (fo=9, routed)           0.303     1.949    DEBUG_CTRL/uart_debug_reg[4]
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.992 r  DEBUG_CTRL/segment_shift[62]_i_9/O
                         net (fo=94, routed)          0.295     2.287    core/debug_addr[4]
    SLICE_X31Y86         LUT6 (Prop_lut6_I2_O)        0.118     2.405 r  core/segment_shift[62]_i_3/O
                         net (fo=12, routed)          0.211     2.615    core/register/segment_shift_reg[58]
    SLICE_X32Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.660 r  core/register/segment_shift[60]_i_1/O
                         net (fo=1, routed)           0.000     2.660    DISPLAY/D[53]
    SLICE_X32Y85         FDRE                                         r  DISPLAY/segment_shift_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.370ns (31.343%)  route 0.810ns (68.657%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[4]/Q
                         net (fo=9, routed)           0.303     1.949    DEBUG_CTRL/uart_debug_reg[4]
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.992 r  DEBUG_CTRL/segment_shift[62]_i_9/O
                         net (fo=94, routed)          0.295     2.287    core/debug_addr[4]
    SLICE_X31Y86         LUT6 (Prop_lut6_I2_O)        0.118     2.405 r  core/segment_shift[62]_i_3/O
                         net (fo=12, routed)          0.212     2.617    core/reg_IF_ID/segment_shift_reg[57]
    SLICE_X30Y84         LUT6 (Prop_lut6_I3_O)        0.045     2.662 r  core/reg_IF_ID/segment_shift[59]_i_1/O
                         net (fo=1, routed)           0.000     2.662    DISPLAY/D[52]
    SLICE_X30Y84         FDRE                                         r  DISPLAY/segment_shift_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.205ns  (logic 0.370ns (30.706%)  route 0.835ns (69.294%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[4]/Q
                         net (fo=9, routed)           0.303     1.949    DEBUG_CTRL/uart_debug_reg[4]
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.992 r  DEBUG_CTRL/segment_shift[62]_i_9/O
                         net (fo=94, routed)          0.295     2.287    core/debug_addr[4]
    SLICE_X31Y86         LUT6 (Prop_lut6_I2_O)        0.118     2.405 r  core/segment_shift[62]_i_3/O
                         net (fo=12, routed)          0.236     2.641    core/register/segment_shift_reg[58]
    SLICE_X30Y86         LUT6 (Prop_lut6_I2_O)        0.045     2.686 r  core/register/segment_shift[56]_i_1/O
                         net (fo=1, routed)           0.000     2.686    DISPLAY/D[49]
    SLICE_X30Y86         FDRE                                         r  DISPLAY/segment_shift_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 0.470ns (38.774%)  route 0.742ns (61.226%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[2]/Q
                         net (fo=12, routed)          0.116     1.762    DEBUG_CTRL/uart_debug_reg[2]
    SLICE_X31Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  DEBUG_CTRL/segment_shift[62]_i_43/O
                         net (fo=132, routed)         0.239     2.046    core/register/debug_addr[2]
    SLICE_X39Y80         MUXF7 (Prop_muxf7_S_O)       0.085     2.131 r  core/register/segment_shift_reg[30]_i_48/O
                         net (fo=2, routed)           0.000     2.131    core/register/segment_shift_reg[30]_i_48_n_1
    SLICE_X39Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     2.150 r  core/register/segment_shift_reg[30]_i_16/O
                         net (fo=1, routed)           0.106     2.256    core/register_n_324
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.112     2.368 r  core/segment_shift[30]_i_4/O
                         net (fo=9, routed)           0.280     2.648    core/reg_IF_ID/debug_data[1]
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.693 r  core/reg_IF_ID/segment_shift[24]_i_1/O
                         net (fo=1, routed)           0.000     2.693    DISPLAY/D[21]
    SLICE_X35Y80         FDRE                                         r  DISPLAY/segment_shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.470ns (36.177%)  route 0.829ns (63.823%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[2]/Q
                         net (fo=12, routed)          0.116     1.762    DEBUG_CTRL/uart_debug_reg[2]
    SLICE_X31Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  DEBUG_CTRL/segment_shift[62]_i_43/O
                         net (fo=132, routed)         0.239     2.046    core/register/debug_addr[2]
    SLICE_X39Y80         MUXF7 (Prop_muxf7_S_O)       0.085     2.131 r  core/register/segment_shift_reg[30]_i_48/O
                         net (fo=2, routed)           0.000     2.131    core/register/segment_shift_reg[30]_i_48_n_1
    SLICE_X39Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     2.150 r  core/register/segment_shift_reg[30]_i_16/O
                         net (fo=1, routed)           0.106     2.256    core/register_n_324
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.112     2.368 r  core/segment_shift[30]_i_4/O
                         net (fo=9, routed)           0.367     2.735    core/reg_IF_ID/debug_data[1]
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.780 r  core/reg_IF_ID/segment_shift[27]_i_1/O
                         net (fo=1, routed)           0.000     2.780    DISPLAY/D[24]
    SLICE_X35Y80         FDRE                                         r  DISPLAY/segment_shift_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.470ns (36.150%)  route 0.830ns (63.850%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[2]/Q
                         net (fo=12, routed)          0.116     1.762    DEBUG_CTRL/uart_debug_reg[2]
    SLICE_X31Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  DEBUG_CTRL/segment_shift[62]_i_43/O
                         net (fo=132, routed)         0.239     2.046    core/register/debug_addr[2]
    SLICE_X39Y80         MUXF7 (Prop_muxf7_S_O)       0.085     2.131 r  core/register/segment_shift_reg[30]_i_48/O
                         net (fo=2, routed)           0.000     2.131    core/register/segment_shift_reg[30]_i_48_n_1
    SLICE_X39Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     2.150 r  core/register/segment_shift_reg[30]_i_16/O
                         net (fo=1, routed)           0.106     2.256    core/register_n_324
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.112     2.368 r  core/segment_shift[30]_i_4/O
                         net (fo=9, routed)           0.368     2.736    core/reg_IF_ID/debug_data[1]
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.781 r  core/reg_IF_ID/segment_shift[30]_i_1/O
                         net (fo=1, routed)           0.000     2.781    DISPLAY/D[27]
    SLICE_X35Y80         FDRE                                         r  DISPLAY/segment_shift_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBUG_CTRL/reg_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.301ns  (logic 0.370ns (28.444%)  route 0.931ns (71.556%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          0.560     1.481    DEBUG_CTRL/clk_cpu
    SLICE_X30Y79         FDRE                                         r  DEBUG_CTRL/reg_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DEBUG_CTRL/reg_counter_reg[4]/Q
                         net (fo=9, routed)           0.303     1.949    DEBUG_CTRL/uart_debug_reg[4]
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.992 r  DEBUG_CTRL/segment_shift[62]_i_9/O
                         net (fo=94, routed)          0.384     2.375    core/debug_addr[4]
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.118     2.493 r  core/segment_shift[6]_i_4/O
                         net (fo=11, routed)          0.244     2.737    core/register/segment_shift_reg[0]_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I4_O)        0.045     2.782 r  core/register/segment_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     2.782    DISPLAY/D[6]
    SLICE_X35Y79         FDRE                                         r  DISPLAY/segment_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.645ns  (logic 4.073ns (42.231%)  route 5.572ns (57.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.233    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDSE (Prop_fdse_C_Q)         0.518     5.751 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           5.572    11.323    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.878 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    14.878    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.634ns  (logic 1.420ns (39.075%)  route 2.214ns (60.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDSE (Prop_fdse_C_Q)         0.164     1.648 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           2.214     3.862    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.118 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     5.118    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.431ns  (logic 1.591ns (65.460%)  route 0.840ns (34.540%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.840     2.307    BTN_SCAN/BTN_R_IBUF
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.431 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     2.431    BTN_SCAN/result[0]_i_1_n_1
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683     5.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     1.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     3.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.591     5.017    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C

Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 1.477ns (61.057%)  route 0.942ns (38.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.942     2.418    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y77          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683     5.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     1.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     3.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588     5.014    BTN_SCAN/clk_disp
    SLICE_X1Y77          FDRE                                         r  BTN_SCAN/result_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.244ns (39.799%)  route 0.370ns (60.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.370     0.614    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y77          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X1Y77          FDRE                                         r  BTN_SCAN/result_reg[1]/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.280ns (45.585%)  route 0.335ns (54.415%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.570    BTN_SCAN/BTN_R_IBUF
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.045     0.615 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     0.615    BTN_SCAN/result[0]_i_1_n_1
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay          9520 Endpoints
Min Delay          9520 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[227][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.678ns  (logic 2.099ns (5.427%)  route 36.579ns (94.573%))
  Logic Levels:           9  (LDCE=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.825    32.782    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.149    32.931 r  core/CMU/CACHE/inner_data[199][3]_i_2/O
                         net (fo=76, routed)          3.444    36.375    core/CMU/CACHE/inner_data[199][3]_i_2_n_1
    SLICE_X81Y160        LUT6 (Prop_lut6_I1_O)        0.355    36.730 r  core/CMU/CACHE/inner_data[227][3]_i_3/O
                         net (fo=2, routed)           0.748    37.478    core/CMU/CACHE/inner_data[899]
    SLICE_X80Y160        LUT6 (Prop_lut6_I5_O)        0.124    37.602 r  core/CMU/CACHE/inner_data[227][3]_i_2/O
                         net (fo=1, routed)           0.928    38.530    core/CMU/CACHE/inner_data0_in[899]
    SLICE_X80Y160        LUT3 (Prop_lut3_I0_O)        0.148    38.678 r  core/CMU/CACHE/inner_data[227][3]_i_1/O
                         net (fo=1, routed)           0.000    38.678    core/CMU/CACHE/inner_data[227][3]_i_1_n_1
    SLICE_X80Y160        FDRE                                         r  core/CMU/CACHE/inner_data_reg[227][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.721    58.017    core/CMU/CACHE/CLK
    SLICE_X80Y160        FDRE                                         r  core/CMU/CACHE/inner_data_reg[227][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[116][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.310ns  (logic 1.695ns (4.424%)  route 36.615ns (95.576%))
  Logic Levels:           8  (LDCE=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.808    32.765    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.124    32.889 r  core/CMU/CACHE/inner_data[115][3]_i_2/O
                         net (fo=47, routed)          4.201    37.090    core/CMU/CACHE/inner_data[115][3]_i_2_n_1
    SLICE_X3Y162         LUT6 (Prop_lut6_I2_O)        0.124    37.214 r  core/CMU/CACHE/inner_data[116][3]_i_3/O
                         net (fo=1, routed)           0.973    38.186    core/CMU/CACHE/inner_data[4451]
    SLICE_X3Y160         LUT3 (Prop_lut3_I2_O)        0.124    38.310 r  core/CMU/CACHE/inner_data[116][3]_i_1/O
                         net (fo=1, routed)           0.000    38.310    core/CMU/CACHE/inner_data[116][3]_i_1_n_1
    SLICE_X3Y160         FDRE                                         r  core/CMU/CACHE/inner_data_reg[116][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.765    58.061    core/CMU/CACHE/CLK
    SLICE_X3Y160         FDRE                                         r  core/CMU/CACHE/inner_data_reg[116][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[127][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.294ns  (logic 1.695ns (4.426%)  route 36.599ns (95.574%))
  Logic Levels:           8  (LDCE=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.808    32.765    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.124    32.889 r  core/CMU/CACHE/inner_data[115][3]_i_2/O
                         net (fo=47, routed)          4.286    37.175    core/CMU/CACHE/inner_data[115][3]_i_2_n_1
    SLICE_X2Y162         LUT6 (Prop_lut6_I4_O)        0.124    37.299 r  core/CMU/CACHE/inner_data[127][3]_i_2/O
                         net (fo=1, routed)           0.871    38.170    core/CMU/CACHE/inner_data0_in[4099]
    SLICE_X2Y161         LUT3 (Prop_lut3_I0_O)        0.124    38.294 r  core/CMU/CACHE/inner_data[127][3]_i_1/O
                         net (fo=1, routed)           0.000    38.294    core/CMU/CACHE/inner_data[127][3]_i_1_n_1
    SLICE_X2Y161         FDRE                                         r  core/CMU/CACHE/inner_data_reg[127][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.764    58.060    core/CMU/CACHE/CLK
    SLICE_X2Y161         FDRE                                         r  core/CMU/CACHE/inner_data_reg[127][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[237][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.269ns  (logic 2.075ns (5.422%)  route 36.194ns (94.578%))
  Logic Levels:           9  (LDCE=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.825    32.782    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.149    32.931 r  core/CMU/CACHE/inner_data[199][3]_i_2/O
                         net (fo=76, routed)          3.134    36.064    core/CMU/CACHE/inner_data[199][3]_i_2_n_1
    SLICE_X83Y148        LUT6 (Prop_lut6_I1_O)        0.355    36.419 r  core/CMU/CACHE/inner_data[237][3]_i_3/O
                         net (fo=2, routed)           0.609    37.028    core/CMU/CACHE/inner_data[579]
    SLICE_X84Y148        LUT6 (Prop_lut6_I5_O)        0.124    37.152 r  core/CMU/CACHE/inner_data[237][3]_i_2/O
                         net (fo=1, routed)           0.993    38.145    core/CMU/CACHE/inner_data0_in[579]
    SLICE_X83Y148        LUT3 (Prop_lut3_I0_O)        0.124    38.269 r  core/CMU/CACHE/inner_data[237][3]_i_1/O
                         net (fo=1, routed)           0.000    38.269    core/CMU/CACHE/inner_data[237][3]_i_1_n_1
    SLICE_X83Y148        FDRE                                         r  core/CMU/CACHE/inner_data_reg[237][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.598    57.893    core/CMU/CACHE/CLK
    SLICE_X83Y148        FDRE                                         r  core/CMU/CACHE/inner_data_reg[237][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[225][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.124ns  (logic 2.101ns (5.511%)  route 36.023ns (94.489%))
  Logic Levels:           9  (LDCE=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.825    32.782    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.149    32.931 r  core/CMU/CACHE/inner_data[199][3]_i_2/O
                         net (fo=76, routed)          3.445    36.376    core/CMU/CACHE/inner_data[199][3]_i_2_n_1
    SLICE_X81Y160        LUT6 (Prop_lut6_I1_O)        0.355    36.731 r  core/CMU/CACHE/inner_data[225][3]_i_3/O
                         net (fo=2, routed)           0.439    37.170    core/CMU/CACHE/inner_data[963]
    SLICE_X80Y161        LUT6 (Prop_lut6_I5_O)        0.124    37.294 r  core/CMU/CACHE/inner_data[225][3]_i_2/O
                         net (fo=1, routed)           0.680    37.974    core/CMU/CACHE/inner_data0_in[963]
    SLICE_X80Y161        LUT3 (Prop_lut3_I0_O)        0.150    38.124 r  core/CMU/CACHE/inner_data[225][3]_i_1/O
                         net (fo=1, routed)           0.000    38.124    core/CMU/CACHE/inner_data[225][3]_i_1_n_1
    SLICE_X80Y161        FDRE                                         r  core/CMU/CACHE/inner_data_reg[225][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.720    58.016    core/CMU/CACHE/CLK
    SLICE_X80Y161        FDRE                                         r  core/CMU/CACHE/inner_data_reg[225][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[247][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.103ns  (logic 2.097ns (5.503%)  route 36.006ns (94.497%))
  Logic Levels:           9  (LDCE=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.825    32.782    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.149    32.931 r  core/CMU/CACHE/inner_data[199][3]_i_2/O
                         net (fo=76, routed)          2.842    35.773    core/CMU/CACHE/inner_data[199][3]_i_2_n_1
    SLICE_X78Y158        LUT6 (Prop_lut6_I1_O)        0.355    36.128 r  core/CMU/CACHE/inner_data[247][3]_i_3/O
                         net (fo=2, routed)           0.855    36.983    core/CMU/CACHE/inner_data[259]
    SLICE_X78Y158        LUT6 (Prop_lut6_I5_O)        0.124    37.107 r  core/CMU/CACHE/inner_data[247][3]_i_2/O
                         net (fo=1, routed)           0.850    37.957    core/CMU/CACHE/inner_data0_in[259]
    SLICE_X78Y158        LUT3 (Prop_lut3_I0_O)        0.146    38.103 r  core/CMU/CACHE/inner_data[247][3]_i_1/O
                         net (fo=1, routed)           0.000    38.103    core/CMU/CACHE/inner_data[247][3]_i_1_n_1
    SLICE_X78Y158        FDRE                                         r  core/CMU/CACHE/inner_data_reg[247][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.722    58.018    core/CMU/CACHE/CLK
    SLICE_X78Y158        FDRE                                         r  core/CMU/CACHE/inner_data_reg[247][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[125][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.091ns  (logic 1.695ns (4.450%)  route 36.396ns (95.550%))
  Logic Levels:           8  (LDCE=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.808    32.765    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.124    32.889 r  core/CMU/CACHE/inner_data[115][3]_i_2/O
                         net (fo=47, routed)          4.289    37.178    core/CMU/CACHE/inner_data[115][3]_i_2_n_1
    SLICE_X1Y161         LUT5 (Prop_lut5_I2_O)        0.124    37.302 r  core/CMU/CACHE/inner_data[125][3]_i_2/O
                         net (fo=1, routed)           0.665    37.967    core/CMU/CACHE/inner_data0_in[4163]
    SLICE_X1Y161         LUT3 (Prop_lut3_I0_O)        0.124    38.091 r  core/CMU/CACHE/inner_data[125][3]_i_1/O
                         net (fo=1, routed)           0.000    38.091    core/CMU/CACHE/inner_data[125][3]_i_1_n_1
    SLICE_X1Y161         FDRE                                         r  core/CMU/CACHE/inner_data_reg[125][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.764    58.060    core/CMU/CACHE/CLK
    SLICE_X1Y161         FDRE                                         r  core/CMU/CACHE/inner_data_reg[125][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[166][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.889ns  (logic 1.819ns (4.801%)  route 36.070ns (95.199%))
  Logic Levels:           9  (LDCE=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.825    32.782    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.124    32.906 r  core/CMU/CACHE/inner_data[169][3]_i_2/O
                         net (fo=108, routed)         3.247    36.152    core/CMU/CACHE/inner_data[169][3]_i_2_n_1
    SLICE_X40Y144        LUT6 (Prop_lut6_I3_O)        0.124    36.276 r  core/CMU/CACHE/inner_data[166][3]_i_3/O
                         net (fo=2, routed)           0.574    36.850    core/CMU/CACHE/inner_data[2851]
    SLICE_X39Y144        LUT6 (Prop_lut6_I0_O)        0.124    36.974 r  core/CMU/CACHE/inner_data[166][3]_i_2/O
                         net (fo=1, routed)           0.790    37.765    core/CMU/CACHE/inner_data0_in[2851]
    SLICE_X40Y144        LUT3 (Prop_lut3_I0_O)        0.124    37.889 r  core/CMU/CACHE/inner_data[166][3]_i_1/O
                         net (fo=1, routed)           0.000    37.889    core/CMU/CACHE/inner_data[166][3]_i_1_n_1
    SLICE_X40Y144        FDRE                                         r  core/CMU/CACHE/inner_data_reg[166][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.505    57.800    core/CMU/CACHE/CLK
    SLICE_X40Y144        FDRE                                         r  core/CMU/CACHE/inner_data_reg[166][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[234][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.860ns  (logic 2.103ns (5.555%)  route 35.757ns (94.445%))
  Logic Levels:           9  (LDCE=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.825    32.782    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.149    32.931 r  core/CMU/CACHE/inner_data[199][3]_i_2/O
                         net (fo=76, routed)          3.330    36.261    core/CMU/CACHE/inner_data[199][3]_i_2_n_1
    SLICE_X79Y159        LUT6 (Prop_lut6_I1_O)        0.355    36.616 r  core/CMU/CACHE/inner_data[234][3]_i_3/O
                         net (fo=2, routed)           0.303    36.919    core/CMU/CACHE/inner_data[675]
    SLICE_X79Y160        LUT6 (Prop_lut6_I5_O)        0.124    37.043 r  core/CMU/CACHE/inner_data[234][3]_i_2/O
                         net (fo=1, routed)           0.665    37.708    core/CMU/CACHE/inner_data0_in[675]
    SLICE_X79Y160        LUT3 (Prop_lut3_I0_O)        0.152    37.860 r  core/CMU/CACHE/inner_data[234][3]_i_1/O
                         net (fo=1, routed)           0.000    37.860    core/CMU/CACHE/inner_data[234][3]_i_1_n_1
    SLICE_X79Y160        FDRE                                         r  core/CMU/CACHE/inner_data_reg[234][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.721    58.017    core/CMU/CACHE/CLK
    SLICE_X79Y160        FDRE                                         r  core/CMU/CACHE/inner_data_reg[234][3]/C

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_data_reg[122][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.853ns  (logic 1.695ns (4.478%)  route 36.158ns (95.522%))
  Logic Levels:           8  (LDCE=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[5]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  core/CMU/cache_addr_reg[5]/Q
                         net (fo=1575, routed)       28.220    28.779    core/CMU/CACHE/dout[31]_i_22_0[5]
    SLICE_X79Y154        LUT6 (Prop_lut6_I2_O)        0.124    28.903 r  core/CMU/CACHE/dout[3]_i_23/O
                         net (fo=1, routed)           0.000    28.903    core/CMU/CACHE/dout[3]_i_23_n_1
    SLICE_X79Y154        MUXF7 (Prop_muxf7_I1_O)      0.217    29.120 r  core/CMU/CACHE/dout_reg[3]_i_10/O
                         net (fo=1, routed)           1.556    30.676    core/CMU/CACHE/dout_reg[3]_i_10_n_1
    SLICE_X53Y159        LUT6 (Prop_lut6_I0_O)        0.299    30.975 r  core/CMU/CACHE/dout[3]_i_6/O
                         net (fo=2, routed)           0.858    31.833    core/CMU/CACHE/dout[3]_i_6_n_1
    SLICE_X53Y159        LUT3 (Prop_lut3_I2_O)        0.124    31.957 r  core/CMU/CACHE/inner_data[199][3]_i_4/O
                         net (fo=6, routed)           0.808    32.765    core/CMU/CACHE/inner_data[199][3]_i_4_n_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.124    32.889 r  core/CMU/CACHE/inner_data[115][3]_i_2/O
                         net (fo=47, routed)          4.131    37.020    core/CMU/CACHE/inner_data[115][3]_i_2_n_1
    SLICE_X1Y163         LUT6 (Prop_lut6_I0_O)        0.124    37.144 r  core/CMU/CACHE/inner_data[122][3]_i_3/O
                         net (fo=1, routed)           0.585    37.729    core/CMU/CACHE/inner_data[4259]
    SLICE_X2Y163         LUT3 (Prop_lut3_I2_O)        0.124    37.853 r  core/CMU/CACHE/inner_data[122][3]_i_1/O
                         net (fo=1, routed)           0.000    37.853    core/CMU/CACHE/inner_data[122][3]_i_1_n_1
    SLICE_X2Y163         FDRE                                         r  core/CMU/CACHE/inner_data_reg[122][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    56.205    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        1.762    58.058    core/CMU/CACHE/CLK
    SLICE_X2Y163         FDRE                                         r  core/CMU/CACHE/inner_data_reg[122][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.178ns (59.357%)  route 0.122ns (40.643%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[16]/G
    SLICE_X46Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  core/CMU/cache_addr_reg[16]/Q
                         net (fo=4, routed)           0.122     0.300    core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/DIB
    SLICE_X46Y95         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.835    53.501    core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/WCLK
    SLICE_X46Y95         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/RAMB/CLK

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.178ns (58.901%)  route 0.124ns (41.099%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[17]/G
    SLICE_X46Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  core/CMU/cache_addr_reg[17]/Q
                         net (fo=4, routed)           0.124     0.302    core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/DIC
    SLICE_X46Y95         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.835    53.501    core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/WCLK
    SLICE_X46Y95         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/RAMC/CLK

Slack:                    inf
  Source:                 core/CMU/cache_store_reg/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.158ns (51.882%)  route 0.147ns (48.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         LDCE                         0.000     0.000 r  core/CMU/cache_store_reg/G
    SLICE_X47Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core/CMU/cache_store_reg/Q
                         net (fo=8384, routed)        0.147     0.305    core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/WE
    SLICE_X46Y99         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.836    53.502    core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/WCLK
    SLICE_X46Y99         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMA/CLK

Slack:                    inf
  Source:                 core/CMU/cache_store_reg/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.158ns (51.882%)  route 0.147ns (48.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         LDCE                         0.000     0.000 r  core/CMU/cache_store_reg/G
    SLICE_X47Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core/CMU/cache_store_reg/Q
                         net (fo=8384, routed)        0.147     0.305    core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/WE
    SLICE_X46Y99         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.836    53.502    core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/WCLK
    SLICE_X46Y99         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMB/CLK

Slack:                    inf
  Source:                 core/CMU/cache_store_reg/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.158ns (51.882%)  route 0.147ns (48.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         LDCE                         0.000     0.000 r  core/CMU/cache_store_reg/G
    SLICE_X47Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core/CMU/cache_store_reg/Q
                         net (fo=8384, routed)        0.147     0.305    core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/WE
    SLICE_X46Y99         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.836    53.502    core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/WCLK
    SLICE_X46Y99         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMC/CLK

Slack:                    inf
  Source:                 core/CMU/cache_store_reg/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.158ns (51.882%)  route 0.147ns (48.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         LDCE                         0.000     0.000 r  core/CMU/cache_store_reg/G
    SLICE_X47Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core/CMU/cache_store_reg/Q
                         net (fo=8384, routed)        0.147     0.305    core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/WE
    SLICE_X46Y99         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.836    53.502    core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/WCLK
    SLICE_X46Y99         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMD/CLK

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.178ns (56.609%)  route 0.136ns (43.391%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[15]/G
    SLICE_X46Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  core/CMU/cache_addr_reg[15]/Q
                         net (fo=4, routed)           0.136     0.314    core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/DIA
    SLICE_X46Y96         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.835    53.501    core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/WCLK
    SLICE_X46Y96         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMA/CLK

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.178ns (56.240%)  route 0.139ns (43.760%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[17]/G
    SLICE_X46Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  core/CMU/cache_addr_reg[17]/Q
                         net (fo=4, routed)           0.139     0.317    core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/DIC
    SLICE_X46Y96         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.835    53.501    core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/WCLK
    SLICE_X46Y96         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMC/CLK

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.158ns (48.940%)  route 0.165ns (51.060%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[24]/G
    SLICE_X44Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core/CMU/cache_addr_reg[24]/Q
                         net (fo=4, routed)           0.165     0.323    core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/DIA
    SLICE_X42Y97         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.837    53.503    core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/WCLK
    SLICE_X42Y97         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMA/CLK

Slack:                    inf
  Source:                 core/CMU/cache_addr_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.743%)  route 0.166ns (51.257%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  core/CMU/cache_addr_reg[13]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core/CMU/cache_addr_reg[13]/Q
                         net (fo=4, routed)           0.166     0.324    core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/DIB
    SLICE_X46Y97         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898    52.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    50.438 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    51.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    51.167 f  CLK_GEN/clkout4_buf/O
                         net (fo=56, routed)          1.116    52.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056    52.339 r  BTN_SCAN/n_0_30165_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    52.638    n_0_30165_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.667 r  n_0_30165_BUFG_inst/O
                         net (fo=8455, routed)        0.836    53.502    core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/WCLK
    SLICE_X46Y97         RAMD64E                                      r  core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMB/CLK





