![image](https://github.com/AlirezaKeshavarz83/DSD-project/assets/47504151/4dd41bb7-b4e6-4da4-aea1-a18c43a6e5b8)


# Vector Processor

Our Project is a Vector Processor that is capable of vector addition and multiplication operations.

## Tools
- SystemVerilog
- ModelSim


## Implementation Details

### Components
- Vector ALU
- RAM
- Register file
