{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511468259850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511468259850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:17:39 2017 " "Processing started: Thu Nov 23 15:17:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511468259850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511468259850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g21_lab5 -c g21_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g21_lab5 -c g21_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511468259850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511468260715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_stack52 " "Found entity 1: g21_stack52" {  } { { "g21_stack52.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468260871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468260871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_pop_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_pop_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_pop_enable-g21_pop_enable_arch " "Found design unit 1: g21_pop_enable-g21_pop_enable_arch" {  } { { "g21_pop_enable.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_pop_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261590 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_pop_enable " "Found entity 1: g21_pop_enable" {  } { { "g21_pop_enable.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_pop_enable.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_lab2_rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_lab2_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_lab2_rom1-SYN " "Found design unit 1: g21_lab2_rom1-SYN" {  } { { "g21_lab2_rom1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_lab2_rom1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261606 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_lab2_rom1 " "Found entity 1: g21_lab2_rom1" {  } { { "g21_lab2_rom1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_lab2_rom1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux0.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261621 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261621 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261637 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nop_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nop_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nop_lpm_constant-SYN " "Found design unit 1: nop_lpm_constant-SYN" {  } { { "NOP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/NOP_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261653 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOP_lpm_constant " "Found entity 1: NOP_lpm_constant" {  } { { "NOP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/NOP_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 init_lpm_constant-SYN " "Found design unit 1: init_lpm_constant-SYN" {  } { { "INIT_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/INIT_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261668 ""} { "Info" "ISGN_ENTITY_NAME" "1 INIT_lpm_constant " "Found entity 1: INIT_lpm_constant" {  } { { "INIT_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/INIT_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pop_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pop_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pop_lpm_constant-SYN " "Found design unit 1: pop_lpm_constant-SYN" {  } { { "POP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/POP_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261668 ""} { "Info" "ISGN_ENTITY_NAME" "1 POP_lpm_constant " "Found entity 1: POP_lpm_constant" {  } { { "POP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/POP_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "push_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file push_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 push_lpm_constant-SYN " "Found design unit 1: push_lpm_constant-SYN" {  } { { "PUSH_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/PUSH_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261684 ""} { "Info" "ISGN_ENTITY_NAME" "1 PUSH_lpm_constant " "Found entity 1: PUSH_lpm_constant" {  } { { "PUSH_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/PUSH_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_select_lpm_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mode_select_lpm_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_select_lpm_mux-SYN " "Found design unit 1: mode_select_lpm_mux-SYN" {  } { { "MODE_Select_lpm_mux.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/MODE_Select_lpm_mux.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261700 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODE_Select_lpm_mux " "Found entity 1: MODE_Select_lpm_mux" {  } { { "MODE_Select_lpm_mux.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/MODE_Select_lpm_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stackcounter_lpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stackcounter_lpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stackcounter_lpm_counter-SYN " "Found design unit 1: stackcounter_lpm_counter-SYN" {  } { { "StackCounter_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/StackCounter_lpm_counter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261715 ""} { "Info" "ISGN_ENTITY_NAME" "1 StackCounter_lpm_counter " "Found entity 1: StackCounter_lpm_counter" {  } { { "StackCounter_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/StackCounter_lpm_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_comp7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_comp7 " "Found entity 1: g21_comp7" {  } { { "g21_comp7.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_comp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a52_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a52_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a52_lpm_constant-SYN " "Found design unit 1: a52_lpm_constant-SYN" {  } { { "a52_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/a52_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261731 ""} { "Info" "ISGN_ENTITY_NAME" "1 a52_lpm_constant " "Found entity 1: a52_lpm_constant" {  } { { "a52_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/a52_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_spg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_spg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_SPG " "Found entity 1: g21_SPG" {  } { { "g21_SPG.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_SPG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spg_lpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spg_lpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spg_lpm_counter-SYN " "Found design unit 1: spg_lpm_counter-SYN" {  } { { "SPG_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/SPG_lpm_counter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261746 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPG_lpm_counter " "Found entity 1: SPG_lpm_counter" {  } { { "SPG_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/SPG_lpm_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spg_lpm_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spg_lpm_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spg_lpm_compare-SYN " "Found design unit 1: spg_lpm_compare-SYN" {  } { { "SPG_lpm_compare.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/SPG_lpm_compare.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261762 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPG_lpm_compare " "Found entity 1: SPG_lpm_compare" {  } { { "SPG_lpm_compare.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/SPG_lpm_compare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261762 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "g21_test-bed.bdf " "Can't analyze file -- file g21_test-bed.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1511468261762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_7_segment_decoder-g21_7_segment_decoder_arch " "Found design unit 1: g21_7_segment_decoder-g21_7_segment_decoder_arch" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_7_segment_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261778 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_7_segment_decoder " "Found entity 1: g21_7_segment_decoder" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_1bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_1bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_1bitAdder " "Found entity 1: g21_1bitAdder" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_1bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_adder " "Found entity 1: g21_adder" {  } { { "g21_adder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constantdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constantdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantdata-SYN " "Found design unit 1: lpm_constantdata-SYN" {  } { { "lpm_constantdata.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_constantdata.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261809 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantdata " "Found entity 1: lpm_constantdata" {  } { { "lpm_constantdata.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_constantdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_test_bed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_test_bed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_test_bed " "Found entity 1: g21_test_bed" {  } { { "g21_test_bed.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_test_bed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal1_lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equal1_lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal1_lpm_compare0-SYN " "Found design unit 1: equal1_lpm_compare0-SYN" {  } { { "Equal1_lpm_compare0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Equal1_lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261825 ""} { "Info" "ISGN_ENTITY_NAME" "1 Equal1_lpm_compare0 " "Found entity 1: Equal1_lpm_compare0" {  } { { "Equal1_lpm_compare0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Equal1_lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_lpm_mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_lpm_mux3-SYN " "Found design unit 1: test_lpm_mux3-SYN" {  } { { "TEST_lpm_mux3.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/TEST_lpm_mux3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261840 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_lpm_mux3 " "Found entity 1: TEST_lpm_mux3" {  } { { "TEST_lpm_mux3.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/TEST_lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261856 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_test_bed_lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_test_bed_lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_test_bed_lab4 " "Found entity 1: g21_test_bed_lab4" {  } { { "g21_test_bed_lab4.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_test_bed_lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261872 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 4/g21_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 4/g21_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_rules1-game_rules " "Found design unit 1: g21_rules1-game_rules" {  } { { "../Lab 4/g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_rules.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261887 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_rules1 " "Found entity 1: g21_rules1" {  } { { "../Lab 4/g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_rules.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_dealer_FSM-deal_machine " "Found design unit 1: g21_dealer_FSM-deal_machine" {  } { { "g21_dealer_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_dealer_FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261887 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_dealer_FSM " "Found entity 1: g21_dealer_FSM" {  } { { "g21_dealer_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_dealer_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_rules-game_rules " "Found design unit 1: g21_rules-game_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_rules.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261903 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_rules " "Found entity 1: g21_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_rules.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_cardadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_cardadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_cardAdder-game_rules " "Found design unit 1: g21_cardAdder-game_rules" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261918 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_cardAdder " "Found entity 1: g21_cardAdder" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468261918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468261918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g21_cardAdder " "Elaborating entity \"g21_cardAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511468262606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "suit_top g21_cardAdder.vhd(24) " "Verilog HDL or VHDL warning at g21_cardAdder.vhd(24): object \"suit_top\" assigned a value but never read" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "suit_card g21_cardAdder.vhd(26) " "Verilog HDL or VHDL warning at g21_cardAdder.vhd(26): object \"suit_card\" assigned a value but never read" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ace_in_hand g21_cardAdder.vhd(31) " "Verilog HDL or VHDL warning at g21_cardAdder.vhd(31): object \"ace_in_hand\" assigned a value but never read" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ten_int g21_cardAdder.vhd(36) " "Verilog HDL or VHDL warning at g21_cardAdder.vhd(36): object \"ten_int\" assigned a value but never read" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eleven_int g21_cardAdder.vhd(37) " "Verilog HDL or VHDL warning at g21_cardAdder.vhd(37): object \"eleven_int\" assigned a value but never read" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "face_card g21_cardAdder.vhd(106) " "VHDL Process Statement warning at g21_cardAdder.vhd(106): signal \"face_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "face_card g21_cardAdder.vhd(109) " "VHDL Process Statement warning at g21_cardAdder.vhd(109): signal \"face_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "face_card g21_cardAdder.vhd(121) " "VHDL Process Statement warning at g21_cardAdder.vhd(121): signal \"face_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "face_card_int g21_cardAdder.vhd(122) " "VHDL Process Statement warning at g21_cardAdder.vhd(122): signal \"face_card_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "face_card g21_cardAdder.vhd(123) " "VHDL Process Statement warning at g21_cardAdder.vhd(123): signal \"face_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "face_card g21_cardAdder.vhd(125) " "VHDL Process Statement warning at g21_cardAdder.vhd(125): signal \"face_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_ace g21_cardAdder.vhd(136) " "VHDL Process Statement warning at g21_cardAdder.vhd(136): signal \"new_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "card_val g21_cardAdder.vhd(136) " "VHDL Process Statement warning at g21_cardAdder.vhd(136): signal \"card_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "top_val g21_cardAdder.vhd(71) " "VHDL Process Statement warning at g21_cardAdder.vhd(71): inferring latch(es) for signal or variable \"top_val\", which holds its previous value in one or more paths through the process" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "card_val g21_cardAdder.vhd(71) " "VHDL Process Statement warning at g21_cardAdder.vhd(71): inferring latch(es) for signal or variable \"card_val\", which holds its previous value in one or more paths through the process" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "card_val\[0\] g21_cardAdder.vhd(71) " "Inferred latch for \"card_val\[0\]\" at g21_cardAdder.vhd(71)" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "card_val\[1\] g21_cardAdder.vhd(71) " "Inferred latch for \"card_val\[1\]\" at g21_cardAdder.vhd(71)" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "card_val\[2\] g21_cardAdder.vhd(71) " "Inferred latch for \"card_val\[2\]\" at g21_cardAdder.vhd(71)" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "card_val\[3\] g21_cardAdder.vhd(71) " "Inferred latch for \"card_val\[3\]\" at g21_cardAdder.vhd(71)" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[0\] g21_cardAdder.vhd(71) " "Inferred latch for \"top_val\[0\]\" at g21_cardAdder.vhd(71)" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[1\] g21_cardAdder.vhd(71) " "Inferred latch for \"top_val\[1\]\" at g21_cardAdder.vhd(71)" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[2\] g21_cardAdder.vhd(71) " "Inferred latch for \"top_val\[2\]\" at g21_cardAdder.vhd(71)" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[3\] g21_cardAdder.vhd(71) " "Inferred latch for \"top_val\[3\]\" at g21_cardAdder.vhd(71)" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511468262606 "|g21_cardAdder"}
{ "Warning" "WSGN_SEARCH_FILE" "g21_modulo_13.bdf 1 1 " "Using design file g21_modulo_13.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g21_Modulo_13 " "Found entity 1: g21_Modulo_13" {  } { { "g21_modulo_13.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468262653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1511468262653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_Modulo_13 g21_Modulo_13:modulo_top " "Elaborating entity \"g21_Modulo_13\" for hierarchy \"g21_Modulo_13:modulo_top\"" {  } { { "g21_cardAdder.vhd" "modulo_top" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511468262668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_adder g21_Modulo_13:modulo_top\|g21_adder:inst1 " "Elaborating entity \"g21_adder\" for hierarchy \"g21_Modulo_13:modulo_top\|g21_adder:inst1\"" {  } { { "g21_modulo_13.bdf" "inst1" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_modulo_13.bdf" { { 80 382 534 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511468262668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_1bitAdder g21_Modulo_13:modulo_top\|g21_adder:inst1\|g21_1bitAdder:inst30 " "Elaborating entity \"g21_1bitAdder\" for hierarchy \"g21_Modulo_13:modulo_top\|g21_adder:inst1\|g21_1bitAdder:inst30\"" {  } { { "g21_adder.bdf" "inst30" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_adder.bdf" { { 912 600 696 1008 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511468262684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mp14 " "Found entity 1: altsyncram_mp14" {  } { { "db/altsyncram_mp14.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/altsyncram_mp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468264372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468264372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468264653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468264653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468264809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468264809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rbi " "Found entity 1: cntr_rbi" {  } { { "db/cntr_rbi.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_rbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468265028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468265028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468265137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468265137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468265294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468265294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468265450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468265450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468265575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468265575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468265731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468265731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511468265841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511468265841 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511468265982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[3\] " "LATCH primitive \"top_val\[3\]\" is permanently enabled" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511468266952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[2\] " "LATCH primitive \"top_val\[2\]\" is permanently enabled" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511468266952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[1\] " "LATCH primitive \"top_val\[1\]\" is permanently enabled" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511468266952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[0\] " "LATCH primitive \"top_val\[0\]\" is permanently enabled" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511468266952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "card_val\[0\] " "Latch card_val\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g21_Modulo_13:modulo_card\|g21_adder:inst5\|g21_1bitAdder:inst\|inst23 " "Ports D and ENA on the latch are fed by the same signal g21_Modulo_13:modulo_card\|g21_adder:inst5\|g21_1bitAdder:inst\|inst23" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_1bitAdder.bdf" { { 248 520 584 296 "inst23" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511468267686 ""}  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511468267686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "card_val\[1\] " "Latch card_val\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g21_Modulo_13:modulo_card\|g21_adder:inst5\|g21_1bitAdder:inst24\|inst13 " "Ports D and ENA on the latch are fed by the same signal g21_Modulo_13:modulo_card\|g21_adder:inst5\|g21_1bitAdder:inst24\|inst13" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_1bitAdder.bdf" { { 192 600 664 240 "inst13" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511468267686 ""}  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511468267686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "card_val\[2\] " "Latch card_val\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g21_Modulo_13:modulo_card\|g21_adder:inst5\|g21_1bitAdder:inst25\|inst13 " "Ports D and ENA on the latch are fed by the same signal g21_Modulo_13:modulo_card\|g21_adder:inst5\|g21_1bitAdder:inst25\|inst13" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_1bitAdder.bdf" { { 192 600 664 240 "inst13" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511468267702 ""}  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511468267702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "card_val\[3\] " "Latch card_val\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g21_Modulo_13:modulo_card\|g21_adder:inst5\|g21_1bitAdder:inst26\|inst13 " "Ports D and ENA on the latch are fed by the same signal g21_Modulo_13:modulo_card\|g21_adder:inst5\|g21_1bitAdder:inst26\|inst13" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_1bitAdder.bdf" { { 192 600 664 240 "inst13" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511468267702 ""}  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511468267702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[4\] GND " "Pin \"total_value\[4\]\" is stuck at GND" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511468267968 "|g21_cardAdder|total_value[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511468267968 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511468268139 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511468268139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511468268249 "|g21_cardAdder|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511468268249 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 0 45 0 0 45 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 0 of its 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 45 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1511468270077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511468270124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511468270124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "847 " "Implemented 847 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511468270405 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511468270405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "802 " "Implemented 802 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511468270405 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511468270405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511468270405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511468270515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:17:50 2017 " "Processing ended: Thu Nov 23 15:17:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511468270515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511468270515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511468270515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511468270515 ""}
