INFO-FLOW: Workspace C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1 opened at Mon Oct 31 21:58:24 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.128 sec.
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.109 sec.
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.224 sec.
Command     ap_source done; 0.228 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.403 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.554 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=0.0.0 
Command   open_solution done; 2.015 sec.
Execute   set_part xczu3eg-sbva484-1-e -tool vivado 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu3eg 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.112 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 0.0.0 
Execute   source ./f_b_3/solution1/directives.tcl 
Execute     set_directive_resource -core RAM_2P_LUTRAM max fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Relu fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixExtensionImproved fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixMultiply fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixBackPropagationMultiply fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM CalculateMatrixGrad fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM ReluBackPropagation fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM OverturnKernel fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Padding fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixBackPropagation fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM forward fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM backward fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM forw_back return 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredreturn core=RAM_2P_LUTRAM 
Execute     set_directive_interface -mode m_axi -depth 32 -bundle data forw_back lr 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredreturn core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
Execute     set_directive_interface -mode s_axilite -bundle ctrl forw_back lr 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredreturn core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
Execute     set_directive_pipeline MatrixBackPropagationMultiply/MatrixBackPropagationMultiply_label2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredreturn core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Padding/Padding_label5 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredreturn core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Conv2d/Conv2d_label0 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredreturn core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Command   ap_source done; 0.101 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'f_b_1/forw_back_LTL.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling f_b_1/forw_back_LTL.c as C
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted f_b_1/forw_back_LTL.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "f_b_1/forw_back_LTL.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E f_b_1/forw_back_LTL.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c
Command       clang done; 1.566 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.205 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c"  -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from f_b_1/forw_back_LTL.c:1:
f_b_1/forw_back_LTL.c:106:20: warning: incompatible pointer types passing 'float [30][30]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(30,30,3,mnist_data,conv_kernel_1,conv_out_1);
                   ^~~~~~~~~~
f_b_1/forw_back_LTL.c:30:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_1/forw_back_LTL.c:106:31: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(30,30,3,mnist_data,conv_kernel_1,conv_out_1);
                              ^~~~~~~~~~~~~
f_b_1/forw_back_LTL.c:30:58: note: passing argument to parameter 'kernel' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                         ^
f_b_1/forw_back_LTL.c:106:45: warning: incompatible pointer types passing 'float [28][28]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(30,30,3,mnist_data,conv_kernel_1,conv_out_1);
                                            ^~~~~~~~~~
f_b_1/forw_back_LTL.c:30:72: note: passing argument to parameter 'out_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                                       ^
f_b_1/forw_back_LTL.c:107:20: warning: incompatible pointer types passing 'float [28][28]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(28,28,3,conv_out_1,conv_kernel_2,conv_out_2);
                   ^~~~~~~~~~
f_b_1/forw_back_LTL.c:30:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_1/forw_back_LTL.c:107:31: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(28,28,3,conv_out_1,conv_kernel_2,conv_out_2);
                              ^~~~~~~~~~~~~
f_b_1/forw_back_LTL.c:30:58: note: passing argument to parameter 'kernel' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                         ^
f_b_1/forw_back_LTL.c:107:45: warning: incompatible pointer types passing 'float [26][26]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(28,28,3,conv_out_1,conv_kernel_2,conv_out_2);
                                            ^~~~~~~~~~
f_b_1/forw_back_LTL.c:30:72: note: passing argument to parameter 'out_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                                       ^
f_b_1/forw_back_LTL.c:108:20: warning: incompatible pointer types passing 'float [26][26]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(26,26,3,conv_out_2,conv_kernel_3,conv_out_3);
                   ^~~~~~~~~~
f_b_1/forw_back_LTL.c:30:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_1/forw_back_LTL.c:108:31: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(26,26,3,conv_out_2,conv_kernel_3,conv_out_3);
                              ^~~~~~~~~~~~~
f_b_1/forw_back_LTL.c:30:58: note: passing argument to parameter 'kernel' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                         ^
f_b_1/forw_back_LTL.c:108:45: warning: incompatible pointer types passing 'float [24][24]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(26,26,3,conv_out_2,conv_kernel_3,conv_out_3);
                                            ^~~~~~~~~~
f_b_1/forw_back_LTL.c:30:72: note: passing argument to parameter 'out_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                                       ^
f_b_1/forw_back_LTL.c:110:35: warning: incompatible pointer types passing 'float [24][24]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixExtensionImproved(24,24,conv_out_3,fc_in_1);
                                  ^~~~~~~~~~
f_b_1/forw_back_LTL.c:40:49: note: passing argument to parameter 'input_matrix1' here
void MatrixExtensionImproved(int w,int h,float *input_matrix1,float *output_matrix){
                                                ^
f_b_1/forw_back_LTL.c:110:46: warning: incompatible pointer types passing 'float [1][576]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixExtensionImproved(24,24,conv_out_3,fc_in_1);
                                             ^~~~~~~
f_b_1/forw_back_LTL.c:40:70: note: passing argument to parameter 'output_matrix' here
void MatrixExtensionImproved(int w,int h,float *input_matrix1,float *output_matrix){
                                                                     ^
f_b_1/forw_back_LTL.c:111:28: warning: incompatible pointer types passing 'float [1][576]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(576,180,fc_in_1,fc_hidden_layer1,fc_out_1);
                           ^~~~~~~
f_b_1/forw_back_LTL.c:46:44: note: passing argument to parameter 'input_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                           ^
f_b_1/forw_back_LTL.c:111:36: warning: incompatible pointer types passing 'float [576][180]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(576,180,fc_in_1,fc_hidden_layer1,fc_out_1);
                                   ^~~~~~~~~~~~~~~~
f_b_1/forw_back_LTL.c:46:64: note: passing argument to parameter 'para_layer' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                               ^
f_b_1/forw_back_LTL.c:111:53: warning: incompatible pointer types passing 'float [1][180]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(576,180,fc_in_1,fc_hidden_layer1,fc_out_1);
                                                    ^~~~~~~~
f_b_1/forw_back_LTL.c:46:81: note: passing argument to parameter 'output_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                                                ^
f_b_1/forw_back_LTL.c:112:14: warning: incompatible pointer types passing 'float [1][180]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Relu(180,fc_out_1,fc_in_2_relu1);
             ^~~~~~~~
f_b_1/forw_back_LTL.c:54:24: note: passing argument to parameter 'input_matrix' here
void Relu(int h,float *input_matrix,float *output_matrix){
                       ^
f_b_1/forw_back_LTL.c:112:23: warning: incompatible pointer types passing 'float [1][180]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Relu(180,fc_out_1,fc_in_2_relu1);
                      ^~~~~~~~~~~~~
f_b_1/forw_back_LTL.c:54:44: note: passing argument to parameter 'output_matrix' here
void Relu(int h,float *input_matrix,float *output_matrix){
                                           ^
f_b_1/forw_back_LTL.c:113:27: warning: incompatible pointer types passing 'float [1][180]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(180,45,fc_in_2_relu1,fc_hidden_layer2,fc_out_2);
                          ^~~~~~~~~~~~~
f_b_1/forw_back_LTL.c:46:44: note: passing argument to parameter 'input_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                           ^
f_b_1/forw_back_LTL.c:113:41: warning: incompatible pointer types passing 'float [180][45]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(180,45,fc_in_2_relu1,fc_hidden_layer2,fc_out_2);
                                        ^~~~~~~~~~~~~~~~
f_b_1/forw_back_LTL.c:46:64: note: passing argument to parameter 'para_layer' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                               ^
f_b_1/forw_back_LTL.c:113:58: warning: incompatible pointer types passing 'float [1][45]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(180,45,fc_in_2_relu1,fc_hidden_layer2,fc_out_2);
                                                         ^~~~~~~~
f_b_1/forw_back_LTL.c:46:81: note: passing argument to parameter 'output_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                                                ^
f_b_1/forw_back_LTL.c:114:13: warning: incompatible pointer types passing 'float [1][45]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Relu(45,fc_out_2,fc_in_3_relu2);
            ^~~~~~~~
f_b_1/forw_back_LTL.c:54:24: note: passing argument to parameter 'input_matrix' here
void Relu(int h,float *input_matrix,float *output_matrix){
                       ^
f_b_1/forw_back_LTL.c:54:44: note: passing argument to parameter 'output_matrix' here
void Relu(int h,float *input_matrix,float *output_matrix){
                                           ^
f_b_1/forw_back_LTL.c:46:44: note: passing argument to parameter 'input_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                           ^
f_b_1/forw_back_LTL.c:46:64: note: passing argument to parameter 'para_layer' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                               ^
f_b_1/forw_back_LTL.c:46:81: note: passing argument to parameter 'output_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                                                ^
f_b_1/forw_back_LTL.c:60:55: note: passing argument to parameter 'input_matrix' here
void MatrixBackPropagationMultiply(int w,int h,float *input_matrix,float *grad,float *rgrad){
                                                      ^
f_b_1/forw_back_LTL.c:66:45: note: passing argument to parameter 'input_matrix' here
void CalculateMatrixGrad(int w,int h,float *input_matrix,float *grad,float *output_matrix){
                                            ^
f_b_1/forw_back_LTL.c:74:39: note: passing argument to parameter 'input_matrix' here
void ReluBackPropagation(int w,float *input_matrix,float *grad,float *output_matrix){
                                      ^
f_b_1/forw_back_LTL.c:60:55: note: passing argument to parameter 'input_matrix' here
void MatrixBackPropagationMultiply(int w,int h,float *input_matrix,float *grad,float *rgrad){
                                                      ^
f_b_1/forw_back_LTL.c:66:45: note: passing argument to parameter 'input_matrix' here
void CalculateMatrixGrad(int w,int h,float *input_matrix,float *grad,float *output_matrix){
                                            ^
f_b_1/forw_back_LTL.c:74:39: note: passing argument to parameter 'input_matrix' here
void ReluBackPropagation(int w,float *input_matrix,float *grad,float *output_matrix){
                                      ^
f_b_1/forw_back_LTL.c:60:55: note: passing argument to parameter 'input_matrix' here
void MatrixBackPropagationMultiply(int w,int h,float *input_matrix,float *grad,float *rgrad){
                                                      ^
f_b_1/forw_back_LTL.c:66:45: note: passing argument to parameter 'input_matrix' here
void CalculateMatrixGrad(int w,int h,float *input_matrix,float *grad,float *output_matrix){
                                            ^
f_b_1/forw_back_LTL.c:30:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_1/forw_back_LTL.c:82:34: note: passing argument to parameter 'input_matrix' here
void OverturnKernel(int k,float *input_matrix,float *output_matrix){
                                 ^
f_b_1/forw_back_LTL.c:30:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_1/forw_back_LTL.c:82:34: note: passing argument to parameter 'input_matrix' here
void OverturnKernel(int k,float *input_matrix,float *output_matrix){
                                 ^
f_b_1/forw_back_LTL.c:30:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_1/forw_back_LTL.c:98:67: note: passing argument to parameter 'output_matrix' here
void MatrixBackPropagation(int w,int h,float *input_matrix,float *output_matrix,float lr){
                                                                  ^
f_b_1/forw_back_LTL.c:98:67: note: passing argument to parameter 'output_matrix' here
f_b_1/forw_back_LTL.c:98:67: note: passing argument to parameter 'output_matrix' here
f_b_1/forw_back_LTL.c:98:67: note: passing argument to parameter 'output_matrix' here
f_b_1/forw_back_LTL.c:98:67: note: passing argument to parameter 'output_matrix' here
f_b_1/forw_back_LTL.c:98:67: note: passing argument to parameter 'output_matrix' here
20 warnings generated.
Command       clang done; 1.428 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredreturn core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredreturn core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c std=gnu89 -directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c std=gnu89 -directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.112 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back_LTL.pp.0.c.diag.yml C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back_LTL.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back_LTL.pp.0.c.err.log 
Command       ap_eval done; 0.117 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/tidy-3.1.forw_back_LTL.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/tidy-3.1.forw_back_LTL.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/tidy-3.1.forw_back_LTL.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/xilinx-legacy-rewriter.forw_back_LTL.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/xilinx-legacy-rewriter.forw_back_LTL.pp.0.c.err.log 
Command         ap_eval done; 0.145 sec.
Command       tidy_31 done; 0.229 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.116 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.bc
Command       clang done; 1.393 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_LTL.g.bc -hls-opt -except-internalize forw_back -LD:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.915 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.875 ; gain = 118.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.875 ; gain = 118.867
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.pp.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.682 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top forw_back -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g.0.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.265 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 185.875 ; gain = 118.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g.1.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu.1' (f_b_1/forw_back_LTL.c:56) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu' (f_b_1/forw_back_LTL.c:56) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixExtensionImproved' into 'forward' (f_b_1/forw_back_LTL.c:110) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu.1' into 'forward' (f_b_1/forw_back_LTL.c:112) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu' into 'forward' (f_b_1/forw_back_LTL.c:114) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply.2' into 'backward' (f_b_1/forw_back_LTL.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad.2' into 'backward' (f_b_1/forw_back_LTL.c:137) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation.1' into 'backward' (f_b_1/forw_back_LTL.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply.1' into 'backward' (f_b_1/forw_back_LTL.c:141) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad.1' into 'backward' (f_b_1/forw_back_LTL.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation' into 'backward' (f_b_1/forw_back_LTL.c:146) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply' into 'backward' (f_b_1/forw_back_LTL.c:148) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad' into 'backward' (f_b_1/forw_back_LTL.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation.2' into 'backward' (f_b_1/forw_back_LTL.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation.1' into 'backward' (f_b_1/forw_back_LTL.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation' into 'backward' (f_b_1/forw_back_LTL.c:181) automatically.
Command         transform done; 1.244 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 185.875 ; gain = 118.867
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.g.1.bc to C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.o.1.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Padding_label5' (f_b_1/forw_back_LTL.c:90) in function 'Padding' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Padding_label5' (f_b_1/forw_back_LTL.c:90) in function 'Padding.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MatrixBackPropagationMultiply_label2' (f_b_1/forw_back_LTL.c:62) in function 'MatrixBackPropagationMultiply' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MatrixBackPropagationMultiply_label2' (f_b_1/forw_back_LTL.c:62) in function 'MatrixBackPropagationMultiply.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MatrixBackPropagationMultiply_label2' (f_b_1/forw_back_LTL.c:62) in function 'MatrixBackPropagationMultiply.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.7' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (f_b_1/forw_back_LTL.c:90) in function 'Padding': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (f_b_1/forw_back_LTL.c:90) in function 'Padding.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.1' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.3' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.4' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (f_b_1/forw_back_LTL.c:62) in function 'MatrixBackPropagationMultiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (f_b_1/forw_back_LTL.c:62) in function 'MatrixBackPropagationMultiply.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (f_b_1/forw_back_LTL.c:62) in function 'MatrixBackPropagationMultiply.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.5' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.6' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_1/forw_back_LTL.c:35) in function 'Conv2d.7' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'fc_out_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc_out_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc_out_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc_in_3_relu2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc_in_2_relu1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc_in_1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu.1' (f_b_1/forw_back_LTL.c:56) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu' (f_b_1/forw_back_LTL.c:56) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixExtensionImproved' into 'forward' (f_b_1/forw_back_LTL.c:110) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixMultiply.2' into 'forward' (f_b_1/forw_back_LTL.c:111) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu.1' into 'forward' (f_b_1/forw_back_LTL.c:112) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixMultiply.1' into 'forward' (f_b_1/forw_back_LTL.c:113) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu' into 'forward' (f_b_1/forw_back_LTL.c:114) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixMultiply' into 'forward' (f_b_1/forw_back_LTL.c:115) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply.2' into 'backward' (f_b_1/forw_back_LTL.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad.2' into 'backward' (f_b_1/forw_back_LTL.c:137) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation.1' into 'backward' (f_b_1/forw_back_LTL.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply.1' into 'backward' (f_b_1/forw_back_LTL.c:141) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad.1' into 'backward' (f_b_1/forw_back_LTL.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation' into 'backward' (f_b_1/forw_back_LTL.c:146) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply' into 'backward' (f_b_1/forw_back_LTL.c:148) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad' into 'backward' (f_b_1/forw_back_LTL.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation.2' into 'backward' (f_b_1/forw_back_LTL.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation.1' into 'backward' (f_b_1/forw_back_LTL.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation' into 'backward' (f_b_1/forw_back_LTL.c:181) automatically.
Command         transform done; 3.257 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Padding.1' (f_b_1/forw_back_LTL.c:89:34)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Padding' (f_b_1/forw_back_LTL.c:88)...3 expression(s) balanced.
Command         transform done; 1.456 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 185.875 ; gain = 118.867
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.o.2.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MatrixBackPropagationMultiply_label2' (f_b_1/forw_back_LTL.c:62:10) in function 'backward'.
INFO: [XFORM 203-541] Flattening a loop nest 'MatrixBackPropagationMultiply_label2' (f_b_1/forw_back_LTL.c:62:10) in function 'backward'.
INFO: [XFORM 203-541] Flattening a loop nest 'MatrixBackPropagationMultiply_label2' (f_b_1/forw_back_LTL.c:62:10) in function 'backward'.
INFO: [XFORM 203-541] Flattening a loop nest 'Padding_label5' (f_b_1/forw_back_LTL.c:90:10) in function 'Padding.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Padding_label5' (f_b_1/forw_back_LTL.c:90:10) in function 'Padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35:18) in function 'Conv2d.7'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_1/forw_back_LTL.c:32:20) in function 'Conv2d.7' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_1/forw_back_LTL.c:31:16) in function 'Conv2d.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35:18) in function 'Conv2d.6'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_1/forw_back_LTL.c:32:20) in function 'Conv2d.6' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_1/forw_back_LTL.c:31:16) in function 'Conv2d.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35:18) in function 'Conv2d.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_1/forw_back_LTL.c:32:20) in function 'Conv2d.5' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_1/forw_back_LTL.c:31:16) in function 'Conv2d.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35:18) in function 'Conv2d.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_1/forw_back_LTL.c:32:20) in function 'Conv2d.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_1/forw_back_LTL.c:31:16) in function 'Conv2d.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35:18) in function 'Conv2d.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_1/forw_back_LTL.c:32:20) in function 'Conv2d.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_1/forw_back_LTL.c:31:16) in function 'Conv2d.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35:18) in function 'Conv2d.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_1/forw_back_LTL.c:32:20) in function 'Conv2d.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_1/forw_back_LTL.c:31:16) in function 'Conv2d.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35:18) in function 'Conv2d.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_1/forw_back_LTL.c:32:20) in function 'Conv2d.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_1/forw_back_LTL.c:31:16) in function 'Conv2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_1/forw_back_LTL.c:35:18) in function 'Conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_1/forw_back_LTL.c:32:20) in function 'Conv2d' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_1/forw_back_LTL.c:31:16) in function 'Conv2d'.
WARNING: [XFORM 203-631] Renaming function 'MatrixBackPropagation.3' to 'MatrixBackPropagatio.1' (f_b_1/forw_back_LTL.c:99:25)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 103680 on port 'data' (f_b_1/forw_back_LTL.c:211:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 450 on port 'data' (f_b_1/forw_back_LTL.c:213:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8100 on port 'data' (f_b_1/forw_back_LTL.c:212:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'data' (f_b_1/forw_back_LTL.c:208:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'data' (f_b_1/forw_back_LTL.c:209:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'data' (f_b_1/forw_back_LTL.c:210:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 900 on port 'data' (f_b_1/forw_back_LTL.c:216:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'data' (f_b_1/forw_back_LTL.c:226:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 103680 on port 'data' (f_b_1/forw_back_LTL.c:232:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 450 on port 'data' (f_b_1/forw_back_LTL.c:234:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 8100 on port 'data' (f_b_1/forw_back_LTL.c:233:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'data' (f_b_1/forw_back_LTL.c:229:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'data' (f_b_1/forw_back_LTL.c:230:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'data' (f_b_1/forw_back_LTL.c:231:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 10.308 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 307.141 ; gain = 240.133
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 17.352 sec.
Command     elaborate done; 24.709 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'forw_back' ...
Execute       ap_set_top_model forw_back 
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.7' to 'Conv2d_7'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.6' to 'Conv2d_6'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.5' to 'Conv2d_5'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.4' to 'Conv2d_4'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.1' to 'Padding_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.3' to 'Conv2d_3'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.2' to 'Conv2d_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.1' to 'Conv2d_1'.
WARNING: [SYN 201-103] Legalizing function name 'MatrixBackPropagatio.1' to 'MatrixBackPropagatio_1'.
Command       ap_set_top_model done; 0.114 sec.
Execute       get_model_list forw_back -filter all-wo-channel -topdown 
Execute       preproc_iomode -model forw_back 
Execute       preproc_iomode -model backward 
Execute       preproc_iomode -model MatrixBackPropagatio.1 
Execute       preproc_iomode -model Conv2d 
Execute       preproc_iomode -model Conv2d.1 
Execute       preproc_iomode -model Padding 
Execute       preproc_iomode -model Conv2d.2 
Execute       preproc_iomode -model Conv2d.3 
Execute       preproc_iomode -model Padding.1 
Execute       preproc_iomode -model OverturnKernel 
Execute       preproc_iomode -model Conv2d.4 
Execute       preproc_iomode -model forward 
Execute       preproc_iomode -model Conv2d.5 
Execute       preproc_iomode -model Conv2d.6 
Execute       preproc_iomode -model Conv2d.7 
Execute       get_model_list forw_back -filter all-wo-channel 
INFO-FLOW: Model list for configure: Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back
INFO-FLOW: Configuring Module : Conv2d.7 ...
Execute       set_default_model Conv2d.7 
Execute       apply_spec_resource_limit Conv2d.7 
INFO-FLOW: Configuring Module : Conv2d.6 ...
Execute       set_default_model Conv2d.6 
Execute       apply_spec_resource_limit Conv2d.6 
INFO-FLOW: Configuring Module : Conv2d.5 ...
Execute       set_default_model Conv2d.5 
Execute       apply_spec_resource_limit Conv2d.5 
INFO-FLOW: Configuring Module : forward ...
Execute       set_default_model forward 
Execute       apply_spec_resource_limit forward 
INFO-FLOW: Configuring Module : Conv2d.4 ...
Execute       set_default_model Conv2d.4 
Execute       apply_spec_resource_limit Conv2d.4 
INFO-FLOW: Configuring Module : OverturnKernel ...
Execute       set_default_model OverturnKernel 
Execute       apply_spec_resource_limit OverturnKernel 
INFO-FLOW: Configuring Module : Padding.1 ...
Execute       set_default_model Padding.1 
Execute       apply_spec_resource_limit Padding.1 
INFO-FLOW: Configuring Module : Conv2d.3 ...
Execute       set_default_model Conv2d.3 
Execute       apply_spec_resource_limit Conv2d.3 
INFO-FLOW: Configuring Module : Conv2d.2 ...
Execute       set_default_model Conv2d.2 
Execute       apply_spec_resource_limit Conv2d.2 
INFO-FLOW: Configuring Module : Padding ...
Execute       set_default_model Padding 
Execute       apply_spec_resource_limit Padding 
INFO-FLOW: Configuring Module : Conv2d.1 ...
Execute       set_default_model Conv2d.1 
Execute       apply_spec_resource_limit Conv2d.1 
INFO-FLOW: Configuring Module : Conv2d ...
Execute       set_default_model Conv2d 
Execute       apply_spec_resource_limit Conv2d 
INFO-FLOW: Configuring Module : MatrixBackPropagatio.1 ...
Execute       set_default_model MatrixBackPropagatio.1 
Execute       apply_spec_resource_limit MatrixBackPropagatio.1 
INFO-FLOW: Configuring Module : backward ...
Execute       set_default_model backward 
Execute       apply_spec_resource_limit backward 
INFO-FLOW: Configuring Module : forw_back ...
Execute       set_default_model forw_back 
Execute       apply_spec_resource_limit forw_back 
INFO-FLOW: Model list for preprocess: Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back
INFO-FLOW: Preprocessing Module: Conv2d.7 ...
Execute       set_default_model Conv2d.7 
Execute       cdfg_preprocess -model Conv2d.7 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:31): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.7 
INFO-FLOW: Preprocessing Module: Conv2d.6 ...
Execute       set_default_model Conv2d.6 
Execute       cdfg_preprocess -model Conv2d.6 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:31): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.6 
INFO-FLOW: Preprocessing Module: Conv2d.5 ...
Execute       set_default_model Conv2d.5 
Execute       cdfg_preprocess -model Conv2d.5 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:31): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.5 
INFO-FLOW: Preprocessing Module: forward ...
Execute       set_default_model forward 
Execute       cdfg_preprocess -model forward 
Execute       rtl_gen_preprocess forward 
INFO-FLOW: Preprocessing Module: Conv2d.4 ...
Execute       set_default_model Conv2d.4 
Execute       cdfg_preprocess -model Conv2d.4 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:31): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.4 
INFO-FLOW: Preprocessing Module: OverturnKernel ...
Execute       set_default_model OverturnKernel 
Execute       cdfg_preprocess -model OverturnKernel 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:83): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess OverturnKernel 
INFO-FLOW: Preprocessing Module: Padding.1 ...
Execute       set_default_model Padding.1 
Execute       cdfg_preprocess -model Padding.1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:89): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Padding.1 
INFO-FLOW: Preprocessing Module: Conv2d.3 ...
Execute       set_default_model Conv2d.3 
Execute       cdfg_preprocess -model Conv2d.3 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:31): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.3 
INFO-FLOW: Preprocessing Module: Conv2d.2 ...
Execute       set_default_model Conv2d.2 
Execute       cdfg_preprocess -model Conv2d.2 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:31): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.2 
INFO-FLOW: Preprocessing Module: Padding ...
Execute       set_default_model Padding 
Execute       cdfg_preprocess -model Padding 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:89): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Padding 
INFO-FLOW: Preprocessing Module: Conv2d.1 ...
Execute       set_default_model Conv2d.1 
Execute       cdfg_preprocess -model Conv2d.1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:31): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.1 
INFO-FLOW: Preprocessing Module: Conv2d ...
Execute       set_default_model Conv2d 
Execute       cdfg_preprocess -model Conv2d 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:31): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d 
INFO-FLOW: Preprocessing Module: MatrixBackPropagatio.1 ...
Execute       set_default_model MatrixBackPropagatio.1 
Execute       cdfg_preprocess -model MatrixBackPropagatio.1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:99): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess MatrixBackPropagatio.1 
INFO-FLOW: Preprocessing Module: backward ...
Execute       set_default_model backward 
Execute       cdfg_preprocess -model backward 
Execute       rtl_gen_preprocess backward 
INFO-FLOW: Preprocessing Module: forw_back ...
Execute       set_default_model forw_back 
Execute       cdfg_preprocess -model forw_back 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_1/forw_back_LTL.c:186): 'return' does not exist or is optimized away.
Execute       rtl_gen_preprocess forw_back 
WARNING: [SYN 201-107] Renaming port name 'forw_back/in' to 'forw_back/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'forw_back/out' to 'forw_back/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'forw_back/label' to 'forw_back/label_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.7 
Execute       schedule -model Conv2d.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.304 sec.
INFO: [HLS 200-111]  Elapsed time: 29.33 seconds; current allocated memory: 253.403 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.verbose.sched.rpt 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.7.
Execute       set_default_model Conv2d.7 
Execute       bind -model Conv2d.7 
BIND OPTION: model=Conv2d.7
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 253.807 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.verbose.bind.rpt 
Command       syn_report done; 0.119 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.6 
Execute       schedule -model Conv2d.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 254.214 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.6.
Execute       set_default_model Conv2d.6 
Execute       bind -model Conv2d.6 
BIND OPTION: model=Conv2d.6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 254.585 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.5 
Execute       schedule -model Conv2d.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 254.899 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.5.
Execute       set_default_model Conv2d.5 
Execute       bind -model Conv2d.5 
BIND OPTION: model=Conv2d.5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 255.317 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forward 
Execute       schedule -model forward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.156 sec.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 256.118 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.verbose.sched.rpt 
Command       syn_report done; 0.133 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.sched.adb -f 
INFO-FLOW: Finish scheduling forward.
Execute       set_default_model forward 
Execute       bind -model forward 
BIND OPTION: model=forward
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.257 sec.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 257.229 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.verbose.bind.rpt 
Command       syn_report done; 0.362 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.bind.adb -f 
INFO-FLOW: Finish binding forward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.4 
Execute       schedule -model Conv2d.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 257.705 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.4.
Execute       set_default_model Conv2d.4 
Execute       bind -model Conv2d.4 
BIND OPTION: model=Conv2d.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 258.005 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OverturnKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model OverturnKernel 
Execute       schedule -model OverturnKernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 258.108 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.sched.adb -f 
INFO-FLOW: Finish scheduling OverturnKernel.
Execute       set_default_model OverturnKernel 
Execute       bind -model OverturnKernel 
BIND OPTION: model=OverturnKernel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 258.237 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.bind.adb -f 
INFO-FLOW: Finish binding OverturnKernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Padding.1 
Execute       schedule -model Padding.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Padding_label5_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 258.464 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.sched.adb -f 
INFO-FLOW: Finish scheduling Padding.1.
Execute       set_default_model Padding.1 
Execute       bind -model Padding.1 
BIND OPTION: model=Padding.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 258.707 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.bind.adb -f 
INFO-FLOW: Finish binding Padding.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.3 
Execute       schedule -model Conv2d.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.169 sec.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 259.014 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.3.
Execute       set_default_model Conv2d.3 
Execute       bind -model Conv2d.3 
BIND OPTION: model=Conv2d.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 259.386 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.2 
Execute       schedule -model Conv2d.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 259.658 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.2.
Execute       set_default_model Conv2d.2 
Execute       bind -model Conv2d.2 
BIND OPTION: model=Conv2d.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 259.995 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Padding 
Execute       schedule -model Padding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Padding_label5_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 260.196 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.sched.adb -f 
INFO-FLOW: Finish scheduling Padding.
Execute       set_default_model Padding 
Execute       bind -model Padding 
BIND OPTION: model=Padding
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 260.451 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.bind.adb -f 
INFO-FLOW: Finish binding Padding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.1 
Execute       schedule -model Conv2d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 260.761 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.1.
Execute       set_default_model Conv2d.1 
Execute       bind -model Conv2d.1 
BIND OPTION: model=Conv2d.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 261.158 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d 
Execute       schedule -model Conv2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) and 'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 261.460 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.
Execute       set_default_model Conv2d 
Execute       bind -model Conv2d 
BIND OPTION: model=Conv2d
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 261.789 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixBackPropagatio_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatrixBackPropagatio.1 
Execute       schedule -model MatrixBackPropagatio.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 261.928 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.sched.adb -f 
INFO-FLOW: Finish scheduling MatrixBackPropagatio.1.
Execute       set_default_model MatrixBackPropagatio.1 
Execute       bind -model MatrixBackPropagatio.1 
BIND OPTION: model=MatrixBackPropagatio.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 262.055 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.bind.adb -f 
INFO-FLOW: Finish binding MatrixBackPropagatio.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backward 
Execute       schedule -model backward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MatrixBackPropagationMultiply_label2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'MatrixBackPropagationMultiply_label2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'MatrixBackPropagationMultiply_label2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.514 sec.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 263.306 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.verbose.sched.rpt 
Command       syn_report done; 0.332 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.sched.adb -f 
Command       db_write done; 0.116 sec.
INFO-FLOW: Finish scheduling backward.
Execute       set_default_model backward 
Execute       bind -model backward 
BIND OPTION: model=backward
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1173ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('fc_hidden_layer2_loa_1', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) on array 'fc_hidden_layer2' (0.99 ns)
	'fsub' operation ('tmp_i1_64', f_b_1/forw_back_LTL.c:101->f_b_1/forw_back_LTL.c:180) (9.13 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.878 sec.
INFO: [HLS 200-111]  Elapsed time: 1.372 seconds; current allocated memory: 265.519 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.verbose.bind.rpt 
Command       syn_report done; 0.614 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.bind.adb -f 
Command       db_write done; 0.139 sec.
INFO-FLOW: Finish binding backward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forw_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forw_back 
Execute       schedule -model forw_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv1.conv_kernel_1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv2.conv_kernel_2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv3.conv_kernel_3.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc1.fc_hidden_layer1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc2.fc_hidden_layer2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc3.fc_hidden_layer3.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.probability_result.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mnist_data.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_kernel_1.conv1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_kernel_2.conv2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_kernel_3.conv3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc_hidden_layer1.fc1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc_hidden_layer2.fc2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc_hidden_layer3.fc3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.655 sec.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 266.813 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.verbose.sched.rpt 
Command       syn_report done; 0.265 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.sched.adb -f 
INFO-FLOW: Finish scheduling forw_back.
Execute       set_default_model forw_back 
Execute       bind -model forw_back 
BIND OPTION: model=forw_back
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.916 sec.
INFO: [HLS 200-111]  Elapsed time: 1.311 seconds; current allocated memory: 268.712 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.verbose.bind.rpt 
Command       syn_report done; 0.836 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.bind.adb -f 
INFO-FLOW: Finish binding forw_back.
Execute       get_model_list forw_back -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Conv2d.7 
Execute       rtl_gen_preprocess Conv2d.6 
Execute       rtl_gen_preprocess Conv2d.5 
Execute       rtl_gen_preprocess forward 
Execute       rtl_gen_preprocess Conv2d.4 
Execute       rtl_gen_preprocess OverturnKernel 
Execute       rtl_gen_preprocess Padding.1 
Execute       rtl_gen_preprocess Conv2d.3 
Execute       rtl_gen_preprocess Conv2d.2 
Execute       rtl_gen_preprocess Padding 
Execute       rtl_gen_preprocess Conv2d.1 
Execute       rtl_gen_preprocess Conv2d 
Execute       rtl_gen_preprocess MatrixBackPropagatio.1 
Execute       rtl_gen_preprocess backward 
Execute       rtl_gen_preprocess forw_back 
INFO-FLOW: Model list for RTL generation: Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.7 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_fadd_32ns_32ns_32_4_full_dsp_1' to 'forw_back_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fmul_32ns_32ns_32_3_max_dsp_1' to 'forw_back_fmul_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_7'.
INFO: [HLS 200-111]  Elapsed time: 1.123 seconds; current allocated memory: 270.142 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Conv2d_7 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Conv2d.7 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Conv2d_7 
Execute       gen_rtl Conv2d.7 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Conv2d_7 
Execute       syn_report -csynth -model Conv2d.7 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_7_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.7 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_7_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.7 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.verbose.rpt 
Command       syn_report done; 0.107 sec.
Execute       db_write -model Conv2d.7 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.adb 
Execute       gen_tb_info Conv2d.7 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.6 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_mac_muladd_5ns_6ns_5ns_10_1_1' to 'forw_back_mac_muldEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_6'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 271.263 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Conv2d_6 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Conv2d.6 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Conv2d_6 
Execute       gen_rtl Conv2d.6 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Conv2d_6 
Execute       syn_report -csynth -model Conv2d.6 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_6_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.6 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_6_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.6 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.verbose.rpt 
Command       syn_report done; 0.109 sec.
Execute       db_write -model Conv2d.6 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.adb 
Execute       gen_tb_info Conv2d.6 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.5 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_5'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 272.305 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Conv2d_5 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Conv2d.5 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Conv2d_5 
Execute       gen_rtl Conv2d.5 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Conv2d_5 
Execute       syn_report -csynth -model Conv2d.5 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_5_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.5 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_5_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.5 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.verbose.rpt 
Command       syn_report done; 0.116 sec.
Execute       db_write -model Conv2d.5 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.adb 
Execute       gen_tb_info Conv2d.5 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model forward -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_fptrunc_64ns_32_2_1' to 'forw_back_fptrunceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fpext_32ns_64_2_1' to 'forw_back_fpext_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fcmp_32ns_32ns_1_2_1' to 'forw_back_fcmp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_dadd_64ns_64ns_64_5_full_dsp_1' to 'forw_back_dadd_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_dmul_64ns_64ns_64_5_max_dsp_1' to 'forw_back_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_ddiv_64ns_64ns_64_22_1' to 'forw_back_ddiv_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_dexp_64ns_64ns_64_13_full_dsp_1' to 'forw_back_dexp_64kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_ddiv_64jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_dexp_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fcmp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fpext_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fptrunceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
Command       create_rtl_model done; 0.334 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 274.693 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl forward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/forward -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl forward -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/forward 
Execute       gen_rtl forward -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/forward 
Execute       syn_report -csynth -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/forward_csynth.rpt 
Execute       syn_report -rtlxml -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/forward_csynth.xml 
Execute       syn_report -verbosereport -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.verbose.rpt 
Command       syn_report done; 0.401 sec.
Execute       db_write -model forward -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.adb 
Command       db_write done; 0.167 sec.
Execute       gen_tb_info forward -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.4 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_mac_muladd_3ns_6ns_3ns_7_1_1' to 'forw_back_mac_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_mac_mullbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_4'.
INFO: [HLS 200-111]  Elapsed time: 1.191 seconds; current allocated memory: 275.817 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Conv2d_4 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Conv2d.4 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Conv2d_4 
Execute       gen_rtl Conv2d.4 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Conv2d_4 
Execute       syn_report -csynth -model Conv2d.4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_4_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_4_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.verbose.rpt 
Execute       db_write -model Conv2d.4 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.adb 
Execute       gen_tb_info Conv2d.4 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OverturnKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model OverturnKernel -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'OverturnKernel'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 276.195 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl OverturnKernel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/OverturnKernel -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl OverturnKernel -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/OverturnKernel 
Execute       gen_rtl OverturnKernel -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/OverturnKernel 
Execute       syn_report -csynth -model OverturnKernel -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/OverturnKernel_csynth.rpt 
Execute       syn_report -rtlxml -model OverturnKernel -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/OverturnKernel_csynth.xml 
Execute       syn_report -verbosereport -model OverturnKernel -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.verbose.rpt 
Execute       db_write -model OverturnKernel -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.adb 
Execute       gen_tb_info OverturnKernel -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Padding.1 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 276.706 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Padding.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Padding_1 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Padding.1 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Padding_1 
Execute       gen_rtl Padding.1 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Padding_1 
Execute       syn_report -csynth -model Padding.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Padding_1_csynth.rpt 
Execute       syn_report -rtlxml -model Padding.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Padding_1_csynth.xml 
Execute       syn_report -verbosereport -model Padding.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.verbose.rpt 
Execute       db_write -model Padding.1 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.adb 
Execute       gen_tb_info Padding.1 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.3 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_3'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 277.619 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Conv2d_3 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Conv2d.3 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Conv2d_3 
Execute       gen_rtl Conv2d.3 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Conv2d_3 
Execute       syn_report -csynth -model Conv2d.3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_3_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_3_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.verbose.rpt 
Command       syn_report done; 0.102 sec.
Execute       db_write -model Conv2d.3 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.adb 
Command       db_write done; 0.123 sec.
Execute       gen_tb_info Conv2d.3 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.2 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_mac_mul_sub_4s_6ns_2ns_8_1_1' to 'forw_back_mac_mulmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_mac_mulmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_2'.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 278.501 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Conv2d_2 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Conv2d.2 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Conv2d_2 
Execute       gen_rtl Conv2d.2 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Conv2d_2 
Execute       syn_report -csynth -model Conv2d.2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_2_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_2_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.verbose.rpt 
Execute       db_write -model Conv2d.2 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info Conv2d.2 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Padding -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 279.126 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Padding -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Padding -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Padding -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Padding 
Execute       gen_rtl Padding -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Padding 
Execute       syn_report -csynth -model Padding -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Padding_csynth.rpt 
Execute       syn_report -rtlxml -model Padding -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Padding_csynth.xml 
Execute       syn_report -verbosereport -model Padding -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.verbose.rpt 
Execute       db_write -model Padding -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.adb 
Command       db_write done; 0.105 sec.
Execute       gen_tb_info Padding -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.1 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 280.039 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Conv2d_1 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Conv2d.1 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Conv2d_1 
Execute       gen_rtl Conv2d.1 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Conv2d_1 
Execute       syn_report -csynth -model Conv2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_1_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_1_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.verbose.rpt 
Command       syn_report done; 0.114 sec.
Execute       db_write -model Conv2d.1 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.adb 
Command       db_write done; 0.145 sec.
Execute       gen_tb_info Conv2d.1 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 280.988 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/Conv2d -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl Conv2d -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/Conv2d 
Execute       gen_rtl Conv2d -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/Conv2d 
Execute       syn_report -csynth -model Conv2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/Conv2d_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.verbose.rpt 
Execute       db_write -model Conv2d -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.adb 
Command       db_write done; 0.136 sec.
Execute       gen_tb_info Conv2d -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixBackPropagatio_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MatrixBackPropagatio.1 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_fsub_32ns_32ns_32_4_full_dsp_1' to 'forw_back_fsub_32ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fsub_32ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixBackPropagatio_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 281.418 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatrixBackPropagatio.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/MatrixBackPropagatio_1 -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl MatrixBackPropagatio.1 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/MatrixBackPropagatio_1 
Execute       gen_rtl MatrixBackPropagatio.1 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/MatrixBackPropagatio_1 
Execute       syn_report -csynth -model MatrixBackPropagatio.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/MatrixBackPropagatio_1_csynth.rpt 
Execute       syn_report -rtlxml -model MatrixBackPropagatio.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/MatrixBackPropagatio_1_csynth.xml 
Execute       syn_report -verbosereport -model MatrixBackPropagatio.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.verbose.rpt 
Execute       db_write -model MatrixBackPropagatio.1 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.adb 
Command       db_write done; 0.112 sec.
Execute       gen_tb_info MatrixBackPropagatio.1 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backward -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'backward_kernel_grad_3' to 'backward_kernel_gocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_conv_grad_2' to 'backward_conv_grapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_kernel_grad_3_overtu' to 'backward_kernel_gqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_conv_grad_3_padding' to 'backward_conv_grarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_kernel_grad_2' to 'backward_kernel_gsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_conv_grad_1' to 'backward_conv_gratde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_kernel_grad_2_overtu' to 'backward_kernel_gudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_conv_grad_2_padding' to 'backward_conv_gravdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_kernel_grad_1' to 'backward_kernel_gwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'forw_back_faddfsuxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_mac_muladd_8ns_7ns_6ns_13_1_1' to 'forw_back_mac_mulyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_mac_muladd_10ns_9ns_8ns_17_1_1' to 'forw_back_mac_mulzec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_faddfsuxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fcmp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fpext_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fptrunceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_mac_mulyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_mac_mulzec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward'.
Command       create_rtl_model done; 0.584 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 285.082 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl backward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/backward -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl backward -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/backward 
Execute       gen_rtl backward -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/backward 
Execute       syn_report -csynth -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/backward_csynth.rpt 
Command       syn_report done; 0.157 sec.
Execute       syn_report -rtlxml -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/backward_csynth.xml 
Execute       syn_report -verbosereport -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.verbose.rpt 
Command       syn_report done; 0.777 sec.
Execute       db_write -model backward -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.adb 
Command       db_write done; 0.341 sec.
Execute       gen_tb_info backward -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forw_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model forw_back -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/conv1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/conv2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/conv3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/fc1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/fc2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/fc3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/label_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/lr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forw_back' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_kernel_1' to 'forw_back_conv_keAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_kernel_2' to 'forw_back_conv_keBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_kernel_3' to 'forw_back_conv_keCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_hidden_layer1' to 'forw_back_fc_hiddDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_hidden_layer2' to 'forw_back_fc_hiddEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_hidden_layer3' to 'forw_back_fc_hiddFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_mnist_data' to 'forw_back_mnist_dGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_out_1' to 'forw_back_conv_ouHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_out_2' to 'forw_back_conv_ouIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_out_1_0' to 'forw_back_fc_out_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_in_2_relu1_0' to 'forw_back_fc_in_2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_out_2_0' to 'forw_back_fc_out_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_in_3_relu2_0' to 'forw_back_fc_in_3Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_probability_result' to 'forw_back_probabiNgs' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'flag', 'in_r', 'conv1', 'conv2', 'conv3', 'fc1', 'fc2', 'fc3', 'out_r', 'label_r' and 'lr' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'forw_back'.
Command       create_rtl_model done; 0.673 sec.
INFO: [HLS 200-111]  Elapsed time: 2.676 seconds; current allocated memory: 289.609 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl forw_back -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/systemc/forw_back -synmodules Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back 
Execute       gen_rtl forw_back -istop -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/vhdl/forw_back 
Command       gen_rtl done; 0.143 sec.
Execute       gen_rtl forw_back -istop -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/verilog/forw_back 
Execute       syn_report -csynth -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/forw_back_csynth.rpt 
Execute       syn_report -rtlxml -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/syn/report/forw_back_csynth.xml 
Execute       syn_report -verbosereport -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.verbose.rpt 
Command       syn_report done; 1.003 sec.
Execute       db_write -model forw_back -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.adb 
Command       db_write done; 0.275 sec.
Execute       gen_tb_info forw_back -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back 
Execute       export_constraint_db -f -tool general -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       syn_report -designview -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.design.xml 
Command       syn_report done; 0.837 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks forw_back 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain forw_back 
INFO-FLOW: Model list for RTL component generation: Conv2d.7 Conv2d.6 Conv2d.5 forward Conv2d.4 OverturnKernel Padding.1 Conv2d.3 Conv2d.2 Padding Conv2d.1 Conv2d MatrixBackPropagatio.1 backward forw_back
INFO-FLOW: Handling components in module [Conv2d_7] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.compgen.tcl 
INFO-FLOW: Found component forw_back_fadd_32bkb.
INFO-FLOW: Append model forw_back_fadd_32bkb
INFO-FLOW: Found component forw_back_fmul_32cud.
INFO-FLOW: Append model forw_back_fmul_32cud
INFO-FLOW: Handling components in module [Conv2d_6] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.compgen.tcl 
INFO-FLOW: Found component forw_back_mac_muldEe.
INFO-FLOW: Append model forw_back_mac_muldEe
INFO-FLOW: Handling components in module [Conv2d_5] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.compgen.tcl 
INFO-FLOW: Handling components in module [forward] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.compgen.tcl 
INFO-FLOW: Found component forw_back_fptrunceOg.
INFO-FLOW: Append model forw_back_fptrunceOg
INFO-FLOW: Found component forw_back_fpext_3fYi.
INFO-FLOW: Append model forw_back_fpext_3fYi
INFO-FLOW: Found component forw_back_fcmp_32g8j.
INFO-FLOW: Append model forw_back_fcmp_32g8j
INFO-FLOW: Found component forw_back_dadd_64hbi.
INFO-FLOW: Append model forw_back_dadd_64hbi
INFO-FLOW: Found component forw_back_dmul_64ibs.
INFO-FLOW: Append model forw_back_dmul_64ibs
INFO-FLOW: Found component forw_back_ddiv_64jbC.
INFO-FLOW: Append model forw_back_ddiv_64jbC
INFO-FLOW: Found component forw_back_dexp_64kbM.
INFO-FLOW: Append model forw_back_dexp_64kbM
INFO-FLOW: Found component forward_conv_out_3.
INFO-FLOW: Append model forward_conv_out_3
INFO-FLOW: Found component forward_fc_out_3_0.
INFO-FLOW: Append model forward_fc_out_3_0
INFO-FLOW: Handling components in module [Conv2d_4] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
INFO-FLOW: Found component forw_back_mac_mullbW.
INFO-FLOW: Append model forw_back_mac_mullbW
INFO-FLOW: Handling components in module [OverturnKernel] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
INFO-FLOW: Handling components in module [Padding_1] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_3] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_2] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
INFO-FLOW: Found component forw_back_mac_mulmb6.
INFO-FLOW: Append model forw_back_mac_mulmb6
INFO-FLOW: Handling components in module [Padding] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_1] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.compgen.tcl 
INFO-FLOW: Handling components in module [MatrixBackPropagatio_1] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.compgen.tcl 
INFO-FLOW: Found component forw_back_fsub_32ncg.
INFO-FLOW: Append model forw_back_fsub_32ncg
INFO-FLOW: Handling components in module [backward] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.compgen.tcl 
INFO-FLOW: Found component forw_back_faddfsuxdS.
INFO-FLOW: Append model forw_back_faddfsuxdS
INFO-FLOW: Found component forw_back_mac_mulyd2.
INFO-FLOW: Append model forw_back_mac_mulyd2
INFO-FLOW: Found component forw_back_mac_mulzec.
INFO-FLOW: Append model forw_back_mac_mulzec
INFO-FLOW: Found component backward_grad_3.
INFO-FLOW: Append model backward_grad_3
INFO-FLOW: Found component backward_wgrad_3.
INFO-FLOW: Append model backward_wgrad_3
INFO-FLOW: Found component backward_rgrad_2.
INFO-FLOW: Append model backward_rgrad_2
INFO-FLOW: Found component backward_grad_2.
INFO-FLOW: Append model backward_grad_2
INFO-FLOW: Found component backward_wgrad_2.
INFO-FLOW: Append model backward_wgrad_2
INFO-FLOW: Found component backward_wgrad_1.
INFO-FLOW: Append model backward_wgrad_1
INFO-FLOW: Found component backward_grad_0.
INFO-FLOW: Append model backward_grad_0
INFO-FLOW: Found component backward_kernel_gocq.
INFO-FLOW: Append model backward_kernel_gocq
INFO-FLOW: Found component backward_conv_grapcA.
INFO-FLOW: Append model backward_conv_grapcA
INFO-FLOW: Found component backward_conv_grarcU.
INFO-FLOW: Append model backward_conv_grarcU
INFO-FLOW: Found component backward_conv_gratde.
INFO-FLOW: Append model backward_conv_gratde
INFO-FLOW: Found component backward_conv_gravdy.
INFO-FLOW: Append model backward_conv_gravdy
INFO-FLOW: Handling components in module [forw_back] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO-FLOW: Found component forw_back_conv_keAem.
INFO-FLOW: Append model forw_back_conv_keAem
INFO-FLOW: Found component forw_back_fc_hiddDeQ.
INFO-FLOW: Append model forw_back_fc_hiddDeQ
INFO-FLOW: Found component forw_back_fc_hiddEe0.
INFO-FLOW: Append model forw_back_fc_hiddEe0
INFO-FLOW: Found component forw_back_fc_hiddFfa.
INFO-FLOW: Append model forw_back_fc_hiddFfa
INFO-FLOW: Found component forw_back_mnist_dGfk.
INFO-FLOW: Append model forw_back_mnist_dGfk
INFO-FLOW: Found component forw_back_conv_ouHfu.
INFO-FLOW: Append model forw_back_conv_ouHfu
INFO-FLOW: Found component forw_back_conv_ouIfE.
INFO-FLOW: Append model forw_back_conv_ouIfE
INFO-FLOW: Found component forw_back_fc_out_JfO.
INFO-FLOW: Append model forw_back_fc_out_JfO
INFO-FLOW: Found component forw_back_fc_out_Lf8.
INFO-FLOW: Append model forw_back_fc_out_Lf8
INFO-FLOW: Found component forw_back_ctrl_s_axi.
INFO-FLOW: Append model forw_back_ctrl_s_axi
INFO-FLOW: Found component forw_back_data_m_axi.
INFO-FLOW: Append model forw_back_data_m_axi
INFO-FLOW: Append model Conv2d_7
INFO-FLOW: Append model Conv2d_6
INFO-FLOW: Append model Conv2d_5
INFO-FLOW: Append model forward
INFO-FLOW: Append model Conv2d_4
INFO-FLOW: Append model OverturnKernel
INFO-FLOW: Append model Padding_1
INFO-FLOW: Append model Conv2d_3
INFO-FLOW: Append model Conv2d_2
INFO-FLOW: Append model Padding
INFO-FLOW: Append model Conv2d_1
INFO-FLOW: Append model Conv2d
INFO-FLOW: Append model MatrixBackPropagatio_1
INFO-FLOW: Append model backward
INFO-FLOW: Append model forw_back
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: forw_back_fadd_32bkb forw_back_fmul_32cud forw_back_mac_muldEe forw_back_fptrunceOg forw_back_fpext_3fYi forw_back_fcmp_32g8j forw_back_dadd_64hbi forw_back_dmul_64ibs forw_back_ddiv_64jbC forw_back_dexp_64kbM forward_conv_out_3 forward_fc_out_3_0 forw_back_mac_mullbW forw_back_mac_mulmb6 forw_back_fsub_32ncg forw_back_faddfsuxdS forw_back_mac_mulyd2 forw_back_mac_mulzec backward_grad_3 backward_wgrad_3 backward_rgrad_2 backward_grad_2 backward_wgrad_2 backward_wgrad_1 backward_grad_0 backward_kernel_gocq backward_conv_grapcA backward_conv_grarcU backward_conv_gratde backward_conv_gravdy forw_back_conv_keAem forw_back_fc_hiddDeQ forw_back_fc_hiddEe0 forw_back_fc_hiddFfa forw_back_mnist_dGfk forw_back_conv_ouHfu forw_back_conv_ouIfE forw_back_fc_out_JfO forw_back_fc_out_Lf8 forw_back_ctrl_s_axi forw_back_data_m_axi Conv2d_7 Conv2d_6 Conv2d_5 forward Conv2d_4 OverturnKernel Padding_1 Conv2d_3 Conv2d_2 Padding Conv2d_1 Conv2d MatrixBackPropagatio_1 backward forw_back
INFO-FLOW: To file: write model forw_back_fadd_32bkb
INFO-FLOW: To file: write model forw_back_fmul_32cud
INFO-FLOW: To file: write model forw_back_mac_muldEe
INFO-FLOW: To file: write model forw_back_fptrunceOg
INFO-FLOW: To file: write model forw_back_fpext_3fYi
INFO-FLOW: To file: write model forw_back_fcmp_32g8j
INFO-FLOW: To file: write model forw_back_dadd_64hbi
INFO-FLOW: To file: write model forw_back_dmul_64ibs
INFO-FLOW: To file: write model forw_back_ddiv_64jbC
INFO-FLOW: To file: write model forw_back_dexp_64kbM
INFO-FLOW: To file: write model forward_conv_out_3
INFO-FLOW: To file: write model forward_fc_out_3_0
INFO-FLOW: To file: write model forw_back_mac_mullbW
INFO-FLOW: To file: write model forw_back_mac_mulmb6
INFO-FLOW: To file: write model forw_back_fsub_32ncg
INFO-FLOW: To file: write model forw_back_faddfsuxdS
INFO-FLOW: To file: write model forw_back_mac_mulyd2
INFO-FLOW: To file: write model forw_back_mac_mulzec
INFO-FLOW: To file: write model backward_grad_3
INFO-FLOW: To file: write model backward_wgrad_3
INFO-FLOW: To file: write model backward_rgrad_2
INFO-FLOW: To file: write model backward_grad_2
INFO-FLOW: To file: write model backward_wgrad_2
INFO-FLOW: To file: write model backward_wgrad_1
INFO-FLOW: To file: write model backward_grad_0
INFO-FLOW: To file: write model backward_kernel_gocq
INFO-FLOW: To file: write model backward_conv_grapcA
INFO-FLOW: To file: write model backward_conv_grarcU
INFO-FLOW: To file: write model backward_conv_gratde
INFO-FLOW: To file: write model backward_conv_gravdy
INFO-FLOW: To file: write model forw_back_conv_keAem
INFO-FLOW: To file: write model forw_back_fc_hiddDeQ
INFO-FLOW: To file: write model forw_back_fc_hiddEe0
INFO-FLOW: To file: write model forw_back_fc_hiddFfa
INFO-FLOW: To file: write model forw_back_mnist_dGfk
INFO-FLOW: To file: write model forw_back_conv_ouHfu
INFO-FLOW: To file: write model forw_back_conv_ouIfE
INFO-FLOW: To file: write model forw_back_fc_out_JfO
INFO-FLOW: To file: write model forw_back_fc_out_Lf8
INFO-FLOW: To file: write model forw_back_ctrl_s_axi
INFO-FLOW: To file: write model forw_back_data_m_axi
INFO-FLOW: To file: write model Conv2d_7
INFO-FLOW: To file: write model Conv2d_6
INFO-FLOW: To file: write model Conv2d_5
INFO-FLOW: To file: write model forward
INFO-FLOW: To file: write model Conv2d_4
INFO-FLOW: To file: write model OverturnKernel
INFO-FLOW: To file: write model Padding_1
INFO-FLOW: To file: write model Conv2d_3
INFO-FLOW: To file: write model Conv2d_2
INFO-FLOW: To file: write model Padding
INFO-FLOW: To file: write model Conv2d_1
INFO-FLOW: To file: write model Conv2d
INFO-FLOW: To file: write model MatrixBackPropagatio_1
INFO-FLOW: To file: write model backward
INFO-FLOW: To file: write model forw_back
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.138 sec.
Command       ap_source done; 0.138 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.144 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forward_conv_out_3_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forward_fc_out_3_0_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.45 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO: [RTMG 210-278] Implementing memory 'backward_grad_3_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_wgrad_3_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_rgrad_2_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_grad_2_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_wgrad_2_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_wgrad_1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_grad_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_kernel_gocq_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_conv_grapcA_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_conv_grarcU_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_conv_gratde_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_conv_gravdy_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.546 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'forw_back_conv_keAem_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_hiddDeQ_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_hiddEe0_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_hiddFfa_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_mnist_dGfk_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_conv_ouHfu_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_conv_ouIfE_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_out_JfO_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_out_Lf8_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.589 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.151 sec.
Command       ap_source done; 0.151 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=forw_back xml_exists=0
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.215 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=56 #gSsdmPorts=0
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       sc_get_clocks forw_back 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_ddiv_20_no_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_dexp_11_full_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_dmul_3_max_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/impl/misc/forw_back_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_7.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_6.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_5.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forward.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_4.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/OverturnKernel.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding_1.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_3.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_2.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Padding.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d_1.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/Conv2d.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/MatrixBackPropagatio_1.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/backward.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_3/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:04 . Memory (MB): peak = 397.688 ; gain = 330.680
INFO: [VHDL 208-304] Generating VHDL RTL for forw_back.
INFO: [VLOG 209-307] Generating Verilog RTL for forw_back.
Command     autosyn done; 35.578 sec.
Command   csynth_design done; 60.299 sec.
Command ap_source done; 62.565 sec.
Execute cleanup_all 
