

================================================================
== Vitis HLS Report for 'sendoutstream_Pipeline_VITIS_LOOP_149_2'
================================================================
* Date:           Mon May 27 18:41:37 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_149_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, i1 0, i1 0, void @empty_18"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_16, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count"   --->   Operation 10 'read' 'count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_phi = phi i1 0, void %newFuncRoot, i1 %in_data_last, void %for.inc.split"   --->   Operation 13 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [userdma.cpp:149]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i31 %i_load" [userdma.cpp:149]   --->   Operation 15 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln149 = icmp_slt  i32 %zext_ln149, i32 %count_read" [userdma.cpp:149]   --->   Operation 16 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.52ns)   --->   "%add_ln149 = add i31 %i_load, i31 1" [userdma.cpp:149]   --->   Operation 17 'add' 'add_ln149' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %do.cond.loopexit.exitStub, void %for.inc.split" [userdma.cpp:149]   --->   Operation 18 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln149 = store i31 %add_ln149, i31 %i" [userdma.cpp:149]   --->   Operation 19 'store' 'store_ln149' <Predicate = (icmp_ln149)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [userdma.cpp:150]   --->   Operation 20 'specpipeline' 'specpipeline_ln150' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [userdma.cpp:149]   --->   Operation 21 'specloopname' 'specloopname_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.50ns)   --->   "%outbuf_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %outbuf" [userdma.cpp:151]   --->   Operation 22 'read' 'outbuf_read' <Predicate = (icmp_ln149)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 1024> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%in_data_data_filed = trunc i40 %outbuf_read" [userdma.cpp:151]   --->   Operation 23 'trunc' 'in_data_data_filed' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%in_data_upsb = partselect i7 @_ssdm_op_PartSelect.i7.i40.i32.i32, i40 %outbuf_read, i32 32, i32 38" [userdma.cpp:151]   --->   Operation 24 'partselect' 'in_data_upsb' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%in_data_last = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %outbuf_read, i32 39" [userdma.cpp:151]   --->   Operation 25 'bitselect' 'in_data_last' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, i32 %in_data_data_filed, i4 0, i4 0, i7 %in_data_upsb, i1 %in_data_last" [userdma.cpp:155]   --->   Operation 26 'write' 'write_ln155' <Predicate = (icmp_ln149)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc" [userdma.cpp:149]   --->   Operation 27 'br' 'br_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_phi_out, i1 %p_phi" [userdma.cpp:151]   --->   Operation 28 'write' 'write_ln151' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [14]  (1.588 ns)

 <State 2>: 4.140ns
The critical path consists of the following:
	'load' operation ('i_load', userdma.cpp:149) on local variable 'i' [18]  (0.000 ns)
	'add' operation ('add_ln149', userdma.cpp:149) [21]  (2.522 ns)
	'store' operation ('store_ln149', userdma.cpp:149) of variable 'add_ln149', userdma.cpp:149 on local variable 'i' [31]  (1.588 ns)
	blocking operation 0.0296875 ns on control path)

 <State 3>: 3.507ns
The critical path consists of the following:
	fifo read operation ('outbuf_read', userdma.cpp:151) on port 'outbuf' (userdma.cpp:151) [26]  (3.507 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
