# memory_verification_using_system_verilog
In this respiratory having two verification methods first have without scoreboard and monitor and second with includes all component
in rtl design hving following signals 

in first testbench contaning filloeing component
1) transaction
2) interface
3) driver
4) genertor
5) environment
6) testbanch
7) test

testbench1 archtecture

![image](https://user-images.githubusercontent.com/72481400/100047204-e382a100-2e37-11eb-945c-e6aca0c99e60.png)
