Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ad9bb76affc1492b90aec3a0b95fca60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beat_shift_behav xil_defaultlib.tb_beat_shift xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/rain-projects/beat_generator_4ddf/beat_generator_4ddf.srcs/sources_1/new/beat_generator_4ddf.v" Line 1. Module beat_shift doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.beat_shift
Compiling module xil_defaultlib.tb_beat_shift
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beat_shift_behav
