-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus II 64-Bit Version 15.0 (Build Build 145 04/22/2015)
-- Created on Tue Oct 06 12:45:26 2015

COMPONENT fifo_rc
	PORT
	(
		rclk		:	 IN STD_LOGIC;
		reset		:	 IN STD_LOGIC;
		read_enable		:	 IN STD_LOGIC;
		fifo_occu_out		:	 OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
		empty		:	 OUT STD_LOGIC;
		raddr		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		ren		:	 OUT STD_LOGIC;
		rptr		:	 OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
		wptr_s		:	 IN STD_LOGIC_VECTOR(4 DOWNTO 0)
	);
END COMPONENT;