#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 27 13:50:29 2024
# Process ID: 19308
# Current directory: C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log basys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3.tcl
# Log file: C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.runs/synth_1/basys3.vds
# Journal file: C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source basys3.tcl -notrace
Command: synth_design -top basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 435.383 ; gain = 94.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3' [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/basys3.v:23]
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/stopwatch.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/clock.v:23]
	Parameter CLOCK_RATE bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/display.v:62]
WARNING: [Synth 8-6014] Unused sequential element current_digit_reg was removed.  [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/display.v:41]
INFO: [Synth 8-6155] done synthesizing module 'display' (4#1) [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'blinker' [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/imports/Stopwatch M152A/blink.v:1]
INFO: [Synth 8-6155] done synthesizing module 'blinker' (5#1) [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/imports/Stopwatch M152A/blink.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (6#1) [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/stopwatch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3' (7#1) [C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.srcs/sources_1/new/basys3.v:23]
WARNING: [Synth 8-3331] design display has unconnected port clk1
WARNING: [Synth 8-3331] design display has unconnected port rst
WARNING: [Synth 8-3331] design counter has unconnected port reset
WARNING: [Synth 8-3331] design counter has unconnected port clk_master
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.098 ; gain = 149.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.098 ; gain = 149.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.098 ; gain = 149.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Downloads/Basys-3-Master-Display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 817.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 817.434 ; gain = 476.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 817.434 ; gain = 476.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 817.434 ; gain = 476.352
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_500" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'activate_reg' in module 'display'
INFO: [Synth 8-5544] ROM "activate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             1110
                 iSTATE0 |                               01 |                             1101
                 iSTATE1 |                               10 |                             1011
                 iSTATE2 |                               11 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'activate_reg' using encoding 'sequential' in module 'display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 817.434 ; gain = 476.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module blinker 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_500" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_8" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design display has unconnected port clk1
WARNING: [Synth 8-3331] design display has unconnected port rst
WARNING: [Synth 8-3331] design counter has unconnected port reset
WARNING: [Synth 8-3331] design counter has unconnected port clk_master
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design basys3 has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'inst/blink_/mask_reg[0]' (FD) to 'inst/blink_/mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/blink_/mask_reg[2]' (FD) to 'inst/blink_/mask_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 817.434 ; gain = 476.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 820.055 ; gain = 478.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 865.535 ; gain = 524.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 871.234 ; gain = 530.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 871.234 ; gain = 530.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 871.234 ; gain = 530.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 871.234 ; gain = 530.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 871.234 ; gain = 530.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 871.234 ; gain = 530.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 871.234 ; gain = 530.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   160|
|3     |LUT1   |    75|
|4     |LUT2   |   182|
|5     |LUT3   |   236|
|6     |LUT4   |    41|
|7     |LUT5   |    59|
|8     |LUT6   |   239|
|9     |FDRE   |    56|
|10    |IBUF   |     5|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------+------+
|      |Instance           |Module    |Cells |
+------+-------------------+----------+------+
|1     |top                |          |  1065|
|2     |  inst             |stopwatch |  1048|
|3     |    blink_         |blinker   |     6|
|4     |    clk_           |clock     |   965|
|5     |    count_         |counter   |    58|
|6     |    dis_           |display   |    17|
|7     |    pause_debounce |debouncer |     2|
+------+-------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 871.234 ; gain = 530.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 871.234 ; gain = 202.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 871.234 ; gain = 530.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 35 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 871.234 ; gain = 542.645
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/project_3/project_3.runs/synth_1/basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basys3_utilization_synth.rpt -pb basys3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 871.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 13:51:03 2024...
