Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Apr 21 16:28:19 2020
| Host         : Alin-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file olymp_wrapper_drc_routed.rpt -pb olymp_wrapper_drc_routed.pb -rpx olymp_wrapper_drc_routed.rpx
| Design       : olymp_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 28
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 14         |
| DPOP-1 | Warning  | PREG Output pipelining | 7          |
| DPOP-2 | Warning  | MREG Output pipelining | 7          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp3 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp3 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__0 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__0 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__1 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__1 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__2 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__2 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__3 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__3 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__4 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__4 input olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp3 output olymp_i/ctrlImgOlymp_0/inst/flgOlymp3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4 output olymp_i/ctrlImgOlymp_0/inst/flgOlymp4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__0 output olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__1 output olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__2 output olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__3 output olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__4 output olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp3 multiplier stage olymp_i/ctrlImgOlymp_0/inst/flgOlymp3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4 multiplier stage olymp_i/ctrlImgOlymp_0/inst/flgOlymp4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__0 multiplier stage olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__1 multiplier stage olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__2 multiplier stage olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__3 multiplier stage olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__4 multiplier stage olymp_i/ctrlImgOlymp_0/inst/flgOlymp4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


