Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/ --output-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/ --report-file=bsf:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.qsys
Progress: Loading JFEG_MPSOC/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding instruction_mem_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_0
Progress: Adding data_mem_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding instruction_mem_1 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_1
Progress: Adding data_mem_1 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_1
Progress: Adding cpu_1 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding timer_1 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_1
Progress: Adding instruction_mem_2 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_2
Progress: Adding data_mem_2 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_2
Progress: Adding cpu_2 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_2
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_2
Progress: Adding timer_2 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_2
Progress: Adding instruction_mem_3 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_3
Progress: Adding data_mem_3 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_3
Progress: Adding cpu_3 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_3
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_3
Progress: Adding timer_3 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_3
Progress: Adding instruction_mem_4 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_4
Progress: Adding data_mem_4 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_4
Progress: Adding cpu_4 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_4
Progress: Adding jtag_uart_4 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_4
Progress: Adding timer_4 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_4
Progress: Adding instruction_mem_5 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_5
Progress: Adding data_mem_5 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_5
Progress: Adding cpu_5 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_5
Progress: Adding jtag_uart_5 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_5
Progress: Adding timer_5 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_5
Progress: Adding fifo_0_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_0_stage1_to_2
Progress: Adding fifo_1_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_1_stage1_to_2
Progress: Adding fifo_2_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_2_stage1_to_2
Progress: Adding fifo_stage1_to_4 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_4
Progress: Adding fifo_stage1_to_5 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_5
Progress: Adding fifo_stage1_to_6 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_6
Progress: Adding fifo_stage2_to_3 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage2_to_3
Progress: Adding fifo_stage3_to_4 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage3_to_4
Progress: Adding fifo_stage4_to_5 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage4_to_5
Progress: Adding fifo_stage5_to_6 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage5_to_6
Progress: Adding pll [altpll 12.1]
Progress: Parameterizing module pll
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: SoC.fifo_stage1_to_6: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.  If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Warning: SoC.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: SoC.fifo_0_stage1_to_2: Interrupt sender fifo_0_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_1_stage1_to_2: Interrupt sender fifo_1_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_2_stage1_to_2: Interrupt sender fifo_2_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_4: Interrupt sender fifo_stage1_to_4.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_5: Interrupt sender fifo_stage1_to_5.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_6: Interrupt sender fifo_stage1_to_6.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage2_to_3: Interrupt sender fifo_stage2_to_3.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage3_to_4: Interrupt sender fifo_stage3_to_4.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage4_to_5: Interrupt sender fifo_stage4_to_5.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage5_to_6: Interrupt sender fifo_stage5_to_6.in_irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/ --output-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.sopcinfo --report-file=html:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.html --report-file=qip:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/SoC.qip --report-file=cmp:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.qsys
Progress: Loading JFEG_MPSOC/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding instruction_mem_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_0
Progress: Adding data_mem_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding instruction_mem_1 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_1
Progress: Adding data_mem_1 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_1
Progress: Adding cpu_1 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding timer_1 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_1
Progress: Adding instruction_mem_2 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_2
Progress: Adding data_mem_2 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_2
Progress: Adding cpu_2 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_2
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_2
Progress: Adding timer_2 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_2
Progress: Adding instruction_mem_3 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_3
Progress: Adding data_mem_3 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_3
Progress: Adding cpu_3 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_3
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_3
Progress: Adding timer_3 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_3
Progress: Adding instruction_mem_4 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_4
Progress: Adding data_mem_4 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_4
Progress: Adding cpu_4 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_4
Progress: Adding jtag_uart_4 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_4
Progress: Adding timer_4 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_4
Progress: Adding instruction_mem_5 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_5
Progress: Adding data_mem_5 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_5
Progress: Adding cpu_5 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_5
Progress: Adding jtag_uart_5 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_5
Progress: Adding timer_5 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_5
Progress: Adding fifo_0_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_0_stage1_to_2
Progress: Adding fifo_1_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_1_stage1_to_2
Progress: Adding fifo_2_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_2_stage1_to_2
Progress: Adding fifo_stage1_to_4 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_4
Progress: Adding fifo_stage1_to_5 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_5
Progress: Adding fifo_stage1_to_6 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_6
Progress: Adding fifo_stage2_to_3 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage2_to_3
Progress: Adding fifo_stage3_to_4 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage3_to_4
Progress: Adding fifo_stage4_to_5 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage4_to_5
Progress: Adding fifo_stage5_to_6 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage5_to_6
Progress: Adding pll [altpll 12.1]
Progress: Parameterizing module pll
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: SoC.fifo_stage1_to_6: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.  If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Warning: SoC.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: SoC.fifo_0_stage1_to_2: Interrupt sender fifo_0_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_1_stage1_to_2: Interrupt sender fifo_1_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_2_stage1_to_2: Interrupt sender fifo_2_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_4: Interrupt sender fifo_stage1_to_4.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_5: Interrupt sender fifo_stage1_to_5.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_6: Interrupt sender fifo_stage1_to_6.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage2_to_3: Interrupt sender fifo_stage2_to_3.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage3_to_4: Interrupt sender fifo_stage3_to_4.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage4_to_5: Interrupt sender fifo_stage4_to_5.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage5_to_6: Interrupt sender fifo_stage5_to_6.in_irq is not connected to an interrupt receiver
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 31 modules, 187 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 93 modules, 451 connections
Info: merlin_domain_transform: After transform: 206 modules, 1292 connections
Info: merlin_router_transform: After transform: 268 modules, 1556 connections
Info: merlin_traffic_limiter_transform: After transform: 274 modules, 1580 connections
Info: merlin_burst_transform: After transform: 276 modules, 1590 connections
Info: reset_adaptation_transform: After transform: 292 modules, 1218 connections
Info: merlin_network_to_switch_transform: After transform: 415 modules, 1496 connections
Info: merlin_width_transform: After transform: 419 modules, 1508 connections
Info: limiter_update_transform: After transform: 419 modules, 1514 connections
Info: merlin_interrupt_mapper_transform: After transform: 425 modules, 1532 connections
Info: cpu_0: Starting RTL generation for module 'SoC_cpu_0'
Info: cpu_0:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_0 --dir=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0157_cpu_0_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0157_cpu_0_gen//SoC_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_0: # 2023.01.14 09:18:37 (*) Starting Nios II generation
Info: cpu_0: # 2023.01.14 09:18:37 (*)   Checking for plaintext license.
Info: cpu_0: # 2023.01.14 09:18:40 (*)   Plaintext license not found.
Info: cpu_0: # 2023.01.14 09:18:40 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_0: # 2023.01.14 09:18:43 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu_0: # 2023.01.14 09:18:43 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2023.01.14 09:18:44 (*)   Creating all objects for CPU
Info: cpu_0: # 2023.01.14 09:18:44 (*)     Pipeline frontend
Info: cpu_0: # 2023.01.14 09:18:46 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2023.01.14 09:18:49 (*)   Creating encrypted RTL
Info: cpu_0: # 2023.01.14 09:18:50 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'SoC_cpu_0'
Info: cpu_0: "SoC" instantiated altera_nios2_qsys "cpu_0"
Info: Starting classic module elaboration.
      1 [main] sh 2004 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0158_sopclgen  --no_splash --refresh C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0158_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0158_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      2 [main] sh 10780 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0158_sopclgen  --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0158_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2023.01.14 09:18:57 (*) Success: sopc_builder finished.
Info: jtag_uart_0: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: Starting classic module elaboration.
      1 [main] sh 4820 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0159_sopclgen  --no_splash --refresh C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0159_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0159_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 9060 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0159_sopclgen  --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0159_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2023.01.14 09:19:04 (*) Success: sopc_builder finished.
Info: timer_0: "SoC" instantiated altera_avalon_timer "timer_0"
Info: cpu_1: Starting RTL generation for module 'SoC_cpu_1'
Info: cpu_1:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_1 --dir=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0160_cpu_1_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0160_cpu_1_gen//SoC_cpu_1_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_1: # 2023.01.14 09:19:05 (*) Starting Nios II generation
Info: cpu_1: # 2023.01.14 09:19:05 (*)   Checking for plaintext license.
Info: cpu_1: # 2023.01.14 09:19:08 (*)   Plaintext license not found.
Info: cpu_1: # 2023.01.14 09:19:08 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_1: # 2023.01.14 09:19:12 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu_1: # 2023.01.14 09:19:12 (*)   Elaborating CPU configuration settings
Info: cpu_1: # 2023.01.14 09:19:12 (*)   Creating all objects for CPU
Info: cpu_1: # 2023.01.14 09:19:13 (*)     Pipeline frontend
Info: cpu_1: # 2023.01.14 09:19:14 (*)   Generating RTL from CPU objects
Info: cpu_1: # 2023.01.14 09:19:17 (*)   Creating encrypted RTL
Info: cpu_1: # 2023.01.14 09:19:18 (*) Done Nios II generation
Info: cpu_1: Done RTL generation for module 'SoC_cpu_1'
Info: cpu_1: "SoC" instantiated altera_nios2_qsys "cpu_1"
Info: cpu_2: Starting RTL generation for module 'SoC_cpu_2'
Info: cpu_2:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_2 --dir=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0161_cpu_2_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0161_cpu_2_gen//SoC_cpu_2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_2: # 2023.01.14 09:19:18 (*) Starting Nios II generation
Info: cpu_2: # 2023.01.14 09:19:18 (*)   Checking for plaintext license.
Info: cpu_2: # 2023.01.14 09:19:22 (*)   Plaintext license not found.
Info: cpu_2: # 2023.01.14 09:19:22 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_2: # 2023.01.14 09:19:25 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu_2: # 2023.01.14 09:19:25 (*)   Elaborating CPU configuration settings
Info: cpu_2: # 2023.01.14 09:19:25 (*)   Creating all objects for CPU
Info: cpu_2: # 2023.01.14 09:19:26 (*)     Pipeline frontend
Info: cpu_2: # 2023.01.14 09:19:28 (*)   Generating RTL from CPU objects
Info: cpu_2: # 2023.01.14 09:19:31 (*)   Creating encrypted RTL
Info: cpu_2: # 2023.01.14 09:19:32 (*) Done Nios II generation
Info: cpu_2: Done RTL generation for module 'SoC_cpu_2'
Info: cpu_2: "SoC" instantiated altera_nios2_qsys "cpu_2"
Info: cpu_3: Starting RTL generation for module 'SoC_cpu_3'
Info: cpu_3:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_3 --dir=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0162_cpu_3_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0162_cpu_3_gen//SoC_cpu_3_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_3: # 2023.01.14 09:19:32 (*) Starting Nios II generation
Info: cpu_3: # 2023.01.14 09:19:32 (*)   Checking for plaintext license.
Info: cpu_3: # 2023.01.14 09:19:36 (*)   Plaintext license not found.
Info: cpu_3: # 2023.01.14 09:19:36 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_3: # 2023.01.14 09:19:40 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu_3: # 2023.01.14 09:19:40 (*)   Elaborating CPU configuration settings
Info: cpu_3: # 2023.01.14 09:19:40 (*)   Creating all objects for CPU
Info: cpu_3: # 2023.01.14 09:19:41 (*)     Pipeline frontend
Info: cpu_3: # 2023.01.14 09:19:42 (*)   Generating RTL from CPU objects
Info: cpu_3: # 2023.01.14 09:19:45 (*)   Creating encrypted RTL
Info: cpu_3: # 2023.01.14 09:19:46 (*) Done Nios II generation
Info: cpu_3: Done RTL generation for module 'SoC_cpu_3'
Info: cpu_3: "SoC" instantiated altera_nios2_qsys "cpu_3"
Info: cpu_4: Starting RTL generation for module 'SoC_cpu_4'
Info: cpu_4:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_4 --dir=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0163_cpu_4_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0163_cpu_4_gen//SoC_cpu_4_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_4: # 2023.01.14 09:19:46 (*) Starting Nios II generation
Info: cpu_4: # 2023.01.14 09:19:46 (*)   Checking for plaintext license.
Info: cpu_4: # 2023.01.14 09:19:50 (*)   Plaintext license not found.
Info: cpu_4: # 2023.01.14 09:19:50 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_4: # 2023.01.14 09:19:53 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu_4: # 2023.01.14 09:19:53 (*)   Elaborating CPU configuration settings
Info: cpu_4: # 2023.01.14 09:19:53 (*)   Creating all objects for CPU
Info: cpu_4: # 2023.01.14 09:19:54 (*)     Pipeline frontend
Info: cpu_4: # 2023.01.14 09:19:55 (*)   Generating RTL from CPU objects
Info: cpu_4: # 2023.01.14 09:19:57 (*)   Creating encrypted RTL
Info: cpu_4: # 2023.01.14 09:19:58 (*) Done Nios II generation
Info: cpu_4: Done RTL generation for module 'SoC_cpu_4'
Info: cpu_4: "SoC" instantiated altera_nios2_qsys "cpu_4"
Info: cpu_5: Starting RTL generation for module 'SoC_cpu_5'
Info: cpu_5:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_5 --dir=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0164_cpu_5_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0164_cpu_5_gen//SoC_cpu_5_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_5: # 2023.01.14 09:19:59 (*) Starting Nios II generation
Info: cpu_5: # 2023.01.14 09:19:59 (*)   Checking for plaintext license.
Info: cpu_5: # 2023.01.14 09:20:02 (*)   Plaintext license not found.
Info: cpu_5: # 2023.01.14 09:20:02 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_5: # 2023.01.14 09:20:05 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu_5: # 2023.01.14 09:20:05 (*)   Elaborating CPU configuration settings
Info: cpu_5: # 2023.01.14 09:20:05 (*)   Creating all objects for CPU
Info: cpu_5: # 2023.01.14 09:20:06 (*)     Pipeline frontend
Info: cpu_5: # 2023.01.14 09:20:07 (*)   Generating RTL from CPU objects
Info: cpu_5: # 2023.01.14 09:20:09 (*)   Creating encrypted RTL
Info: cpu_5: # 2023.01.14 09:20:10 (*) Done Nios II generation
Info: cpu_5: Done RTL generation for module 'SoC_cpu_5'
Info: cpu_5: "SoC" instantiated altera_nios2_qsys "cpu_5"
Info: Starting classic module elaboration.
      1 [main] sh 5872 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0165_sopclgen  --no_splash --refresh C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0165_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0165_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 2356 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0165_sopclgen  --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0165_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2023.01.14 09:20:17 (*) Success: sopc_builder finished.
Info: fifo_0_stage1_to_2: "SoC" instantiated altera_avalon_fifo "fifo_0_stage1_to_2"
Info: Starting classic module elaboration.
      1 [main] sh 10756 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0166_sopclgen  --no_splash --refresh C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0166_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0166_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 7232 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0166_sopclgen  --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0166_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2023.01.14 09:20:24 (*) Success: sopc_builder finished.
Info: fifo_stage1_to_4: "SoC" instantiated altera_avalon_fifo "fifo_stage1_to_4"
Info: Starting classic module elaboration.
      1 [main] sh 10808 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0167_sopclgen  --no_splash --refresh C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0167_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0167_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 1748 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0167_sopclgen  --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0167_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2023.01.14 09:20:32 (*) Success: sopc_builder finished.
Info: fifo_stage1_to_6: "SoC" instantiated altera_avalon_fifo "fifo_stage1_to_6"
Info: Starting classic module elaboration.
      1 [main] sh 6440 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0168_sopclgen  --no_splash --refresh C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0168_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0168_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 1948 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0168_sopclgen  --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0168_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2023.01.14 09:20:40 (*) Success: sopc_builder finished.
Info: fifo_stage2_to_3: "SoC" instantiated altera_avalon_fifo "fifo_stage2_to_3"
Info: pll: "SoC" instantiated altpll "pll"
Info: Starting classic module elaboration.
      1 [main] sh 7796 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0171_sopclgen  --no_splash --refresh C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0171_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0171_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 1480 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0171_sopclgen  --generate C:/Users/RANDIKA/AppData/Local/Temp/alt9371_7256121754976468019.dir/0171_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
.
# 2023.01.14 09:20:51 (*) Running Test Generator Program for SoC_sdram_controller
# 2023.01.14 09:20:52 (*) Success: sopc_builder finished.
Info: sdram_controller: "SoC" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: cpu_0_instruction_master_translator: "SoC" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: cpu_0_jtag_debug_module_translator: "SoC" instantiated altera_merlin_slave_translator "cpu_0_jtag_debug_module_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "SoC" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "SoC" instantiated altera_merlin_slave_agent "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "SoC" instantiated altera_avalon_sc_fifo "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SoC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "SoC" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "SoC" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_003: "SoC" instantiated altera_merlin_router "addr_router_003"
Info: addr_router_004: "SoC" instantiated altera_merlin_router "addr_router_004"
Info: addr_router_005: "SoC" instantiated altera_merlin_router "addr_router_005"
Info: addr_router_006: "SoC" instantiated altera_merlin_router "addr_router_006"
Info: addr_router_007: "SoC" instantiated altera_merlin_router "addr_router_007"
Info: addr_router_008: "SoC" instantiated altera_merlin_router "addr_router_008"
Info: addr_router_009: "SoC" instantiated altera_merlin_router "addr_router_009"
Info: addr_router_010: "SoC" instantiated altera_merlin_router "addr_router_010"
Info: addr_router_011: "SoC" instantiated altera_merlin_router "addr_router_011"
Info: id_router: "SoC" instantiated altera_merlin_router "id_router"
Info: id_router_001: "SoC" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "SoC" instantiated altera_merlin_router "id_router_002"
Info: id_router_005: "SoC" instantiated altera_merlin_router "id_router_005"
Info: id_router_011: "SoC" instantiated altera_merlin_router "id_router_011"
Info: id_router_013: "SoC" instantiated altera_merlin_router "id_router_013"
Info: id_router_014: "SoC" instantiated altera_merlin_router "id_router_014"
Info: id_router_015: "SoC" instantiated altera_merlin_router "id_router_015"
Info: id_router_017: "SoC" instantiated altera_merlin_router "id_router_017"
Info: id_router_018: "SoC" instantiated altera_merlin_router "id_router_018"
Info: id_router_020: "SoC" instantiated altera_merlin_router "id_router_020"
Info: id_router_022: "SoC" instantiated altera_merlin_router "id_router_022"
Info: id_router_023: "SoC" instantiated altera_merlin_router "id_router_023"
Info: id_router_024: "SoC" instantiated altera_merlin_router "id_router_024"
Info: id_router_025: "SoC" instantiated altera_merlin_router "id_router_025"
Info: id_router_030: "SoC" instantiated altera_merlin_router "id_router_030"
Info: id_router_031: "SoC" instantiated altera_merlin_router "id_router_031"
Info: id_router_037: "SoC" instantiated altera_merlin_router "id_router_037"
Info: id_router_038: "SoC" instantiated altera_merlin_router "id_router_038"
Info: id_router_039: "SoC" instantiated altera_merlin_router "id_router_039"
Info: id_router_043: "SoC" instantiated altera_merlin_router "id_router_043"
Info: id_router_044: "SoC" instantiated altera_merlin_router "id_router_044"
Info: id_router_045: "SoC" instantiated altera_merlin_router "id_router_045"
Info: limiter: "SoC" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "SoC" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_demux_003: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: cmd_xbar_demux_006: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_006"
Info: cmd_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "SoC" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_003: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_003"
Info: Reusing file D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_006: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_006"
Info: Reusing file D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "SoC" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_002: "SoC" instantiated altera_irq_mapper "irq_mapper_002"
Info: SoC: Done SoC" with 75 modules, 601 files, 11375801 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
