
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic.v
# synth_design -part xc7z020clg484-3 -top f3m_cubic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_cubic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 129233 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.996 ; gain = 68.895 ; free physical = 254059 ; free virtual = 314927
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic.v:10]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic.v:270]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic.v:270]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.762 ; gain = 114.660 ; free physical = 253852 ; free virtual = 314720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.762 ; gain = 114.660 ; free physical = 253813 ; free virtual = 314682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.758 ; gain = 122.656 ; free physical = 253811 ; free virtual = 314680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.762 ; gain = 130.660 ; free physical = 253753 ; free virtual = 314622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.500 ; gain = 265.398 ; free physical = 253260 ; free virtual = 314136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.504 ; gain = 265.402 ; free physical = 253253 ; free virtual = 314129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.508 ; gain = 273.406 ; free physical = 253245 ; free virtual = 314121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.512 ; gain = 273.410 ; free physical = 253260 ; free virtual = 314131
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.512 ; gain = 273.410 ; free physical = 253261 ; free virtual = 314133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.512 ; gain = 273.410 ; free physical = 253267 ; free virtual = 314138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.512 ; gain = 273.410 ; free physical = 253269 ; free virtual = 314141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.512 ; gain = 273.410 ; free physical = 253274 ; free virtual = 314145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.512 ; gain = 273.410 ; free physical = 253280 ; free virtual = 314151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |    80|
|2     |LUT6 |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   144|
|2     |  a16    |f3_add    |     2|
|3     |  a17    |f3_add_0  |     2|
|4     |  a24    |f3_add_7  |     2|
|5     |  a25    |f3_add_8  |     2|
|6     |  a26    |f3_add_9  |     2|
|7     |  a36    |f3_add_19 |     2|
|8     |  a37    |f3_add_20 |     2|
|9     |  a38    |f3_add_21 |     2|
|10    |  a48    |f3_add_31 |     2|
|11    |  a49    |f3_add_32 |     2|
|12    |  a56    |f3_add_39 |     2|
|13    |  a57    |f3_add_40 |     2|
|14    |  a64    |f3_add_47 |     2|
|15    |  a65    |f3_add_48 |     2|
|16    |  a72    |f3_add_55 |     2|
|17    |  a73    |f3_add_56 |     2|
|18    |  a80    |f3_add_63 |     2|
|19    |  a81    |f3_add_64 |     2|
|20    |  a18    |f3_add_1  |     2|
|21    |  a19    |f3_add_2  |     2|
|22    |  a27    |f3_add_10 |     2|
|23    |  a28    |f3_add_11 |     2|
|24    |  a29    |f3_add_12 |     2|
|25    |  a39    |f3_add_22 |     2|
|26    |  a40    |f3_add_23 |     2|
|27    |  a41    |f3_add_24 |     2|
|28    |  a50    |f3_add_33 |     2|
|29    |  a51    |f3_add_34 |     2|
|30    |  a58    |f3_add_41 |     2|
|31    |  a59    |f3_add_42 |     2|
|32    |  a66    |f3_add_49 |     2|
|33    |  a67    |f3_add_50 |     2|
|34    |  a74    |f3_add_57 |     2|
|35    |  a75    |f3_add_58 |     2|
|36    |  a82    |f3_add_65 |     2|
|37    |  a83    |f3_add_66 |     2|
|38    |  a20    |f3_add_3  |     2|
|39    |  a21    |f3_add_4  |     2|
|40    |  a30    |f3_add_13 |     2|
|41    |  a31    |f3_add_14 |     2|
|42    |  a32    |f3_add_15 |     2|
|43    |  a42    |f3_add_25 |     2|
|44    |  a43    |f3_add_26 |     2|
|45    |  a44    |f3_add_27 |     2|
|46    |  a52    |f3_add_35 |     2|
|47    |  a53    |f3_add_36 |     2|
|48    |  a60    |f3_add_43 |     2|
|49    |  a61    |f3_add_44 |     2|
|50    |  a68    |f3_add_51 |     2|
|51    |  a69    |f3_add_52 |     2|
|52    |  a76    |f3_add_59 |     2|
|53    |  a77    |f3_add_60 |     2|
|54    |  a84    |f3_add_67 |     2|
|55    |  a85    |f3_add_68 |     2|
|56    |  a22    |f3_add_5  |     2|
|57    |  a23    |f3_add_6  |     2|
|58    |  a33    |f3_add_16 |     2|
|59    |  a34    |f3_add_17 |     2|
|60    |  a35    |f3_add_18 |     2|
|61    |  a45    |f3_add_28 |     2|
|62    |  a46    |f3_add_29 |     2|
|63    |  a47    |f3_add_30 |     2|
|64    |  a54    |f3_add_37 |     2|
|65    |  a55    |f3_add_38 |     2|
|66    |  a62    |f3_add_45 |     2|
|67    |  a63    |f3_add_46 |     2|
|68    |  a70    |f3_add_53 |     2|
|69    |  a71    |f3_add_54 |     2|
|70    |  a78    |f3_add_61 |     2|
|71    |  a79    |f3_add_62 |     2|
|72    |  a86    |f3_add_69 |     2|
|73    |  a87    |f3_add_70 |     2|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.512 ; gain = 273.410 ; free physical = 253283 ; free virtual = 314155
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.512 ; gain = 273.410 ; free physical = 253298 ; free virtual = 314170
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.516 ; gain = 273.410 ; free physical = 253311 ; free virtual = 314182
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.680 ; gain = 0.000 ; free physical = 254261 ; free virtual = 315133
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1846.680 ; gain = 414.676 ; free physical = 254306 ; free virtual = 315178
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2409.336 ; gain = 562.656 ; free physical = 254400 ; free virtual = 315268
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.336 ; gain = 0.000 ; free physical = 254400 ; free virtual = 315268
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2433.348 ; gain = 0.000 ; free physical = 254363 ; free virtual = 315231
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2533.609 ; gain = 0.004 ; free physical = 253713 ; free virtual = 314581

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d25de0ac

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253714 ; free virtual = 314581

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d25de0ac

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253653 ; free virtual = 314522
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d25de0ac

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253653 ; free virtual = 314522
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d25de0ac

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253653 ; free virtual = 314522
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d25de0ac

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253651 ; free virtual = 314521
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d25de0ac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253648 ; free virtual = 314517
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d25de0ac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253650 ; free virtual = 314519
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253650 ; free virtual = 314519
Ending Logic Optimization Task | Checksum: d25de0ac

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253649 ; free virtual = 314519

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d25de0ac

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253640 ; free virtual = 314509

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d25de0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253640 ; free virtual = 314509

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253640 ; free virtual = 314509
Ending Netlist Obfuscation Task | Checksum: d25de0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.609 ; gain = 0.000 ; free physical = 253640 ; free virtual = 314509
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2533.609 ; gain = 0.004 ; free physical = 253640 ; free virtual = 314509
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d25de0ac
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_cubic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2565.594 ; gain = 0.000 ; free physical = 253630 ; free virtual = 314498
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.594 ; gain = 0.000 ; free physical = 253628 ; free virtual = 314496
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.594 ; gain = 0.000 ; free physical = 253627 ; free virtual = 314495
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2565.594 ; gain = 0.000 ; free physical = 253626 ; free virtual = 314494
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2565.594 ; gain = 0.000 ; free physical = 253633 ; free virtual = 314501
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253666 ; free virtual = 314535


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_cubic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d25de0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253665 ; free virtual = 314535
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d25de0ac
Power optimization: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2685.652 ; gain = 152.043 ; free physical = 253671 ; free virtual = 314539
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27700688 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d25de0ac

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253704 ; free virtual = 314573
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d25de0ac

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253703 ; free virtual = 314572
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d25de0ac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253703 ; free virtual = 314572
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d25de0ac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253703 ; free virtual = 314572
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d25de0ac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253703 ; free virtual = 314571

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253703 ; free virtual = 314571
Ending Netlist Obfuscation Task | Checksum: d25de0ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 253703 ; free virtual = 314571
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252930 ; free virtual = 313801
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7a79a32c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252930 ; free virtual = 313801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252930 ; free virtual = 313801

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7a79a32c

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252878 ; free virtual = 313749

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 178ac5249

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252885 ; free virtual = 313756

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 178ac5249

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252885 ; free virtual = 313756
Phase 1 Placer Initialization | Checksum: 178ac5249

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252885 ; free virtual = 313756

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 178ac5249

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252899 ; free virtual = 313770
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 107faed25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252890 ; free virtual = 313760

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 107faed25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252888 ; free virtual = 313759

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 178f9fa83

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252882 ; free virtual = 313753

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14bdc09c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252879 ; free virtual = 313750

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14bdc09c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252880 ; free virtual = 313751

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252813 ; free virtual = 313683

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252813 ; free virtual = 313683

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252812 ; free virtual = 313683
Phase 3 Detail Placement | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252812 ; free virtual = 313683

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252812 ; free virtual = 313683

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252813 ; free virtual = 313684

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252813 ; free virtual = 313684

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252813 ; free virtual = 313683
Phase 4.4 Final Placement Cleanup | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252813 ; free virtual = 313683
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c58e4444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252813 ; free virtual = 313683
Ending Placer Task | Checksum: eb4bcd6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252829 ; free virtual = 313699
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252786 ; free virtual = 313657
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252784 ; free virtual = 313654
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252792 ; free virtual = 313664
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 70d22a3f ConstDB: 0 ShapeSum: 7a79a32c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[180]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[180]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 6cfcae42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252268 ; free virtual = 313253
Post Restoration Checksum: NetGraph: 63765da5 NumContArr: 986509d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6cfcae42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252268 ; free virtual = 313252

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6cfcae42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252231 ; free virtual = 313215

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6cfcae42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252230 ; free virtual = 313215
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252248 ; free virtual = 313225
Phase 2 Router Initialization | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252247 ; free virtual = 313225

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252229 ; free virtual = 313214

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252229 ; free virtual = 313214
Phase 4 Rip-up And Reroute | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252229 ; free virtual = 313214

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252229 ; free virtual = 313214

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252229 ; free virtual = 313214
Phase 5 Delay and Skew Optimization | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252229 ; free virtual = 313214

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252228 ; free virtual = 313213
Phase 6.1 Hold Fix Iter | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252228 ; free virtual = 313213
Phase 6 Post Hold Fix | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252228 ; free virtual = 313214

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252228 ; free virtual = 313212

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252226 ; free virtual = 313211

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252226 ; free virtual = 313211

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 13db3b6a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252227 ; free virtual = 313211
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252259 ; free virtual = 313244

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252259 ; free virtual = 313245
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252258 ; free virtual = 313245
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252264 ; free virtual = 313238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.652 ; gain = 0.000 ; free physical = 252267 ; free virtual = 313241
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.777 ; gain = 40.023 ; free physical = 252243 ; free virtual = 313221
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:29:28 2022...
