{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503576095424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503576095424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:01:35 2017 " "Processing started: Thu Aug 24 20:01:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503576095424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503576095424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdr_test -c sdr_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503576095424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1503576095825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_para.v 0 0 " "Found 0 design units, including 0 entities, in source file sdr_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_speed_select " "Found entity 1: uart_speed_select" {  } { { "uart_speed_select.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_speed_select.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "uart_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sdr_test.v(136) " "Verilog HDL Module Instantiation warning at sdr_test.v(136): ignored dangling comma in List of Port Connections" {  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "sdr_test sdr_test.v(22) " "Verilog Module Declaration warning at sdr_test.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"sdr_test\"" {  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_test " "Found entity 1: sdr_test" {  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "sdram_cmd.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_cmd.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "sdram_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_ctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "sdram_top.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "sdram_wr_data.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_wr_data.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Found entity 1: sys_ctrl" {  } { { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_ctrl " "Found entity 1: PLL_ctrl" {  } { { "PLL_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL_ctrl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "wrfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdfifo_ctrl " "Found entity 1: sdfifo_ctrl" {  } { { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datagene.v 1 1 " "Found 1 design units, including 1 entities, in source file datagene.v" { { "Info" "ISGN_ENTITY_NAME" "1 datagene " "Found entity 1: datagene" {  } { { "datagene.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/datagene.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_ctrl " "Found entity 1: clk_ctrl" {  } { { "clk_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/clk_ctrl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array.sv 1 1 " "Found 1 design units, including 1 entities, in source file array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "array.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576095920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576095920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdr_test " "Elaborating entity \"sdr_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503576096918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl sys_ctrl:uut_sysctrl " "Elaborating entity \"sys_ctrl\" for hierarchy \"sys_ctrl:uut_sysctrl\"" {  } { { "sdr_test.v" "uut_sysctrl" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl " "Elaborating entity \"PLL\" for hierarchy \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\"" {  } { { "sys_ctrl.v" "uut_PLL_ctrl" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576096958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component " "Instantiated megafunction \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -5000 " "Parameter \"clk1_phase_shift\" = \"-5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3500 " "Parameter \"clk2_phase_shift\" = \"-3500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK2 " "Parameter \"compensate_clock\" = \"CLK2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576096959 ""}  } { { "PLL.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503576096959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:uut_sdramtop " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:uut_sdramtop\"" {  } { { "sdr_test.v" "uut_sdramtop" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:uut_sdramtop\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\"" {  } { { "sdram_top.v" "module_001" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097030 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(351) " "Verilog HDL Case Statement information at sdram_ctrl.v(351): all case item expressions in this case statement are onehot" {  } { { "sdram_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_ctrl.v" 351 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1503576097032 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:uut_sdramtop\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_cmd:module_002\"" {  } { { "sdram_top.v" "module_002" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_top:uut_sdramtop\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_wr_data:module_003\"" {  } { { "sdram_top.v" "module_003" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdfifo_ctrl sdfifo_ctrl:uut_sdffifoctrl " "Elaborating entity \"sdfifo_ctrl\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\"" {  } { { "sdr_test.v" "uut_sdffifoctrl" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__wire_read_stop sdfifo_ctrl.v(72) " "Verilog HDL or VHDL warning at sdfifo_ctrl.v(72): object \"__wire_read_stop\" assigned a value but never read" {  } { { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1503576097038 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdfifo_ctrl.v(79) " "Verilog HDL assignment warning at sdfifo_ctrl.v(79): truncated value with size 32 to match size of target (4)" {  } { { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503576097038 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\"" {  } { { "sdfifo_ctrl.v" "uut_wrfifo" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "dcfifo_component" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576097145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized TRUE " "Parameter \"clocks_are_synchronized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097146 ""}  } { { "wrfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503576097146 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 178 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1503576097221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_sel1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_sel1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_sel1 " "Found entity 1: dcfifo_sel1" {  } { { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_sel1 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated " "Elaborating entity \"dcfifo_sel1\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_sel1.tdf" "wrptr_g_gray2bin" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3p6 " "Found entity 1: a_graycounter_3p6" {  } { { "db/a_graycounter_3p6.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_graycounter_3p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3p6 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_graycounter_3p6:rdptr_g1p " "Elaborating entity \"a_graycounter_3p6\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_graycounter_3p6:rdptr_g1p\"" {  } { { "db/dcfifo_sel1.tdf" "rdptr_g1p" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_v6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_v6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_v6c " "Found entity 1: a_graycounter_v6c" {  } { { "db/a_graycounter_v6c.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_graycounter_v6c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_v6c sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_graycounter_v6c:wrptr_g1p " "Elaborating entity \"a_graycounter_v6c\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_graycounter_v6c:wrptr_g1p\"" {  } { { "db/dcfifo_sel1.tdf" "wrptr_g1p" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s21 " "Found entity 1: altsyncram_2s21" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2s21 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram " "Elaborating entity \"altsyncram_2s21\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\"" {  } { { "db/dcfifo_sel1.tdf" "fifo_ram" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uq7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uq7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uq7 " "Found entity 1: alt_synch_pipe_uq7" {  } { { "db/alt_synch_pipe_uq7.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_uq7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uq7 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_uq7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_uq7\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_uq7:rs_dgwp\"" {  } { { "db/dcfifo_sel1.tdf" "rs_dgwp" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dffpipe_909.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_uq7:rs_dgwp\|dffpipe_909:dffpipe10 " "Elaborating entity \"dffpipe_909\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_uq7:rs_dgwp\|dffpipe_909:dffpipe10\"" {  } { { "db/alt_synch_pipe_uq7.tdf" "dffpipe10" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_uq7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fv7 " "Found entity 1: alt_synch_pipe_fv7" {  } { { "db/alt_synch_pipe_fv7.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_fv7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fv7 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_fv7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_fv7\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_fv7:ws_dgrp\"" {  } { { "db/dcfifo_sel1.tdf" "ws_dgrp" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dffpipe_a09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_fv7:ws_dgrp\|dffpipe_a09:dffpipe12 " "Elaborating entity \"dffpipe_a09\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_fv7:ws_dgrp\|dffpipe_a09:dffpipe12\"" {  } { { "db/alt_synch_pipe_fv7.tdf" "dffpipe12" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_fv7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_sel1.tdf" "rdempty_eq_comp1_lsb" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576097586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576097586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_sel1.tdf" "rdemp_eq_comp_lsb_mux" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\"" {  } { { "sdfifo_ctrl.v" "uut_rdfifo" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datagene datagene:uut_datagene " "Elaborating entity \"datagene\" for hierarchy \"datagene:uut_datagene\"" {  } { { "sdr_test.v" "uut_datagene" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 datagene.v(133) " "Verilog HDL assignment warning at datagene.v(133): truncated value with size 32 to match size of target (5)" {  } { { "datagene.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/datagene.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503576097663 "|sdr_test|datagene:uut_datagene"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_ctrl:uut_uartctrl " "Elaborating entity \"uart_ctrl\" for hierarchy \"uart_ctrl:uut_uartctrl\"" {  } { { "sdr_test.v" "uut_uartctrl" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_ctrl:uut_uartctrl\|uart_tx:uut_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_ctrl:uut_uartctrl\|uart_tx:uut_tx\"" {  } { { "uart_ctrl.v" "uut_tx" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_ctrl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_speed_select uart_ctrl:uut_uartctrl\|uart_speed_select:uut_ss " "Elaborating entity \"uart_speed_select\" for hierarchy \"uart_ctrl:uut_uartctrl\|uart_speed_select:uut_ss\"" {  } { { "uart_ctrl.v" "uut_ss" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_ctrl.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array array:array " "Elaborating entity \"array\" for hierarchy \"array:array\"" {  } { { "sdr_test.v" "array" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576097669 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.data_a 0 array.sv(11) " "Net \"data.data_a\" at array.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "array.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1503576097670 "|sdr_test|array:array"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.waddr_a 0 array.sv(11) " "Net \"data.waddr_a\" at array.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "array.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1503576097670 "|sdr_test|array:array"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.we_a 0 array.sv(11) " "Net \"data.we_a\" at array.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "array.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1503576097670 "|sdr_test|array:array"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0s14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0s14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0s14 " "Found entity 1: altsyncram_0s14" {  } { { "db/altsyncram_0s14.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_0s14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576098732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576098732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576098864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576098864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576098948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576098948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576099064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576099064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576099129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576099129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576099234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576099234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576099350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576099350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576099412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576099412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576099512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576099512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576099566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576099566 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576099651 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 296 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576100052 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 328 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576100052 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 360 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576100052 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 392 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576100052 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 424 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576100052 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 456 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576100052 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 488 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576100052 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 520 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576100052 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1503576100052 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1503576100052 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "array:array\|data " "RAM logic \"array:array\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1503576100383 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1503576100383 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_cmd.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_cmd.v" 60 -1 0 } } { "sdram_top.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 78 -1 0 } } { "uart_tx.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_tx.v" 67 -1 0 } } { "uart_tx.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_tx.v" 43 -1 0 } } { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 40 -1 0 } } { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 28 -1 0 } } { "datagene.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/datagene.v" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1503576100953 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1503576100953 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503576101237 "|sdr_test|sdram_addr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503576101237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576101385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1503576101971 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 124 126 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 124 of its 126 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1503576102471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503576102518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576102518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2346 " "Implemented 2346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503576102855 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503576102855 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1503576102855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2191 " "Implemented 2191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503576102855 ""} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Implemented 87 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1503576102855 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1503576102855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503576102855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503576102918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 20:01:42 2017 " "Processing ended: Thu Aug 24 20:01:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503576102918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503576102918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503576102918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503576102918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503576104706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503576104706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:01:44 2017 " "Processing started: Thu Aug 24 20:01:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503576104706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1503576104706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1503576104706 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1503576104759 ""}
{ "Info" "0" "" "Project  = sdr_test" {  } {  } 0 0 "Project  = sdr_test" 0 0 "Fitter" 0 0 1503576104759 ""}
{ "Info" "0" "" "Revision = sdr_test" {  } {  } 0 0 "Revision = sdr_test" 0 0 "Fitter" 0 0 1503576104759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1503576104944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdr_test EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"sdr_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1503576104975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1503576105007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1503576105007 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 738 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1503576105060 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 -90 -5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-5000 ps) for sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 739 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1503576105060 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 -63 -3500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -63 degrees (-3500 ps) for sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 740 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1503576105060 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 738 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1503576105060 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1503576105160 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1503576105175 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1503576105342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1503576105342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1503576105342 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1503576105342 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 6607 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1503576105345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 6609 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1503576105345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 6611 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1503576105345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 6613 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1503576105345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 6615 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1503576105345 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1503576105345 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1503576105345 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1503576105345 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 62 " "No exact pin location assignment(s) for 20 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_100m " "Pin clk_100m not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_100m } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 26 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_start " "Pin tx_start not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx_start } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_start" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 39 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[0\] " "Pin wrf_use\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[0] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wrf_use\[0\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[1\] " "Pin wrf_use\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[1] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wrf_use\[1\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[2\] " "Pin wrf_use\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[2] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wrf_use\[2\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[3\] " "Pin wrf_use\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[3] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wrf_use\[3\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[4\] " "Pin wrf_use\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[4] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wrf_use\[4\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[5\] " "Pin wrf_use\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[5] } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[6\] " "Pin wrf_use\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[6] } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[7\] " "Pin wrf_use\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[7] } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrf_use\[8\] " "Pin wrf_use\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { wrf_use[8] } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 40 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrf_use[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[0\] " "Pin rdf_use\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[0] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[0\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[1\] " "Pin rdf_use\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[1] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[1\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[2\] " "Pin rdf_use\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[2] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[2\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[3\] " "Pin rdf_use\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[3] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[3\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[4\] " "Pin rdf_use\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[4] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[4\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[5\] " "Pin rdf_use\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[5] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[5\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[6\] " "Pin rdf_use\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[6] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[6\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[7\] " "Pin rdf_use\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[7] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[7\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdf_use\[8\] " "Pin rdf_use\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { rdf_use[8] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdf_use\[8\]" } } } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 41 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rdf_use[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1503576105724 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1503576105724 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sel1 " "Entity dcfifo_sel1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_a09:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_a09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1503576106163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1503576106163 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1503576106163 ""}
{ "Info" "ISTA_SDC_FOUND" "sdr_test.sdc " "Reading SDC File: 'sdr_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -63.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -63.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdr_test.sdc 67 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 clock " "Ignored filter at sdr_test.sdc(67): sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 could not be matched with a clock" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 67 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(67): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 68 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(68): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 69 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(69): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106194 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 121 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 122 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 123 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 124 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 125 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 126 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 127 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 128 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 129 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 130 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 131 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 132 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 133 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cas_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cas_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 134 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cas_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cas_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 135 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cke\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cke\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 136 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cke\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cke\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 137 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cs_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cs_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 138 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(138): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cs_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cs_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 139 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(139): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 140 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(140): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 141 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(141): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 142 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(142): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 143 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(143): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 144 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(144): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 145 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(145): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 146 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(146): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 147 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(147): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 148 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(148): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 149 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(149): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 150 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(150): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 151 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(151): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 152 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(152): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 153 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(153): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ras_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ras_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ras_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ras_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_we_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_we_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_we_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_we_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdr_test.sdc 194 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 clock " "Ignored filter at sdr_test.sdc(194): sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 could not be matched with a clock" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 194 Argument <from> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(194): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\] 2 " "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\] 2" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 194 Argument <to> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(194): Argument <to> is an empty collection" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 195 Argument <from> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(195): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\] 2 " "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\] 2" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106209 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 195 Argument <to> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(195): Argument <to> is an empty collection" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1503576106209 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] " "Node: sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1503576106225 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1503576106247 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_25MCLK (Rise) SYS_25MCLK (Rise) setup and hold " "From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576106247 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1503576106247 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1503576106247 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   SYS_25MCLK " "  40.000   SYS_25MCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "  40.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " "  40.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] " "  40.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1503576106247 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1503576106247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 24 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 6589 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 92 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 738 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 92 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 738 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 92 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 738 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 2220 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sdram_rd_ack  " "Automatically promoted node sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sdram_rd_ack " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datagene:uut_datagene\|sdr_rdackr1 " "Destination node datagene:uut_datagene\|sdr_rdackr1" {  } { { "datagene.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/datagene.v" 33 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datagene:uut_datagene|sdr_rdackr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|valid_wrreq~0 " "Destination node sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 98 2 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 1258 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[43\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[43\]" {  } { { "sld_signaltap.vhd" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 3738 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[43\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[43\]" {  } { { "sld_signaltap.vhd" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 3800 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "sdram_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_ctrl.v" 34 0 0 } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sdram_rd_ack" } } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_rd_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN B16 (DQS0R/CQ1R,DPCLK5)) " "Automatically promoted node rst_n~input (placed in PIN B16 (DQS0R/CQ1R,DPCLK5))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:uut_sysctrl\|sysrst_nr0~0 " "Destination node sys_ctrl:uut_sysctrl\|sysrst_nr0~0" {  } { { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 48 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|sysrst_nr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 1163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 25 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 6590 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 4545 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 2787 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 3669 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|sysrst_nr2  " "Automatically promoted node sys_ctrl:uut_sysctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~3 " "Destination node sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~3" {  } { { "sdram_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_ctrl.v" 203 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 1322 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 63 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 759 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|rst_r2  " "Automatically promoted node sys_ctrl:uut_sysctrl\|rst_r2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1503576106363 ""}  } { { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 40 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|rst_r2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 0 { 0 ""} 0 762 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1503576106363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1503576106948 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1503576106949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1503576106949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1503576106949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1503576106949 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1503576106964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1503576106964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1503576106964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1503576107527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1503576107547 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1503576107547 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.0V 0 19 0 " "Number of I/O pins in group: 19 (unused VREF, 3.0V VCCIO, 0 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.0-V LVTTL. " "I/O standards used: 3.0-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1503576107549 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1503576107549 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1503576107549 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1503576107549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.0V 12 7 " "I/O bank number 2 does not use VREF pins and has 3.0V VCCIO pins. 12 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1503576107549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.0V 8 18 " "I/O bank number 3 does not use VREF pins and has 3.0V VCCIO pins. 8 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1503576107549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.0V 8 19 " "I/O bank number 4 does not use VREF pins and has 3.0V VCCIO pins. 8 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1503576107549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.0V 11 14 " "I/O bank number 5 does not use VREF pins and has 3.0V VCCIO pins. 11 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1503576107549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.0V 4 10 " "I/O bank number 6 does not use VREF pins and has 3.0V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1503576107549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.0V 1 25 " "I/O bank number 7 does not use VREF pins and has 3.0V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1503576107549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1503576107549 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1503576107549 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1503576107549 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[2\] sdram_clk~output " "PLL \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 111 0 0 } } { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 76 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 87 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1503576107580 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503576107681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1503576108447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503576108952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1503576108968 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1503576109815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503576109815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1503576110468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1503576111785 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1503576111785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503576112001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1503576112001 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1503576112001 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1503576112001 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1503576112070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1503576112132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1503576112455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1503576112518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1503576112988 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1503576113706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.fit.smsg " "Generated suppressed messages file F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1503576114438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 124 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1257 " "Peak virtual memory: 1257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503576115193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 20:01:55 2017 " "Processing ended: Thu Aug 24 20:01:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503576115193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503576115193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503576115193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1503576115193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1503576116764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503576116764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:01:56 2017 " "Processing started: Thu Aug 24 20:01:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503576116764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1503576116764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1503576116764 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1503576117544 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1503576117566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503576117829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 20:01:57 2017 " "Processing ended: Thu Aug 24 20:01:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503576117829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503576117829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503576117829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1503576117829 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1503576118429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1503576119559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503576119559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:01:59 2017 " "Processing started: Thu Aug 24 20:01:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503576119559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503576119559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdr_test -c sdr_test " "Command: quartus_sta sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503576119559 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1503576119628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1503576119875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1503576119924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1503576119924 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sel1 " "Entity dcfifo_sel1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_a09:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_a09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120291 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1503576120291 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120291 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1503576120291 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1503576120291 ""}
{ "Info" "ISTA_SDC_FOUND" "sdr_test.sdc " "Reading SDC File: 'sdr_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -63.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -63.00 -duty_cycle 50.00 -name \{sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdr_test.sdc 67 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 clock " "Ignored filter at sdr_test.sdc(67): sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0 could not be matched with a clock" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 67 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(67): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 68 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(68): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 69 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(69): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120323 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120324 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120324 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120324 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  4.500 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120325 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdr_test.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at sdr_test.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -2.000 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120325 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120325 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120326 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120326 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120326 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120326 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120327 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120327 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120327 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120328 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120328 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120328 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120328 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 121 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 122 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 123 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 124 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 125 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 126 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 127 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_addr\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 128 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_addr\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 129 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 130 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 131 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ba\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 132 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ba\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 133 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cas_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cas_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 134 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cas_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cas_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 135 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cke\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cke\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 136 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cke\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cke\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 137 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cs_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_cs_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 138 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(138): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cs_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_cs_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 139 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(139): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 140 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(140): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[0\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 141 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(141): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 142 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(142): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[10\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 143 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(143): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 144 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(144): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[11\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 145 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(145): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 146 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(146): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[12\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 147 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(147): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 148 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(148): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[13\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 149 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(149): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 150 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(150): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[14\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 151 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(151): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 152 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(152): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[15\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 153 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(153): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[1\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[2\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[3\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[4\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[5\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[6\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[7\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[8\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_data\[9\]\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ras_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_ras_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ras_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_ras_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_we_n\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  1.500 \[get_ports \{sdram_we_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdr_test.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at sdr_test.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_we_n\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -0.750 \[get_ports \{sdram_we_n\}\]" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdr_test.sdc 194 sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 clock " "Ignored filter at sdr_test.sdc(194): sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1 could not be matched with a clock" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 194 Argument <from> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(194): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\] 2 " "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\] 2" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 194 Argument <to> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(194): Argument <to> is an empty collection" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 195 Argument <from> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(195): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\] 2 " "set_multicycle_path -setup -end -from  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_extclk0\}\]  -to  \[get_clocks \{sys_ctrl:uut_sysctrl\|PLL_ctrl:uut_PLL_ctrl\|altpll:altpll_component\|_clk1\}\] 2" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120345 ""}  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdr_test.sdc 195 Argument <to> is an empty collection " "Ignored set_multicycle_path at sdr_test.sdc(195): Argument <to> is an empty collection" {  } { { "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1503576120345 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] " "Node: sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1503576120345 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120445 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120445 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120445 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120445 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576120445 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576120445 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_25MCLK (Rise) SYS_25MCLK (Rise) setup and hold " "From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576120445 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576120445 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576120445 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576120445 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1503576120445 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1503576120445 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1503576120460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.761 " "Worst-case setup slack is 8.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.761               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    8.761               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.831               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   26.831               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.058               0.000 SYS_25MCLK  " "   39.058               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.119               0.000 altera_reserved_tck  " "   42.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.315               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 SYS_25MCLK  " "    0.502               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.715               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   10.715               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.845 " "Worst-case recovery slack is 35.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.845               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   35.845               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.401               0.000 altera_reserved_tck  " "   47.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576120507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.420 " "Worst-case removal slack is 1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420               0.000 altera_reserved_tck  " "    1.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.478               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    3.478               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576120527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.715 " "Worst-case minimum pulse width slack is 19.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.715               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.715               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   19.718               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.758               0.000 SYS_25MCLK  " "   19.758               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.397               0.000 altera_reserved_tck  " "   49.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576120529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576120529 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1503576120707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1503576120729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1503576121262 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] " "Node: sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1503576121430 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121430 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121430 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576121430 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576121430 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_25MCLK (Rise) SYS_25MCLK (Rise) setup and hold " "From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576121430 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576121430 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576121430 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576121430 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1503576121430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.842 " "Worst-case setup slack is 8.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.842               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    8.842               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.071               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   27.071               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.153               0.000 SYS_25MCLK  " "   39.153               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.716               0.000 altera_reserved_tck  " "   42.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576121462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.306               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 SYS_25MCLK  " "    0.471               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.686               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   10.686               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576121477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.137 " "Worst-case recovery slack is 36.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.137               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   36.137               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.713               0.000 altera_reserved_tck  " "   47.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.278 " "Worst-case removal slack is 1.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 altera_reserved_tck  " "    1.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    3.125               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576121493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.714 " "Worst-case minimum pulse width slack is 19.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.714               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.714               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   19.718               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.769               0.000 SYS_25MCLK  " "   19.769               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.243               0.000 altera_reserved_tck  " "   49.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576121508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576121508 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1503576121730 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] " "Node: sdram_top:uut_sdramtop\|sdram_ctrl:module_001\|cnt_clk_r\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1503576122008 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122008 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122008 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000 " "Clock: sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] with master clock period: 40.000 found on PLL node: uut_sysctrl\|uut_PLL_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122008 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122008 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576122008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576122008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_25MCLK (Rise) SYS_25MCLK (Rise) setup and hold " "From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576122008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576122008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576122008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) setup and hold " "From sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1503576122008 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1503576122008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.455 " "Worst-case setup slack is 9.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.455               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    9.455               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.661               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   28.661               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.596               0.000 SYS_25MCLK  " "   39.596               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.856               0.000 altera_reserved_tck  " "   46.856               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576122030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.093               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 SYS_25MCLK  " "    0.194               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.278               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   10.278               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576122046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.069 " "Worst-case recovery slack is 38.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.069               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   38.069               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.084               0.000 altera_reserved_tck  " "   49.084               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576122062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.584 " "Worst-case removal slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 altera_reserved_tck  " "    0.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.559               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    1.559               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.324 " "Worst-case minimum pulse width slack is 19.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.324               0.000 SYS_25MCLK  " "   19.324               0.000 SYS_25MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.735               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.798               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "   19.798               0.000 sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.335               0.000 altera_reserved_tck  " "   49.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1503576122077 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1503576122928 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1503576122929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 144 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503576123147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 20:02:03 2017 " "Processing ended: Thu Aug 24 20:02:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503576123147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503576123147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503576123147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503576123147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503576124883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503576124883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:02:04 2017 " "Processing started: Thu Aug 24 20:02:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503576124883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503576124883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503576124883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_8_1200mv_85c_slow.vo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_8_1200mv_85c_slow.vo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576125804 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_8_1200mv_0c_slow.vo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_8_1200mv_0c_slow.vo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576126115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_min_1200mv_0c_fast.vo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_min_1200mv_0c_fast.vo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576126354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test.vo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test.vo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576126597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_8_1200mv_85c_v_slow.sdo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_8_1200mv_85c_v_slow.sdo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576126857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_8_1200mv_0c_v_slow.sdo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_8_1200mv_0c_v_slow.sdo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576127119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_min_1200mv_0c_v_fast.sdo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_min_1200mv_0c_v_fast.sdo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576127373 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_v.sdo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_v.sdo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576127621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503576127790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 20:02:07 2017 " "Processing ended: Thu Aug 24 20:02:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503576127790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503576127790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503576127790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503576127790 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 290 s " "Quartus II Full Compilation was successful. 0 errors, 290 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503576128407 ""}
