/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z[5] ? in_data[78] : celloutsig_0_0z[2];
  assign celloutsig_1_19z = ~(celloutsig_1_5z[0] & celloutsig_1_18z[7]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[0] & in_data[84]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[5] & celloutsig_0_0z[0]);
  assign celloutsig_1_10z = ~(celloutsig_1_1z & celloutsig_1_0z[4]);
  assign celloutsig_0_7z = in_data[75] | ~(in_data[23]);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(celloutsig_0_5z[10]);
  assign celloutsig_0_15z = celloutsig_0_12z[0] | ~(celloutsig_0_0z[4]);
  assign celloutsig_1_18z = { celloutsig_1_15z[4:0], celloutsig_1_0z, celloutsig_1_17z } & celloutsig_1_14z[14:1];
  assign celloutsig_1_12z = { celloutsig_1_5z[4:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z } & in_data[146:132];
  assign celloutsig_1_13z = { celloutsig_1_6z[4:3], celloutsig_1_5z, celloutsig_1_2z } & { celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_16z[6:4] && in_data[117:115];
  assign celloutsig_0_8z = celloutsig_0_3z[9:5] && celloutsig_0_0z[4:0];
  assign celloutsig_1_3z = celloutsig_1_0z && { celloutsig_1_0z[7:1], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_4z[5:0] || { celloutsig_1_0z[4:0], celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[130:125], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z } || { in_data[182], celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[185:174], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_9z } * { celloutsig_1_12z[12:0], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_6z = in_data[22:0] * { celloutsig_0_0z[2:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_5z[2:0], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z } * { celloutsig_0_11z[4], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[179:172] * in_data[119:112];
  assign celloutsig_1_4z = { celloutsig_1_0z[5:0], celloutsig_1_2z, celloutsig_1_1z } * { in_data[139:134], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_3z[8:7], celloutsig_0_2z, celloutsig_0_2z } !== celloutsig_0_11z[3:0];
  assign celloutsig_0_10z = celloutsig_0_4z & celloutsig_0_9z;
  assign celloutsig_0_16z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_1_1z = in_data[145] & celloutsig_1_0z[4];
  assign celloutsig_1_2z = in_data[121] & in_data[122];
  assign celloutsig_1_16z = celloutsig_1_13z[8:1] >> celloutsig_1_4z;
  assign celloutsig_0_5z = { in_data[29:17], celloutsig_0_1z } >> in_data[27:14];
  assign celloutsig_0_12z = celloutsig_0_0z[5:3] >> celloutsig_0_6z[18:16];
  assign celloutsig_0_17z = { celloutsig_0_3z[9:8], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_11z } >> { celloutsig_0_3z[9:2], celloutsig_0_16z };
  assign celloutsig_1_5z = celloutsig_1_0z[7:2] >> in_data[139:134];
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_3z } - { celloutsig_1_6z[5:1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = { in_data[24:16], celloutsig_0_2z } - { in_data[80:73], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_3z[8:5], celloutsig_0_8z } - { celloutsig_0_6z[3:0], celloutsig_0_4z };
  assign celloutsig_1_6z = in_data[118:113] - celloutsig_1_0z[6:1];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[39:34];
  assign { out_data[141:128], out_data[96], out_data[40:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
