INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSD/parity_gen/parity_gen.srcs/sources_1/new/parity_chkr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_chkr
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Ye' is not allowed [C:/Users/shiva/Desktop/DSD/parity_gen/parity_gen.srcs/sources_1/new/parity_chkr.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSD/parity_gen/parity_gen.srcs/sources_1/new/parity_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSD/parity_gen/parity_gen.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
