\t (00:00:01) allegro 17.4 P001 Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Wed Oct 30 09:58:07 2024
\t (00:00:01)         Host=DESKTOP-OLN9DLP User=Admin Pid=24680 CPUs=8
\t (00:00:01) CmdLine= c:\cadence\spb_17.4\tools\bin\allegro.exe D:\Allegro\Project\CanhMai\Lib\Schematic_And_FootPrint\8Mhz 5032\XTAL_ECS-2712-10-30B-RWY-TR.dra
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:03) Opening existing design...
\i (00:00:04) fillin yes 
\i (00:00:04) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged XTAL_ECS-2712-10-30B-RWY-TR
\d (00:00:04) Design opened: D:/Allegro/Project/CanhMai/Lib/Schematic_And_FootPrint/8Mhz 5032/XTAL_ECS-2712-10-30B-RWY-TR.dra
\i (00:00:05) trapsize 2595
\i (00:00:05) trapsize 2676
\i (00:00:05) trapsize 2595
\i (00:00:05) trapsize 2622
\i (00:00:05) trapsize 2622
\i (00:00:05) generaledit 
\i (00:00:09) step pkg map 
\i (00:00:14) setwindow form.pkgmap3d
\i (00:00:14) FORM pkgmap3d namefilter_stp Cr* 
\i (00:00:15) FORM pkgmap3d stplist Crystal5032_4pin.STEP 
\i (00:00:15) FORM pkgmap3d stplist Crystal5032_4pin.STEP 
\i (00:00:16) FORM pkgmap3d stplist Crystal5032_4pin.STEP 
\i (00:00:16) FORM pkgmap3d stplist Crystal5032_4pin.STEP 
\i (00:00:17) FORM pkgmap3d overlay YES 
\i (00:00:21) FORM pkgmap3d done  
\i (00:00:21) setwindow pcb
\i (00:00:21) generaledit 
\i (00:00:22) save 
\i (00:00:23) fillin yes 
\t (00:00:24) Symbol 'xtal_ecs-2712-10-30b-rwy-tr.psm' created.
\i (00:00:24) generaledit 
\i (00:00:24) exit 
\t (00:00:25)     Journal end - Wed Oct 30 09:58:31 2024
