--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.644ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X71Y135.F2     net (fanout=1)        0.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X71Y135.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X56Y118.G3     net (fanout=2)        1.397   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X56Y118.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X49Y116.G1     net (fanout=1)        0.883   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X49Y116.X      Tif5x                 0.791   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X51Y121.F2     net (fanout=1)        0.576   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X51Y121.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.644ns (3.404ns logic, 3.240ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.186ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X71Y135.F2     net (fanout=1)        0.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X71Y135.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X70Y134.BY     net (fanout=2)        0.364   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X70Y134.CLK    Tdick                 0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (1.438ns logic, 0.748ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.582ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X71Y135.F2     net (fanout=1)        0.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X71Y135.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (1.198ns logic, 0.384ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.190ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X71Y135.F2     net (fanout=1)        0.307   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X71Y135.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.883ns logic, 0.307ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.662ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X71Y135.F2     net (fanout=1)        0.307   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X71Y135.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X70Y134.BY     net (fanout=2)        0.291   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X70Y134.CLK    Tckdi       (-Th)    -0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (1.064ns logic, 0.598ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      5.239ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.239ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X71Y135.F2     net (fanout=1)        0.307   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X71Y135.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X56Y118.G3     net (fanout=2)        1.117   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X56Y118.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X49Y116.G1     net (fanout=1)        0.706   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X49Y116.X      Tif5x                 0.633   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X51Y121.F2     net (fanout=1)        0.461   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X51Y121.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (2.648ns logic, 2.591ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.856ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.856ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y182.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X95Y181.F3     net (fanout=2)        0.318   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X95Y181.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X81Y145.G2     net (fanout=10)       3.047   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (1.719ns logic, 5.137ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.417ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.417ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y162.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X81Y159.F1     net (fanout=10)       1.338   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X81Y159.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X81Y145.G4     net (fanout=1)        0.588   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.719ns logic, 3.698ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.181ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.181ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y169.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X84Y168.F1     net (fanout=5)        0.454   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X84Y168.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X81Y145.G3     net (fanout=10)       1.197   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.181ns (1.758ns logic, 3.423ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.148ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.148ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y169.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X84Y168.F3     net (fanout=5)        0.493   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X84Y168.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X81Y145.G3     net (fanout=10)       1.197   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (1.686ns logic, 3.462ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.096ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.096ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y169.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X84Y168.F2     net (fanout=4)        0.444   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X84Y168.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X81Y145.G3     net (fanout=10)       1.197   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (1.683ns logic, 3.413ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.078ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.078ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y169.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X84Y168.F4     net (fanout=5)        0.452   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X84Y168.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X81Y145.G3     net (fanout=10)       1.197   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.078ns (1.657ns logic, 3.421ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.988ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.988ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y163.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X82Y158.G3     net (fanout=3)        0.610   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X82Y158.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X81Y145.G1     net (fanout=9)        0.905   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (1.701ns logic, 3.287ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.981ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.981ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y163.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X82Y158.G1     net (fanout=4)        0.632   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X82Y158.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X81Y145.G1     net (fanout=9)        0.905   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (1.672ns logic, 3.309ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.847ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.847ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y163.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X81Y159.F3     net (fanout=10)       0.843   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X81Y159.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X81Y145.G4     net (fanout=1)        0.588   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (1.644ns logic, 3.203ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.830ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.830ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y162.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X81Y159.F4     net (fanout=10)       0.826   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X81Y159.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X81Y145.G4     net (fanout=1)        0.588   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.644ns logic, 3.186ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.689ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.689ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y163.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X81Y159.F2     net (fanout=10)       0.610   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X81Y159.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X81Y145.G4     net (fanout=1)        0.588   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X81Y145.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X71Y134.CLK    net (fanout=4)        1.772   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.719ns logic, 2.970ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.198ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y195.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X111Y195.BY    net (fanout=7)        0.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X111Y195.CLK   Tdick                 0.247   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.771ns logic, 0.427ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y195.YQ    Tcko                  0.419   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X111Y195.BY    net (fanout=7)        0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X111Y195.CLK   Tckdi       (-Th)    -0.122   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.060 - 0.075)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y13.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y12.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X59Y12.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y12.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y12.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X59Y12.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y12.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y12.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X59Y12.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.075 - 0.060)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y13.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y12.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X59Y12.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y39.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y39.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y39.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.894ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 6)
  Clock Path Skew:      -0.148ns (0.602 - 0.750)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y164.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y164.F2     net (fanout=11)       1.115   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (4.212ns logic, 3.534ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.602 - 0.615)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y165.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y164.G1     net (fanout=5)        0.500   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y164.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y164.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (4.903ns logic, 2.974ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.844ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.602 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y167.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X99Y166.G2     net (fanout=6)        0.996   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X99Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X96Y165.G4     net (fanout=5)        0.631   ftop/gbe0/gmac/gmac/N17
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (4.172ns logic, 3.672ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.839ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.602 - 0.640)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y164.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y164.G3     net (fanout=5)        0.462   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y164.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y164.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.839ns (4.903ns logic, 2.936ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.602 - 0.640)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y164.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X99Y166.G4     net (fanout=7)        0.942   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X99Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X96Y165.G4     net (fanout=5)        0.631   ftop/gbe0/gmac/gmac/N17
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (4.146ns logic, 3.618ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.537ns (Levels of Logic = 4)
  Clock Path Skew:      -0.240ns (0.533 - 0.773)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_1 to ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y69.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_1
    SLICE_X106Y71.G1     net (fanout=3)        0.647   ftop/gbe0/gmac/rxfun_ptr<1>
    SLICE_X106Y71.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X106Y71.F2     net (fanout=1)        0.315   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X106Y71.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X109Y83.G1     net (fanout=23)       0.722   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X109Y83.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X102Y83.G1     net (fanout=10)       1.590   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X102Y83.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X102Y82.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/rxfun_inF/N8
    SLICE_X102Y82.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.537ns (3.322ns logic, 4.215ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.602 - 0.669)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_isSOF to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y165.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X94Y164.F1     net (fanout=8)        0.989   ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (4.287ns logic, 3.408ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 6)
  Clock Path Skew:      -0.162ns (0.602 - 0.764)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y165.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X100Y166.G4    net (fanout=4)        0.617   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X100Y166.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y165.G2     net (fanout=17)       0.709   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (4.227ns logic, 3.371ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 6)
  Clock Path Skew:      -0.148ns (0.602 - 0.750)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y164.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y164.F2     net (fanout=11)       1.115   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y172.F4     net (fanout=4)        0.660   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y172.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (4.158ns logic, 3.441ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.730ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.602 - 0.615)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y165.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y164.G1     net (fanout=5)        0.500   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y164.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y164.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y172.F4     net (fanout=4)        0.660   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y172.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (4.849ns logic, 2.881ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.602 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y167.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X99Y166.G2     net (fanout=6)        0.996   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X99Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X96Y165.G4     net (fanout=5)        0.631   ftop/gbe0/gmac/gmac/N17
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y172.F4     net (fanout=4)        0.660   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y172.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (4.118ns logic, 3.579ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 6)
  Clock Path Skew:      -0.148ns (0.602 - 0.750)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y164.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X94Y164.F2     net (fanout=11)       1.115   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y169.F1     net (fanout=11)       0.457   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X95Y168.G4     net (fanout=8)        0.593   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X95Y168.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y169.F2     net (fanout=9)        0.133   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (4.157ns logic, 3.425ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.692ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.602 - 0.640)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y164.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y164.G3     net (fanout=5)        0.462   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y164.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y164.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y172.F4     net (fanout=4)        0.660   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y172.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.692ns (4.849ns logic, 2.843ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.602 - 0.615)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y165.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X94Y164.G4     net (fanout=5)        0.414   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X94Y164.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y164.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (4.828ns logic, 2.888ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.602 - 0.615)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y165.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X94Y164.G1     net (fanout=5)        0.500   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X94Y164.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y164.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y169.F1     net (fanout=11)       0.457   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X95Y168.G4     net (fanout=8)        0.593   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X95Y168.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y169.F2     net (fanout=9)        0.133   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (4.848ns logic, 2.865ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.602 - 0.645)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y167.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X99Y166.G2     net (fanout=6)        0.996   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X99Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X96Y165.G4     net (fanout=5)        0.631   ftop/gbe0/gmac/gmac/N17
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y169.F1     net (fanout=11)       0.457   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X95Y168.G4     net (fanout=8)        0.593   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X95Y168.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y169.F2     net (fanout=9)        0.133   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (4.117ns logic, 3.563ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.602 - 0.640)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y164.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X94Y164.G3     net (fanout=5)        0.462   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X94Y164.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X94Y164.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X94Y164.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y165.G3     net (fanout=10)       0.374   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y169.F1     net (fanout=11)       0.457   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X95Y168.G4     net (fanout=8)        0.593   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X95Y168.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y169.F2     net (fanout=9)        0.133   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (4.848ns logic, 2.827ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.699 - 0.764)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_7 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y169.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_7
    G21.O2               net (fanout=2)        2.433   ftop/gbe0/gmac/gmac/txRS_txData<7>
    G21.OTCLK2           Tioock                0.708   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.203ns logic, 2.433ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 6)
  Clock Path Skew:      -0.116ns (0.602 - 0.718)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y165.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X100Y166.G2    net (fanout=7)        0.575   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X100Y166.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y165.G2     net (fanout=17)       0.709   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (4.230ns logic, 3.329ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.330 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_1_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y169.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS_1_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_1_1
    SLICE_X100Y166.G1    net (fanout=1)        0.615   ftop/gbe0/gmac/gmac/txRS_emitFCS_1_1
    SLICE_X100Y166.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y165.G2     net (fanout=17)       0.709   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y165.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y165.F3     net (fanout=11)       0.122   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y165.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X94Y169.G1     net (fanout=12)       0.620   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X94Y169.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X94Y169.F4     net (fanout=3)        0.550   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X94Y169.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y173.F1     net (fanout=4)        0.753   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y173.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (4.230ns logic, 3.369ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.469 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_23 to ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y64.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    SLICE_X107Y65.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxfun_sr<23>
    SLICE_X107Y65.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<3>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.463 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y69.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X102Y68.BX     net (fanout=3)        0.344   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X102Y68.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.498ns logic, 0.344ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.463 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y69.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X102Y69.BX     net (fanout=3)        0.344   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X102Y69.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.498ns logic, 0.344ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.067 - 0.049)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X107Y100.BX    net (fanout=1)        0.284   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X107Y100.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.422 - 0.360)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y92.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X104Y92.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X104Y92.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txOper/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txOperateD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.337 - 0.251)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txOper/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_txOperateD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y165.YQ     Tcko                  0.419   ftop/gbe0/gmac/txOper_dD_OUT
                                                       ftop/gbe0/gmac/txOper/dSyncReg2
    SLICE_X93Y162.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/txOper_dD_OUT
    SLICE_X93Y162.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txOperateD
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateD
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.541ns logic, 0.298ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y93.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X93Y93.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X93Y93.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.425 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y153.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X110Y151.BX    net (fanout=1)        0.328   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X110Y151.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.498ns logic, 0.328ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.408 - 0.354)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7 to ftop/gbe0/gmac/rxfun_inF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y82.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac_rx_get<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7
    SLICE_X105Y83.BX     net (fanout=2)        0.360   ftop/gbe0/gmac/gmac_rx_get<7>
    SLICE_X105Y83.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_inF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.458ns logic, 0.360ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.416 - 0.356)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9 to ftop/gbe0/gmac/rxfun_inF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y82.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac_rx_get<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_9
    SLICE_X106Y83.BX     net (fanout=2)        0.312   ftop/gbe0/gmac/gmac_rx_get<9>
    SLICE_X106Y83.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_inF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.519ns logic, 0.312ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.420 - 0.350)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y52.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X106Y53.BX     net (fanout=3)        0.343   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X106Y53.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.498ns logic, 0.343ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.428 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxOper/dSyncReg1 to ftop/gbe0/gmac/rxOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y158.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxOper/dSyncReg1
                                                       ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X104Y159.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X104Y159.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxOper_dD_OUT
                                                       ftop/gbe0/gmac/rxOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_6 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.463 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_6 to ftop/gbe0/gmac/rxfun_outF/data1_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y69.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_6
    SLICE_X102Y68.BY     net (fanout=3)        0.339   ftop/gbe0/gmac/rxfun_sr<6>
    SLICE_X102Y68.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.556ns logic, 0.339ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_6 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.463 - 0.343)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_6 to ftop/gbe0/gmac/rxfun_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y69.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_6
    SLICE_X102Y69.BY     net (fanout=3)        0.339   ftop/gbe0/gmac/rxfun_sr<6>
    SLICE_X102Y69.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.556ns logic, 0.339ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.045 - 0.038)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y160.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X102Y160.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X102Y160.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.086 - 0.073)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_17 to ftop/gbe0/gmac/rxfun_outF/data1_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y69.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    SLICE_X103Y69.BX     net (fanout=3)        0.314   ftop/gbe0/gmac/rxfun_sr<17>
    SLICE_X103Y69.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.050 - 0.042)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y160.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X101Y161.BX    net (fanout=4)        0.331   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X101Y161.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.458ns logic, 0.331ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.007 - 0.006)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y154.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X110Y154.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X110Y154.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.401 - 0.348)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y153.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5
    SLICE_X106Y151.BX    net (fanout=3)        0.341   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>
    SLICE_X106Y151.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.498ns logic, 0.341ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y53.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X107Y52.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X107Y52.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X104Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X104Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X94Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X94Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X94Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X94Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y66.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y66.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y66.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y66.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.089ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.340 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.G1     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y95.F4     net (fanout=11)       0.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y85.SR     net (fanout=17)       1.576   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y85.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.033ns (2.540ns logic, 3.493ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.404 - 0.469)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y97.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X108Y94.G2     net (fanout=3)        0.975   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X108Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X109Y96.F1     net (fanout=1)        0.392   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X109Y96.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y97.G2     net (fanout=15)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y97.F3     net (fanout=1)        0.469   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y99.CE     net (fanout=1)        0.554   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y99.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (2.980ns logic, 3.007ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.404 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y96.F3     net (fanout=20)       1.479   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y96.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y99.G1     net (fanout=25)       0.425   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y99.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y99.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y99.G2     net (fanout=2)        0.465   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y98.CE     net (fanout=2)        0.595   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (3.019ns logic, 2.985ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.404 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y96.F3     net (fanout=20)       1.479   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y96.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y99.G1     net (fanout=25)       0.425   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y99.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y99.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y99.G2     net (fanout=2)        0.465   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y98.CE     net (fanout=2)        0.595   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (3.019ns logic, 2.985ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.002ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.404 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y96.F3     net (fanout=20)       1.479   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y96.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y99.G1     net (fanout=25)       0.425   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y99.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y99.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y99.G2     net (fanout=2)        0.465   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y98.CE     net (fanout=2)        0.593   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (3.019ns logic, 2.983ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.002ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.404 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y96.F3     net (fanout=20)       1.479   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y96.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y99.G1     net (fanout=25)       0.425   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y99.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y99.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y99.G2     net (fanout=2)        0.465   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y98.CE     net (fanout=2)        0.593   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (3.019ns logic, 2.983ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.852ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.340 - 0.469)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y97.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X108Y96.G2     net (fanout=4)        0.631   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X108Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X108Y96.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.G1     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y95.F4     net (fanout=11)       0.045   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y85.SR     net (fanout=17)       1.576   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y85.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      5.852ns (3.153ns logic, 2.699ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.916ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.404 - 0.469)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y97.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X109Y94.G4     net (fanout=3)        0.408   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X109Y94.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X109Y96.G2     net (fanout=1)        0.289   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X109Y96.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X109Y96.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X109Y96.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y97.G2     net (fanout=15)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y97.F3     net (fanout=1)        0.469   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y99.CE     net (fanout=1)        0.554   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y99.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (3.558ns logic, 2.358ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.403 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y95.F4     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y95.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y88.F1     net (fanout=34)       1.188   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y88.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN1
    SLICE_X108Y98.CE     net (fanout=1)        0.575   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
    SLICE_X108Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (2.443ns logic, 3.541ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (0.332 - 0.459)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y79.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    SLICE_X104Y87.G2     net (fanout=5)        1.317   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
    SLICE_X104Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y90.G1     net (fanout=10)       0.645   ftop/gbe0/gmac/gmac/rxRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y90.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/N15
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<11>11
    SLICE_X101Y89.F2     net (fanout=4)        0.651   ftop/gbe0/gmac/gmac/rxRS_crc/N12
    SLICE_X101Y89.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/N23
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X104Y89.F2     net (fanout=1)        0.288   ftop/gbe0/gmac/gmac/rxRS_crc/N23
    SLICE_X104Y89.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (2.916ns logic, 2.901ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.929ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.404 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y96.F3     net (fanout=20)       1.479   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y96.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y99.G1     net (fanout=25)       0.425   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y99.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y99.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y99.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y97.F4     net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y99.CE     net (fanout=1)        0.554   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y99.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.929ns (3.020ns logic, 2.909ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.845ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.342 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.G1     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y85.G1     net (fanout=11)       0.958   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y82.BY     net (fanout=1)        0.788   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y82.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      5.845ns (2.227ns logic, 3.618ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.844ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.342 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.G1     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y85.G1     net (fanout=11)       0.958   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y82.BY     net (fanout=1)        0.788   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y82.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      5.844ns (2.226ns logic, 3.618ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.865ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.366 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.G1     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y84.F1     net (fanout=11)       0.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y84.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X108Y85.BY     net (fanout=1)        0.821   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X108Y85.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      5.865ns (2.212ns logic, 3.653ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.864ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.366 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.G1     net (fanout=2)        0.412   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X109Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y84.F1     net (fanout=11)       0.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y84.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X108Y85.BY     net (fanout=1)        0.821   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X108Y85.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (2.211ns logic, 3.653ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.750ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.332 - 0.462)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y76.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    SLICE_X104Y87.G1     net (fanout=4)        1.250   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
    SLICE_X104Y87.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y90.G1     net (fanout=10)       0.645   ftop/gbe0/gmac/gmac/rxRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y90.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/N15
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<11>11
    SLICE_X101Y89.F2     net (fanout=4)        0.651   ftop/gbe0/gmac/gmac/rxRS_crc/N12
    SLICE_X101Y89.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/N23
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X104Y89.F2     net (fanout=1)        0.288   ftop/gbe0/gmac/gmac/rxRS_crc/N23
    SLICE_X104Y89.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      5.750ns (2.916ns logic, 2.834ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.404 - 0.469)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y97.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X109Y94.G3     net (fanout=4)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X109Y94.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X109Y96.G2     net (fanout=1)        0.289   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X109Y96.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X109Y96.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X109Y96.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y97.G2     net (fanout=15)       0.617   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y97.F3     net (fanout=1)        0.469   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y99.CE     net (fanout=1)        0.554   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y99.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (3.483ns logic, 2.306ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.316 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y95.F4     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y95.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y94.F3     net (fanout=34)       0.033   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y94.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X103Y87.CE     net (fanout=17)       1.517   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X103Y87.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (2.443ns logic, 3.328ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.316 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y95.F4     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y95.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y94.F3     net (fanout=34)       0.033   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y94.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X103Y87.CE     net (fanout=17)       1.517   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X103Y87.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (2.443ns logic, 3.328ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.306 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y96.F1     net (fanout=20)       1.460   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y96.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y95.F4     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y95.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y94.F3     net (fanout=34)       0.033   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y94.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X101Y91.CE     net (fanout=17)       1.502   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X101Y91.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (2.443ns logic, 3.313ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.396 - 0.334)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y95.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X105Y95.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X105Y95.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.440 - 0.383)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y93.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X111Y90.BX     net (fanout=7)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X111Y90.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.481ns logic, 0.311ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.423 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y88.G1     net (fanout=10)       0.393   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y88.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.418ns logic, 0.393ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.423 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y88.G1     net (fanout=10)       0.393   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y88.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.418ns logic, 0.393ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.044 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X109Y79.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X109Y79.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.458ns logic, 0.324ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y90.G1     net (fanout=10)       0.415   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.418ns logic, 0.415ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y90.G1     net (fanout=10)       0.415   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.418ns logic, 0.415ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y91.G1     net (fanout=10)       0.415   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.418ns logic, 0.415ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y91.G1     net (fanout=10)       0.415   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.418ns logic, 0.415ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y90.G2     net (fanout=13)       0.444   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.395ns logic, 0.444ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y90.G2     net (fanout=13)       0.444   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.395ns logic, 0.444ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y91.G2     net (fanout=13)       0.444   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.395ns logic, 0.444ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y90.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y91.G2     net (fanout=13)       0.444   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.395ns logic, 0.444ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.027 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y92.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X110Y93.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X110Y93.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.416 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X106Y79.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X106Y79.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.498ns logic, 0.324ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y85.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X105Y84.BX     net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X105Y84.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.057 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X110Y74.BX     net (fanout=2)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X110Y74.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.440 - 0.383)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y93.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X111Y90.BY     net (fanout=6)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X111Y90.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.518ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.462 - 0.408)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y77.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X108Y76.BX     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X108Y76.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.360 - 0.289)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y91.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X101Y90.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X101Y90.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X98Y99.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X98Y99.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X98Y91.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X98Y91.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X110Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X110Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X110Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X110Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.176ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 0)
  Clock Path Skew:      -4.665ns (-1.288 - 3.377)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y31.SR      net (fanout=3)        1.482   ftop/clkN210/rstInD
    SLICE_X71Y31.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (1.029ns logic, 1.482ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.952ns (Levels of Logic = 0)
  Clock Path Skew:      -3.206ns (-0.505 - 2.701)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y31.SR      net (fanout=3)        1.185   ftop/clkN210/rstInD
    SLICE_X71Y31.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (0.767ns logic, 1.185ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y31.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y31.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y31.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3162784 paths analyzed, 50200 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.987ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.665ns (Levels of Logic = 9)
  Clock Path Skew:      -0.322ns (0.579 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outFunl_inF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.G4      net (fanout=20)       0.378   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y119.G2     net (fanout=128)      4.071   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y119.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N116
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<47>_SW0
    SLICE_X24Y118.SR     net (fanout=1)        0.953   ftop/edp0/edp_outFunl_inF/N116
    SLICE_X24Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     18.665ns (6.269ns logic, 12.396ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.342ns (Levels of Logic = 10)
  Clock Path Skew:      -0.322ns (0.579 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y90.G4      net (fanout=7)        1.165   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y90.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X24Y118.G1     net (fanout=135)      2.419   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X24Y118.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<87>_SW0
    SLICE_X25Y118.SR     net (fanout=1)        1.053   ftop/edp0/edp_tlpBRAM_mRespF/N28
    SLICE_X25Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<87>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87
    -------------------------------------------------  ---------------------------
    Total                                     18.342ns (6.925ns logic, 11.417ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.215ns (Levels of Logic = 10)
  Clock Path Skew:      -0.322ns (0.579 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X27Y90.G1      net (fanout=7)        1.220   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X24Y118.G3     net (fanout=135)      2.292   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X24Y118.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<87>_SW0
    SLICE_X25Y118.SR     net (fanout=1)        1.053   ftop/edp0/edp_tlpBRAM_mRespF/N28
    SLICE_X25Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<87>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_87
    -------------------------------------------------  ---------------------------
    Total                                     18.215ns (6.870ns logic, 11.345ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_103 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.356ns (Levels of Logic = 10)
  Clock Path Skew:      -0.174ns (0.559 - 0.733)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X27Y90.G1      net (fanout=7)        1.220   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y88.G1      net (fanout=135)      2.881   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y88.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<31>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<103>_SW0
    SLICE_X34Y94.SR      net (fanout=1)        0.605   ftop/edp0/edp_tlpBRAM_mRespF/N260
    SLICE_X34Y94.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<103>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_103
    -------------------------------------------------  ---------------------------
    Total                                     18.356ns (6.870ns logic, 11.486ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.104ns (Levels of Logic = 10)
  Clock Path Skew:      -0.237ns (0.664 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X27Y90.G1      net (fanout=7)        1.220   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X17Y113.G3     net (fanout=135)      2.318   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X17Y113.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N42
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<80>_SW0
    SLICE_X16Y113.SR     net (fanout=1)        0.971   ftop/edp0/edp_tlpBRAM_mRespF/N42
    SLICE_X16Y113.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<80>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80
    -------------------------------------------------  ---------------------------
    Total                                     18.104ns (6.815ns logic, 11.289ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.996ns (Levels of Logic = 8)
  Clock Path Skew:      -0.322ns (0.579 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outFunl_inF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X28Y70.G1      net (fanout=377)      0.625   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y119.G2     net (fanout=128)      4.071   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y119.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N116
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<47>_SW0
    SLICE_X24Y118.SR     net (fanout=1)        0.953   ftop/edp0/edp_outFunl_inF/N116
    SLICE_X24Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     17.996ns (5.653ns logic, 12.343ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_108 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.143ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.567 - 0.733)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X27Y90.G1      net (fanout=7)        1.220   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y80.G4      net (fanout=135)      2.120   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y80.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<20>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<108>_SW0
    SLICE_X35Y81.SR      net (fanout=1)        1.153   ftop/edp0/edp_tlpBRAM_mRespF/N250
    SLICE_X35Y81.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<108>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_108
    -------------------------------------------------  ---------------------------
    Total                                     18.143ns (6.870ns logic, 11.273ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_1 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.859ns (Levels of Logic = 10)
  Clock Path Skew:      -0.449ns (0.579 - 1.028)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_1 to ftop/edp0/edp_outFunl_inF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y34.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_1
    SLICE_X61Y37.F4      net (fanout=9)        1.093   ftop/edp0/edp_outBF_rWrPtr<1>
    SLICE_X61Y37.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X61Y38.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X61Y38.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X61Y39.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X61Y39.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X37Y49.F3      net (fanout=8)        1.884   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.G4      net (fanout=20)       0.378   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y119.G2     net (fanout=128)      4.071   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y119.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N116
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<47>_SW0
    SLICE_X24Y118.SR     net (fanout=1)        0.953   ftop/edp0/edp_outFunl_inF/N116
    SLICE_X24Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     17.859ns (6.431ns logic, 11.428ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.937ns (Levels of Logic = 8)
  Clock Path Skew:      -0.322ns (0.579 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outFunl_inF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.F1      net (fanout=61)       1.791   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.G4      net (fanout=20)       0.378   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y119.G2     net (fanout=128)      4.071   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y119.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N116
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<47>_SW0
    SLICE_X24Y118.SR     net (fanout=1)        0.953   ftop/edp0/edp_outFunl_inF/N116
    SLICE_X24Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     17.937ns (5.653ns logic, 12.284ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_102 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.075ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.579 - 0.733)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X27Y90.G1      net (fanout=7)        1.220   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X33Y77.G3      net (fanout=135)      2.319   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X33Y77.Y       Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<30>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<102>_SW0
    SLICE_X32Y76.SR      net (fanout=1)        0.941   ftop/edp0/edp_tlpBRAM_mRespF/N262
    SLICE_X32Y76.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<102>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_102
    -------------------------------------------------  ---------------------------
    Total                                     18.075ns (6.815ns logic, 11.260ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.985ns (Levels of Logic = 10)
  Clock Path Skew:      -0.237ns (0.664 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y90.G4      net (fanout=7)        1.165   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y90.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X17Y113.G1     net (fanout=135)      2.199   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X17Y113.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N42
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<80>_SW0
    SLICE_X16Y113.SR     net (fanout=1)        0.971   ftop/edp0/edp_tlpBRAM_mRespF/N42
    SLICE_X16Y113.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<80>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_80
    -------------------------------------------------  ---------------------------
    Total                                     17.985ns (6.870ns logic, 11.115ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_105 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.051ns (Levels of Logic = 10)
  Clock Path Skew:      -0.162ns (0.571 - 0.733)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X27Y90.G1      net (fanout=7)        1.220   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y77.G1      net (fanout=135)      2.167   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y77.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<17>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<105>_SW0
    SLICE_X33Y79.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N256
    SLICE_X33Y79.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<105>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_105
    -------------------------------------------------  ---------------------------
    Total                                     18.051ns (6.870ns logic, 11.181ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.954ns (Levels of Logic = 9)
  Clock Path Skew:      -0.242ns (0.659 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outFunl_inF/data0_reg_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.G4      net (fanout=20)       0.378   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y109.G2     net (fanout=128)      3.372   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y109.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N118
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<46>_SW0
    SLICE_X24Y109.SR     net (fanout=1)        0.941   ftop/edp0/edp_outFunl_inF/N118
    SLICE_X24Y109.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<46>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_46
    -------------------------------------------------  ---------------------------
    Total                                     17.954ns (6.269ns logic, 11.685ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.011ns (Levels of Logic = 10)
  Clock Path Skew:      -0.179ns (0.554 - 0.733)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X27Y90.G1      net (fanout=7)        1.220   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X39Y85.G1      net (fanout=135)      2.649   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X39Y85.Y       Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<23>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<111>_SW0
    SLICE_X39Y86.SR      net (fanout=1)        0.547   ftop/edp0/edp_tlpBRAM_mRespF/N242
    SLICE_X39Y86.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<111>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_111
    -------------------------------------------------  ---------------------------
    Total                                     18.011ns (6.815ns logic, 11.196ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_105 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.026ns (Levels of Logic = 10)
  Clock Path Skew:      -0.162ns (0.571 - 0.733)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y90.G4      net (fanout=7)        1.165   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y90.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X34Y77.G2      net (fanout=135)      2.142   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X34Y77.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<17>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<105>_SW0
    SLICE_X33Y79.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N256
    SLICE_X33Y79.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<105>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_105
    -------------------------------------------------  ---------------------------
    Total                                     18.026ns (6.925ns logic, 11.101ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_0 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.725ns (Levels of Logic = 10)
  Clock Path Skew:      -0.449ns (0.579 - 1.028)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_0 to ftop/edp0/edp_outFunl_inF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y34.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_0
    SLICE_X61Y37.F2      net (fanout=9)        0.988   ftop/edp0/edp_outBF_rWrPtr<0>
    SLICE_X61Y37.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X61Y38.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X61Y38.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X61Y39.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X61Y39.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X37Y49.F3      net (fanout=8)        1.884   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.G4      net (fanout=20)       0.378   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y119.G2     net (fanout=128)      4.071   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y119.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N116
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<47>_SW0
    SLICE_X24Y118.SR     net (fanout=1)        0.953   ftop/edp0/edp_outFunl_inF/N116
    SLICE_X24Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     17.725ns (6.402ns logic, 11.323ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_nearBufReady (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.970ns (Levels of Logic = 9)
  Clock Path Skew:      -0.187ns (0.579 - 0.766)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_nearBufReady to ftop/edp0/edp_outFunl_inF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.XQ      Tcko                  0.521   ftop/edp0/edp_nearBufReady
                                                       ftop/edp0/edp_nearBufReady
    SLICE_X31Y56.F2      net (fanout=1)        2.068   ftop/edp0/edp_nearBufReady
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.G4      net (fanout=20)       0.378   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y119.G2     net (fanout=128)      4.071   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y119.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N116
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<47>_SW0
    SLICE_X24Y118.SR     net (fanout=1)        0.953   ftop/edp0/edp_outFunl_inF/N116
    SLICE_X24Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     17.970ns (6.266ns logic, 11.704ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_6 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.692ns (Levels of Logic = 9)
  Clock Path Skew:      -0.449ns (0.579 - 1.028)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_6 to ftop/edp0/edp_outFunl_inF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y47.YQ      Tcko                  0.524   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_6
    SLICE_X42Y52.G1      net (fanout=3)        1.134   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
    SLICE_X42Y52.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l222c1111
    SLICE_X42Y52.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X42Y52.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X27Y70.G4      net (fanout=5)        2.908   ftop/edp0/N210
    SLICE_X27Y70.Y       Tilo                  0.561   ftop/edp0/N172
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2_SW0
    SLICE_X27Y70.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2_SW0/O
    SLICE_X27Y70.X       Tilo                  0.562   ftop/edp0/N172
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2
    SLICE_X30Y70.F3      net (fanout=6)        0.698   ftop/edp0/N172
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.G4      net (fanout=20)       0.378   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y119.G2     net (fanout=128)      4.071   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y119.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N116
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<47>_SW0
    SLICE_X24Y118.SR     net (fanout=1)        0.953   ftop/edp0/edp_outFunl_inF/N116
    SLICE_X24Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     17.692ns (6.307ns logic, 11.385ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.803ns (Levels of Logic = 8)
  Clock Path Skew:      -0.322ns (0.579 - 0.901)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_outFunl_inF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y71.G4      net (fanout=40)       0.146   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.G4      net (fanout=20)       0.378   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X28Y76.G1      net (fanout=7)        0.846   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X28Y76.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X25Y119.G2     net (fanout=128)      4.071   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X25Y119.Y      Tilo                  0.561   ftop/edp0/edp_outFunl_inF/N116
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<47>_SW0
    SLICE_X24Y118.SR     net (fanout=1)        0.953   ftop/edp0/edp_outFunl_inF/N116
    SLICE_X24Y118.CLK    Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<47>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     17.803ns (5.668ns logic, 12.135ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_110 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.929ns (Levels of Logic = 10)
  Clock Path Skew:      -0.194ns (0.539 - 0.733)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.YQ      Tcko                  0.524   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y56.F1      net (fanout=8)        2.760   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y56.X       Tilo                  0.562   ftop/edp0/edp_mesgSeq
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.F2      net (fanout=1)        0.358   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X33Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.F2      net (fanout=3)        0.827   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X37Y49.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X30Y70.G1      net (fanout=61)       1.796   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X30Y70.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.F4      net (fanout=40)       0.107   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X30Y70.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X30Y71.G1      net (fanout=377)      0.300   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X30Y71.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.F3      net (fanout=20)       0.062   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X30Y71.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X30Y84.G4      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X30Y84.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X27Y90.G1      net (fanout=7)        1.220   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X35Y84.G3      net (fanout=135)      2.568   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X35Y84.Y       Tilo                  0.561   ftop/edp0/edp_outFunl_inF_D_OUT<22>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<110>_SW0
    SLICE_X34Y84.SR      net (fanout=1)        0.546   ftop/edp0/edp_tlpBRAM_mRespF/N244
    SLICE_X34Y84.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<110>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_110
    -------------------------------------------------  ---------------------------
    Total                                     17.929ns (6.815ns logic, 11.114ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (0.910 - 0.714)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_29
    SLICE_X48Y39.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X48Y39.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.287ns logic, 0.295ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (0.910 - 0.714)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_29
    SLICE_X48Y39.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X48Y39.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.288ns logic, 0.295ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_9 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.393 - 0.279)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_9 to ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y133.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<9>
                                                       ftop/cp/wci_reqF_q_0_9
    SLICE_X86Y132.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<9>
    SLICE_X86Y132.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_9 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.393 - 0.279)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_9 to ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y133.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<9>
                                                       ftop/cp/wci_reqF_q_0_9
    SLICE_X86Y132.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<9>
    SLICE_X86Y132.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.590 - 0.486)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y164.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X42Y164.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X42Y164.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.590 - 0.486)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y164.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X42Y164.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X42Y164.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.529 - 0.448)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X60Y81.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X60Y81.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.529 - 0.448)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X60Y81.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X60Y81.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.465 - 0.378)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y182.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X56Y183.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X56Y183.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.465 - 0.378)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y182.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X56Y183.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X56Y183.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_18 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.530 - 0.442)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_18 to ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_18
    SLICE_X64Y70.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<18>
    SLICE_X64Y70.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_18 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.530 - 0.442)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_18 to ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_18
    SLICE_X64Y70.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<18>
    SLICE_X64Y70.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.562 - 0.481)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y128.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X82Y128.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X82Y128.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.562 - 0.481)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y128.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X82Y128.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X82Y128.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_7 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.539 - 0.448)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_7 to ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y124.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<7>
                                                       ftop/cp/wci_reqF_q_0_7
    SLICE_X84Y125.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<7>
    SLICE_X84Y125.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.287ns logic, 0.344ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_7 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.539 - 0.448)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_7 to ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y124.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<7>
                                                       ftop/cp/wci_reqF_q_0_7
    SLICE_X84Y125.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<7>
    SLICE_X84Y125.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.288ns logic, 0.344ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_28 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.132ns (0.595 - 0.463)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_28 to ftop/edp0/wci_reqF/Mram_arr29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.YQ      Tcko                  0.477   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_28
    SLICE_X46Y41.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<28>
    SLICE_X46Y41.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<28>
                                                       ftop/edp0/wci_reqF/Mram_arr29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_28 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.132ns (0.595 - 0.463)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_28 to ftop/edp0/wci_reqF/Mram_arr29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.YQ      Tcko                  0.477   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_28
    SLICE_X46Y41.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<28>
    SLICE_X46Y41.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<28>
                                                       ftop/edp0/wci_reqF/Mram_arr29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[57].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.054 - 0.046)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[57].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y63.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<57>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[57].U_DQ
    SLICE_X44Y62.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<57>
    SLICE_X44Y62.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<57>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.465 - 0.375)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X34Y32.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X34Y32.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/sSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/sSyncReg2/SR
  Location pin: SLICE_X70Y202.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/sSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/sSyncReg2/SR
  Location pin: SLICE_X70Y202.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/sSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/sSyncReg1/SR
  Location pin: SLICE_X70Y202.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/sSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/sSyncReg1/SR
  Location pin: SLICE_X70Y202.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Location pin: SLICE_X4Y24.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sync/dLastState/SR
  Location pin: SLICE_X4Y24.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_5/SR
  Location pin: SLICE_X0Y92.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_5/SR
  Location pin: SLICE_X0Y92.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_4/SR
  Location pin: SLICE_X0Y92.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_4/SR
  Location pin: SLICE_X0Y92.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_7/SR
  Location pin: SLICE_X0Y94.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_7/SR
  Location pin: SLICE_X0Y94.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_6/SR
  Location pin: SLICE_X0Y94.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_6/SR
  Location pin: SLICE_X0Y94.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y89.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y89.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X36Y141.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X36Y141.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X36Y141.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X36Y141.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.494ns|            0|            0|            2|      3162785|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.176ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     18.987ns|          N/A|            0|            0|      3162784|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.089|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.894|         |    3.701|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.987|         |         |         |
sys0_clkp      |   18.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.987|         |         |         |
sys0_clkp      |   18.987|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3179083 paths, 0 nets, and 93017 connections

Design statistics:
   Minimum period:  18.987ns{1}   (Maximum frequency:  52.668MHz)
   Maximum path delay from/to any node:   1.198ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 15 14:11:40 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 827 MB



