#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jun 22 16:43:22 2024
# Process ID: 44164
# Current directory: /home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1
# Command line: vivado -log pll_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pll_test.tcl -notrace
# Log file: /home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/pll_test.vdi
# Journal file: /home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/vivado.jou
# Running On        :qian
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :4071.155 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16648 MB
# Swap memory       :4294 MB
# Total Virtual     :20943 MB
# Available Virtual :14063 MB
#-----------------------------------------------------------
source pll_test.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1420.898 ; gain = 0.027 ; free physical = 2228 ; free virtual = 13037
Command: link_design -top pll_test -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/nakashima/projects/zynq-7010/tutorial/pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.047 ; gain = 0.000 ; free physical = 1938 ; free virtual = 12741
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2470.402 ; gain = 580.734 ; free physical = 1410 ; free virtual = 12213
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.srcs/constrs_1/new/pll.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.srcs/constrs_1/new/pll.xdc:2]
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/pll/pll.srcs/constrs_1/new/pll.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.340 ; gain = 0.000 ; free physical = 1402 ; free virtual = 12205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2476.340 ; gain = 1055.441 ; free physical = 1402 ; free virtual = 12205
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2540.371 ; gain = 64.031 ; free physical = 1375 ; free virtual = 12198

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 138d46d1e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2540.371 ; gain = 0.000 ; free physical = 1374 ; free virtual = 12197

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 138d46d1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 138d46d1e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Phase 1 Initialization | Checksum: 138d46d1e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 138d46d1e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 138d46d1e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Phase 2 Timer Update And Timing Data Collection | Checksum: 138d46d1e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b43138b3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Retarget | Checksum: 1b43138b3
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b43138b3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Constant propagation | Checksum: 1b43138b3
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2abd530e1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Sweep | Checksum: 2abd530e1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2abd530e1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
BUFG optimization | Checksum: 2abd530e1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2abd530e1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Shift Register Optimization | Checksum: 2abd530e1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2abd530e1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Post Processing Netlist | Checksum: 2abd530e1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ffc348bc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ffc348bc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Phase 9 Finalization | Checksum: 1ffc348bc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ffc348bc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ffc348bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ffc348bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
Ending Netlist Obfuscation Task | Checksum: 1ffc348bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.098 ; gain = 0.000 ; free physical = 1080 ; free virtual = 11883
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file pll_test_drc_opted.rpt -pb pll_test_drc_opted.pb -rpx pll_test_drc_opted.rpx
Command: report_drc -file pll_test_drc_opted.rpt -pb pll_test_drc_opted.pb -rpx pll_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/pll_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1022 ; free virtual = 11845
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1022 ; free virtual = 11845
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1022 ; free virtual = 11845
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11845
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11845
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11845
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11845
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/pll_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1046 ; free virtual = 11852
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1982353a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1046 ; free virtual = 11852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1046 ; free virtual = 11852

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14d43e3a8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1030 ; free virtual = 11836

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182184752

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1030 ; free virtual = 11836

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182184752

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1030 ; free virtual = 11836
Phase 1 Placer Initialization | Checksum: 182184752

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1030 ; free virtual = 11836

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 190290b72

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1029 ; free virtual = 11835

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b382c6a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11839

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f4ba89f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11839

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d70cc148

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1059 ; free virtual = 11865

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1058 ; free virtual = 11864

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d3eb3c55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1058 ; free virtual = 11864
Phase 2.4 Global Placement Core | Checksum: 25027277c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1059 ; free virtual = 11865
Phase 2 Global Placement | Checksum: 25027277c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1059 ; free virtual = 11865

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f1b53846

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1059 ; free virtual = 11865

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f60f185e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1057 ; free virtual = 11863

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24804722e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1057 ; free virtual = 11863

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24804722e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1057 ; free virtual = 11863

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a7dd7825

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1054 ; free virtual = 11860

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dd742223

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1054 ; free virtual = 11860

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 179d607a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1054 ; free virtual = 11860

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 179d607a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1054 ; free virtual = 11860
Phase 3 Detail Placement | Checksum: 179d607a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1054 ; free virtual = 11860

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1600e02f6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.194 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 114379497

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1054 ; free virtual = 11860
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 197d4ad5b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1054 ; free virtual = 11860
Phase 4.1.1.1 BUFG Insertion | Checksum: 1600e02f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1054 ; free virtual = 11860

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.777. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f97cd809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860
Phase 4.1 Post Commit Optimization | Checksum: 1f97cd809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f97cd809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f97cd809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860
Phase 4.3 Placer Reporting | Checksum: 1f97cd809

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 250f57250

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860
Ending Placer Task | Checksum: 21663f288

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1055 ; free virtual = 11860
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pll_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1047 ; free virtual = 11853
INFO: [Vivado 12-24828] Executing command : report_utilization -file pll_test_utilization_placed.rpt -pb pll_test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file pll_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11839
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11839
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11840
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11840
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11839
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11840
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1032 ; free virtual = 11839
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1032 ; free virtual = 11839
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/pll_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1014 ; free virtual = 11821
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.777 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 1009 ; free virtual = 11815
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 999 ; free virtual = 11805
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 999 ; free virtual = 11805
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 987 ; free virtual = 11794
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 987 ; free virtual = 11794
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 991 ; free virtual = 11799
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2867.117 ; gain = 0.000 ; free physical = 991 ; free virtual = 11799
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/pll_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d894ac4a ConstDB: 0 ShapeSum: d436ef13 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: a2424ae2 | NumContArr: 8c8c82b7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b420c2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2917.094 ; gain = 0.984 ; free physical = 909 ; free virtual = 11715

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b420c2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2917.094 ; gain = 0.984 ; free physical = 909 ; free virtual = 11715

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b420c2d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2917.094 ; gain = 0.984 ; free physical = 909 ; free virtual = 11715
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2c11b7ef4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 896 ; free virtual = 11703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.773  | TNS=0.000  | WHS=-0.067 | THS=-0.501 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 165
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 165
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30d025112

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 894 ; free virtual = 11701

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 30d025112

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 894 ; free virtual = 11701

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 279556897

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 894 ; free virtual = 11701
Phase 4 Initial Routing | Checksum: 279556897

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 894 ; free virtual = 11701

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.736  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 333734956

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703
Phase 5 Rip-up And Reroute | Checksum: 333734956

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 333734956

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 333734956

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703
Phase 6 Delay and Skew Optimization | Checksum: 333734956

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.736  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2c4dc88d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703
Phase 7 Post Hold Fix | Checksum: 2c4dc88d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0306869 %
  Global Horizontal Routing Utilization  = 0.051011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2c4dc88d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c4dc88d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 222320437

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 222320437

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.736  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 222320437

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703
Total Elapsed time in route_design: 8.32 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 138022499

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 138022499

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.156 ; gain = 28.047 ; free physical = 897 ; free virtual = 11703

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2944.156 ; gain = 77.039 ; free physical = 896 ; free virtual = 11703
INFO: [Vivado 12-24828] Executing command : report_drc -file pll_test_drc_routed.rpt -pb pll_test_drc_routed.pb -rpx pll_test_drc_routed.rpx
Command: report_drc -file pll_test_drc_routed.rpt -pb pll_test_drc_routed.pb -rpx pll_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/pll_test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pll_test_methodology_drc_routed.rpt -pb pll_test_methodology_drc_routed.pb -rpx pll_test_methodology_drc_routed.rpx
Command: report_methodology -file pll_test_methodology_drc_routed.rpt -pb pll_test_methodology_drc_routed.pb -rpx pll_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/pll_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file pll_test_timing_summary_routed.rpt -pb pll_test_timing_summary_routed.pb -rpx pll_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pll_test_route_status.rpt -pb pll_test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pll_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pll_test_bus_skew_routed.rpt -pb pll_test_bus_skew_routed.pb -rpx pll_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file pll_test_power_routed.rpt -pb pll_test_power_summary_routed.pb -rpx pll_test_power_routed.rpx
Command: report_power -file pll_test_power_routed.rpt -pb pll_test_power_summary_routed.pb -rpx pll_test_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pll_test_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.488 ; gain = 0.000 ; free physical = 841 ; free virtual = 11649
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.488 ; gain = 0.000 ; free physical = 841 ; free virtual = 11649
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.488 ; gain = 0.000 ; free physical = 841 ; free virtual = 11649
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3046.488 ; gain = 0.000 ; free physical = 840 ; free virtual = 11649
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.488 ; gain = 0.000 ; free physical = 840 ; free virtual = 11648
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.488 ; gain = 0.000 ; free physical = 839 ; free virtual = 11648
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3046.488 ; gain = 0.000 ; free physical = 839 ; free virtual = 11648
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/pll/pll.runs/impl_1/pll_test_routed.dcp' has been generated.
Command: write_bitstream -force pll_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pll_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3266.602 ; gain = 220.113 ; free physical = 582 ; free virtual = 11393
INFO: [Common 17-206] Exiting Vivado at Sat Jun 22 16:44:21 2024...
