Loading plugins phase: Elapsed time ==> 0s.207ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Controller.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.441ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.084ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Controller.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Controller.cyprj -dcpsoc3 Controller.v -verilog
======================================================================

======================================================================
Compiling:  Controller.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Controller.cyprj -dcpsoc3 Controller.v -verilog
======================================================================

======================================================================
Compiling:  Controller.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Controller.cyprj -dcpsoc3 -verilog Controller.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Mar 24 16:21:45 2018


======================================================================
Compiling:  Controller.v
Program  :   vpp
Options  :    -yv2 -q10 Controller.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Mar 24 16:21:45 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Controller.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Controller.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Controller.cyprj -dcpsoc3 -verilog Controller.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Mar 24 16:21:46 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\codegentemp\Controller.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\codegentemp\Controller.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Controller.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Controller.cyprj -dcpsoc3 -verilog Controller.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Mar 24 16:21:48 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\codegentemp\Controller.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\codegentemp\Controller.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SBUS_UART:BUART:tx_hd_send_break\
	\SBUS_UART:BUART:tx_ctrl_mark\
	\SBUS_UART:BUART:reset_sr\
	Net_59
	Net_53
	\SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_48
	\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\SBUS_UART:BUART:sRX:MODULE_5:lt\
	\SBUS_UART:BUART:sRX:MODULE_5:eq\
	\SBUS_UART:BUART:sRX:MODULE_5:gt\
	\SBUS_UART:BUART:sRX:MODULE_5:gte\
	\SBUS_UART:BUART:sRX:MODULE_5:lte\
	\PWM_Brake:PWMUDB:km_run\
	\PWM_Brake:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Brake:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Brake:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Brake:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Brake:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Brake:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Brake:PWMUDB:capt_rising\
	\PWM_Brake:PWMUDB:capt_falling\
	\PWM_Brake:PWMUDB:trig_rise\
	\PWM_Brake:PWMUDB:trig_fall\
	\PWM_Brake:PWMUDB:sc_kill\
	\PWM_Brake:PWMUDB:min_kill\
	\PWM_Brake:PWMUDB:km_tc\
	\PWM_Brake:PWMUDB:db_tc\
	\PWM_Brake:PWMUDB:dith_sel\
	\PWM_Brake:PWMUDB:compare2\
	\PWM_Brake:Net_101\
	Net_162
	Net_163
	\PWM_Brake:PWMUDB:MODULE_6:b_31\
	\PWM_Brake:PWMUDB:MODULE_6:b_30\
	\PWM_Brake:PWMUDB:MODULE_6:b_29\
	\PWM_Brake:PWMUDB:MODULE_6:b_28\
	\PWM_Brake:PWMUDB:MODULE_6:b_27\
	\PWM_Brake:PWMUDB:MODULE_6:b_26\
	\PWM_Brake:PWMUDB:MODULE_6:b_25\
	\PWM_Brake:PWMUDB:MODULE_6:b_24\
	\PWM_Brake:PWMUDB:MODULE_6:b_23\
	\PWM_Brake:PWMUDB:MODULE_6:b_22\
	\PWM_Brake:PWMUDB:MODULE_6:b_21\
	\PWM_Brake:PWMUDB:MODULE_6:b_20\
	\PWM_Brake:PWMUDB:MODULE_6:b_19\
	\PWM_Brake:PWMUDB:MODULE_6:b_18\
	\PWM_Brake:PWMUDB:MODULE_6:b_17\
	\PWM_Brake:PWMUDB:MODULE_6:b_16\
	\PWM_Brake:PWMUDB:MODULE_6:b_15\
	\PWM_Brake:PWMUDB:MODULE_6:b_14\
	\PWM_Brake:PWMUDB:MODULE_6:b_13\
	\PWM_Brake:PWMUDB:MODULE_6:b_12\
	\PWM_Brake:PWMUDB:MODULE_6:b_11\
	\PWM_Brake:PWMUDB:MODULE_6:b_10\
	\PWM_Brake:PWMUDB:MODULE_6:b_9\
	\PWM_Brake:PWMUDB:MODULE_6:b_8\
	\PWM_Brake:PWMUDB:MODULE_6:b_7\
	\PWM_Brake:PWMUDB:MODULE_6:b_6\
	\PWM_Brake:PWMUDB:MODULE_6:b_5\
	\PWM_Brake:PWMUDB:MODULE_6:b_4\
	\PWM_Brake:PWMUDB:MODULE_6:b_3\
	\PWM_Brake:PWMUDB:MODULE_6:b_2\
	\PWM_Brake:PWMUDB:MODULE_6:b_1\
	\PWM_Brake:PWMUDB:MODULE_6:b_0\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_164
	Net_161
	\PWM_Brake:Net_113\
	\PWM_Brake:Net_107\
	\PWM_Brake:Net_114\
	Net_205
	\Handle_Encoder:Net_1129\
	\Handle_Encoder:Cnt16:Net_82\
	\Handle_Encoder:Cnt16:Net_95\
	\Handle_Encoder:Cnt16:Net_91\
	\Handle_Encoder:Cnt16:Net_102\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_Steer:PWMUDB:km_run\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Steer:PWMUDB:capt_rising\
	\PWM_Steer:PWMUDB:capt_falling\
	\PWM_Steer:PWMUDB:trig_rise\
	\PWM_Steer:PWMUDB:trig_fall\
	\PWM_Steer:PWMUDB:sc_kill\
	\PWM_Steer:PWMUDB:min_kill\
	\PWM_Steer:PWMUDB:km_tc\
	\PWM_Steer:PWMUDB:db_tc\
	\PWM_Steer:PWMUDB:dith_sel\
	\PWM_Steer:PWMUDB:compare2\
	\PWM_Steer:Net_101\
	Net_340
	Net_327
	\PWM_Steer:PWMUDB:MODULE_7:b_31\
	\PWM_Steer:PWMUDB:MODULE_7:b_30\
	\PWM_Steer:PWMUDB:MODULE_7:b_29\
	\PWM_Steer:PWMUDB:MODULE_7:b_28\
	\PWM_Steer:PWMUDB:MODULE_7:b_27\
	\PWM_Steer:PWMUDB:MODULE_7:b_26\
	\PWM_Steer:PWMUDB:MODULE_7:b_25\
	\PWM_Steer:PWMUDB:MODULE_7:b_24\
	\PWM_Steer:PWMUDB:MODULE_7:b_23\
	\PWM_Steer:PWMUDB:MODULE_7:b_22\
	\PWM_Steer:PWMUDB:MODULE_7:b_21\
	\PWM_Steer:PWMUDB:MODULE_7:b_20\
	\PWM_Steer:PWMUDB:MODULE_7:b_19\
	\PWM_Steer:PWMUDB:MODULE_7:b_18\
	\PWM_Steer:PWMUDB:MODULE_7:b_17\
	\PWM_Steer:PWMUDB:MODULE_7:b_16\
	\PWM_Steer:PWMUDB:MODULE_7:b_15\
	\PWM_Steer:PWMUDB:MODULE_7:b_14\
	\PWM_Steer:PWMUDB:MODULE_7:b_13\
	\PWM_Steer:PWMUDB:MODULE_7:b_12\
	\PWM_Steer:PWMUDB:MODULE_7:b_11\
	\PWM_Steer:PWMUDB:MODULE_7:b_10\
	\PWM_Steer:PWMUDB:MODULE_7:b_9\
	\PWM_Steer:PWMUDB:MODULE_7:b_8\
	\PWM_Steer:PWMUDB:MODULE_7:b_7\
	\PWM_Steer:PWMUDB:MODULE_7:b_6\
	\PWM_Steer:PWMUDB:MODULE_7:b_5\
	\PWM_Steer:PWMUDB:MODULE_7:b_4\
	\PWM_Steer:PWMUDB:MODULE_7:b_3\
	\PWM_Steer:PWMUDB:MODULE_7:b_2\
	\PWM_Steer:PWMUDB:MODULE_7:b_1\
	\PWM_Steer:PWMUDB:MODULE_7:b_0\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_328
	Net_326
	\PWM_Steer:Net_113\
	\PWM_Steer:Net_107\
	\PWM_Steer:Net_114\

    Synthesized names
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 306 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Throttle:Net_81\ to \Throttle:Net_83\
Aliasing \Throttle:Net_82\ to \Throttle:Net_83\
Aliasing zero to \Throttle:Net_83\
Aliasing one to tmpOE__Vout_1_net_0
Aliasing tmpOE__Steering_Direction_net_0 to tmpOE__Vout_1_net_0
Aliasing \SBUS_UART:BUART:HalfDuplexSend\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:FinalParityType_1\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:FinalParityType_0\ to tmpOE__Vout_1_net_0
Aliasing \SBUS_UART:BUART:FinalAddrMode_2\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:FinalAddrMode_1\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:FinalAddrMode_0\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:rx_count7_bit8_wire\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Vout_1_net_0
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODIN2_1\ to \SBUS_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODIN2_0\ to \SBUS_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Vout_1_net_0
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODIN3_1\ to \SBUS_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODIN3_0\ to \SBUS_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Vout_1_net_0
Aliasing \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:rx_status_1\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Vout_1_net_0
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Vout_1_net_0
Aliasing \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Vout_1_net_0
Aliasing tmpOE__Rx_SBUS_net_0 to tmpOE__Vout_1_net_0
Aliasing \PWM_Brake:PWMUDB:hwCapture\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:trig_out\ to tmpOE__Vout_1_net_0
Aliasing Net_160 to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:runmode_enable\\S\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:ltch_kill_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:ltch_kill_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:min_kill_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:min_kill_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:final_kill\ to tmpOE__Vout_1_net_0
Aliasing \PWM_Brake:PWMUDB:dith_count_1\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:dith_count_1\\S\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:dith_count_0\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:dith_count_0\\S\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:status_6\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:status_4\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:cmp2\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:cmp1_status_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:cmp1_status_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:cmp2_status_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:cmp2_status_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:final_kill_reg\\R\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:final_kill_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:cs_addr_0\ to \PWM_Brake:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Brake:PWMUDB:pwm1_i\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:pwm2_i\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_23\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_22\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_21\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_20\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_19\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_18\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_17\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_16\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_15\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_14\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_13\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_12\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_11\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_10\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_9\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_8\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_7\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_6\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_5\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_4\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_3\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_2\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Vout_1_net_0
Aliasing tmpOE__Brake_PWM_net_0 to tmpOE__Vout_1_net_0
Aliasing tmpOE__Steering_PWM_net_0 to tmpOE__Vout_1_net_0
Aliasing Net_12 to \Throttle:Net_83\
Aliasing \Timer_1:Net_260\ to \Throttle:Net_83\
Aliasing \Timer_1:Net_102\ to tmpOE__Vout_1_net_0
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to \Throttle:Net_83\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to \Throttle:Net_83\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:capt_rising\ to \Throttle:Net_83\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:underflow\ to \Handle_Encoder:Cnt16:CounterUDB:status_1\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:tc_i\ to \Handle_Encoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Handle_Encoder:bQuadDec:status_4\ to \Throttle:Net_83\
Aliasing \Handle_Encoder:bQuadDec:status_5\ to \Throttle:Net_83\
Aliasing \Handle_Encoder:bQuadDec:status_6\ to \Throttle:Net_83\
Aliasing \Handle_Encoder:Net_1229\ to tmpOE__Vout_1_net_0
Aliasing tmpOE__Handle_Encoder_A_net_0 to tmpOE__Vout_1_net_0
Aliasing tmpOE__Handle_Encoder_B_net_0 to tmpOE__Vout_1_net_0
Aliasing Net_207 to \Throttle:Net_83\
Aliasing Net_324 to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:hwCapture\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:trig_out\ to tmpOE__Vout_1_net_0
Aliasing \PWM_Steer:PWMUDB:runmode_enable\\S\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:final_kill\ to tmpOE__Vout_1_net_0
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\S\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\S\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:status_6\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:status_4\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:cmp2\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\S\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:cs_addr_0\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:pwm1_i\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:pwm2_i\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_23\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_22\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_21\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_20\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_19\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_18\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_17\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_16\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_15\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_14\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_13\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_12\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_11\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_10\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_9\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_8\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_7\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_6\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_5\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_4\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_3\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_2\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Vout_1_net_0
Aliasing \SBUS_UART:BUART:reset_reg\\D\ to \Throttle:Net_83\
Aliasing \SBUS_UART:BUART:rx_break_status\\D\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:min_kill_reg\\D\ to tmpOE__Vout_1_net_0
Aliasing \PWM_Brake:PWMUDB:prevCapture\\D\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:trig_last\\D\ to \Throttle:Net_83\
Aliasing \PWM_Brake:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Vout_1_net_0
Aliasing \PWM_Brake:PWMUDB:prevCompare1\\D\ to \PWM_Brake:PWMUDB:pwm_temp\
Aliasing \PWM_Brake:PWMUDB:tc_i_reg\\D\ to \PWM_Brake:PWMUDB:status_2\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to \Throttle:Net_83\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\D\ to tmpOE__Vout_1_net_0
Aliasing \PWM_Steer:PWMUDB:prevCapture\\D\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:trig_last\\D\ to \Throttle:Net_83\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Vout_1_net_0
Aliasing \PWM_Steer:PWMUDB:prevCompare1\\D\ to \PWM_Steer:PWMUDB:pwm_temp\
Aliasing \PWM_Steer:PWMUDB:tc_i_reg\\D\ to \PWM_Steer:PWMUDB:status_2\
Removing Lhs of wire \Throttle:Net_81\[2] = \Throttle:Net_83\[1]
Removing Lhs of wire \Throttle:Net_82\[3] = \Throttle:Net_83\[1]
Removing Rhs of wire zero[4] = \Throttle:Net_83\[1]
Removing Lhs of wire one[14] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire tmpOE__Steering_Direction_net_0[17] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:Net_61\[22] = Net_50[23]
Removing Lhs of wire \SBUS_UART:BUART:HalfDuplexSend\[28] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:FinalParityType_1\[29] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:FinalParityType_0\[30] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:FinalAddrMode_2\[31] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:FinalAddrMode_1\[32] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:FinalAddrMode_0\[33] = zero[4]
Removing Rhs of wire Net_54[40] = \SBUS_UART:BUART:rx_interrupt_out\[41]
Removing Lhs of wire \SBUS_UART:BUART:rx_count7_bit8_wire\[95] = zero[4]
Removing Rhs of wire Net_210[102] = \GlitchFilter_1:genblk1[0]:last_state\[877]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[103] = \SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[114]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[105] = \SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[115]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[106] = \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[131]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[107] = \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[145]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[108] = \SBUS_UART:BUART:sRX:s23Poll:MODIN1_1\[109]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODIN1_1\[109] = \SBUS_UART:BUART:pollcount_1\[101]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[110] = \SBUS_UART:BUART:sRX:s23Poll:MODIN1_0\[111]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODIN1_0\[111] = \SBUS_UART:BUART:pollcount_0\[104]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[117] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[118] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[119] = \SBUS_UART:BUART:pollcount_1\[101]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODIN2_1\[120] = \SBUS_UART:BUART:pollcount_1\[101]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[121] = \SBUS_UART:BUART:pollcount_0\[104]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODIN2_0\[122] = \SBUS_UART:BUART:pollcount_0\[104]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[123] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[124] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[125] = \SBUS_UART:BUART:pollcount_1\[101]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[126] = \SBUS_UART:BUART:pollcount_0\[104]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[127] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[128] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[133] = \SBUS_UART:BUART:pollcount_1\[101]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODIN3_1\[134] = \SBUS_UART:BUART:pollcount_1\[101]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[135] = \SBUS_UART:BUART:pollcount_0\[104]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODIN3_0\[136] = \SBUS_UART:BUART:pollcount_0\[104]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[137] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[138] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[139] = \SBUS_UART:BUART:pollcount_1\[101]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[140] = \SBUS_UART:BUART:pollcount_0\[104]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[141] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[142] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:rx_status_1\[149] = zero[4]
Removing Rhs of wire \SBUS_UART:BUART:rx_status_2\[150] = \SBUS_UART:BUART:rx_parity_error_status\[151]
Removing Rhs of wire \SBUS_UART:BUART:rx_status_3\[152] = \SBUS_UART:BUART:rx_stop_bit_error\[153]
Removing Lhs of wire \SBUS_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[163] = \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[212]
Removing Lhs of wire \SBUS_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[167] = \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[234]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[168] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[169] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[170] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[171] = \SBUS_UART:BUART:sRX:MODIN4_6\[172]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODIN4_6\[172] = \SBUS_UART:BUART:rx_count_6\[90]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[173] = \SBUS_UART:BUART:sRX:MODIN4_5\[174]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODIN4_5\[174] = \SBUS_UART:BUART:rx_count_5\[91]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[175] = \SBUS_UART:BUART:sRX:MODIN4_4\[176]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODIN4_4\[176] = \SBUS_UART:BUART:rx_count_4\[92]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[177] = \SBUS_UART:BUART:sRX:MODIN4_3\[178]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODIN4_3\[178] = \SBUS_UART:BUART:rx_count_3\[93]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[179] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[180] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[181] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[182] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[183] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[184] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[185] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[186] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[187] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[188] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[189] = \SBUS_UART:BUART:rx_count_6\[90]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[190] = \SBUS_UART:BUART:rx_count_5\[91]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[191] = \SBUS_UART:BUART:rx_count_4\[92]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[192] = \SBUS_UART:BUART:rx_count_3\[93]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[193] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[194] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[195] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[196] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[197] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[198] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[199] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[214] = \SBUS_UART:BUART:rx_postpoll\[49]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[215] = \SBUS_UART:BUART:rx_parity_bit\[166]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[216] = \SBUS_UART:BUART:rx_postpoll\[49]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[217] = \SBUS_UART:BUART:rx_parity_bit\[166]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[218] = \SBUS_UART:BUART:rx_postpoll\[49]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[219] = \SBUS_UART:BUART:rx_parity_bit\[166]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[221] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[222] = \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[220]
Removing Lhs of wire \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[223] = \SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[220]
Removing Lhs of wire tmpOE__Rx_SBUS_net_0[249] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Brake:PWMUDB:ctrl_enable\[270] = \PWM_Brake:PWMUDB:control_7\[262]
Removing Lhs of wire \PWM_Brake:PWMUDB:hwCapture\[280] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:hwEnable\[281] = \PWM_Brake:PWMUDB:control_7\[262]
Removing Lhs of wire \PWM_Brake:PWMUDB:trig_out\[285] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Brake:PWMUDB:runmode_enable\\R\[287] = zero[4]
Removing Lhs of wire Net_160[288] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:runmode_enable\\S\[289] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_enable\[290] = \PWM_Brake:PWMUDB:runmode_enable\[286]
Removing Lhs of wire \PWM_Brake:PWMUDB:ltch_kill_reg\\R\[294] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:ltch_kill_reg\\S\[295] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:min_kill_reg\\R\[296] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:min_kill_reg\\S\[297] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_kill\[300] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_1\[304] = \PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_1\[591]
Removing Lhs of wire \PWM_Brake:PWMUDB:add_vi_vv_MODGEN_6_0\[306] = \PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_0\[592]
Removing Lhs of wire \PWM_Brake:PWMUDB:dith_count_1\\R\[307] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:dith_count_1\\S\[308] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:dith_count_0\\R\[309] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:dith_count_0\\S\[310] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:status_6\[313] = zero[4]
Removing Rhs of wire \PWM_Brake:PWMUDB:status_5\[314] = \PWM_Brake:PWMUDB:final_kill_reg\[328]
Removing Lhs of wire \PWM_Brake:PWMUDB:status_4\[315] = zero[4]
Removing Rhs of wire \PWM_Brake:PWMUDB:status_3\[316] = \PWM_Brake:PWMUDB:fifo_full\[335]
Removing Rhs of wire \PWM_Brake:PWMUDB:status_1\[318] = \PWM_Brake:PWMUDB:cmp2_status_reg\[327]
Removing Rhs of wire \PWM_Brake:PWMUDB:status_0\[319] = \PWM_Brake:PWMUDB:cmp1_status_reg\[326]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2_status\[324] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2\[325] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp1_status_reg\\R\[329] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp1_status_reg\\S\[330] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2_status_reg\\R\[331] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2_status_reg\\S\[332] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_kill_reg\\R\[333] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_kill_reg\\S\[334] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:cs_addr_2\[336] = \PWM_Brake:PWMUDB:tc_i\[292]
Removing Lhs of wire \PWM_Brake:PWMUDB:cs_addr_1\[337] = \PWM_Brake:PWMUDB:runmode_enable\[286]
Removing Lhs of wire \PWM_Brake:PWMUDB:cs_addr_0\[338] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:compare1\[419] = \PWM_Brake:PWMUDB:cmp1_less\[390]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm1_i\[424] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm2_i\[426] = zero[4]
Removing Rhs of wire \PWM_Brake:Net_96\[429] = \PWM_Brake:PWMUDB:pwm_i_reg\[421]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm_temp\[432] = \PWM_Brake:PWMUDB:cmp1\[322]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_23\[473] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_22\[474] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_21\[475] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_20\[476] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_19\[477] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_18\[478] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_17\[479] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_16\[480] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_15\[481] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_14\[482] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_13\[483] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_12\[484] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_11\[485] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_10\[486] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_9\[487] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_8\[488] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_7\[489] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_6\[490] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_5\[491] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_4\[492] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_3\[493] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_2\[494] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_1\[495] = \PWM_Brake:PWMUDB:MODIN5_1\[496]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODIN5_1\[496] = \PWM_Brake:PWMUDB:dith_count_1\[303]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:a_0\[497] = \PWM_Brake:PWMUDB:MODIN5_0\[498]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODIN5_0\[498] = \PWM_Brake:PWMUDB:dith_count_0\[305]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[630] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[631] = tmpOE__Vout_1_net_0[9]
Removing Rhs of wire Net_170[632] = \PWM_Brake:Net_96\[429]
Removing Lhs of wire tmpOE__Brake_PWM_net_0[640] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire tmpOE__Steering_PWM_net_0[646] = tmpOE__Vout_1_net_0[9]
Removing Rhs of wire Net_273[647] = \PWM_Steer:Net_96\[1051]
Removing Rhs of wire Net_273[647] = \PWM_Steer:PWMUDB:pwm_i_reg\[1043]
Removing Lhs of wire Net_12[654] = zero[4]
Removing Lhs of wire \Timer_1:Net_260\[656] = zero[4]
Removing Lhs of wire \Timer_1:Net_266\[657] = tmpOE__Vout_1_net_0[9]
Removing Rhs of wire Net_175[661] = \Timer_1:Net_57\[660]
Removing Lhs of wire \Timer_1:Net_102\[663] = tmpOE__Vout_1_net_0[9]
Removing Rhs of wire \Handle_Encoder:Net_1275\[667] = \Handle_Encoder:Cnt16:Net_49\[668]
Removing Rhs of wire \Handle_Encoder:Net_1275\[667] = \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\[725]
Removing Lhs of wire \Handle_Encoder:Cnt16:Net_89\[670] = \Handle_Encoder:Net_1251\[671]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[681] = zero[4]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[682] = zero[4]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_enable\[694] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[686]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_rising\[696] = zero[4]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_falling\[697] = \Handle_Encoder:Cnt16:CounterUDB:prevCapture\[695]
Removing Rhs of wire \Handle_Encoder:Net_1260\[701] = \Handle_Encoder:bQuadDec:state_2\[839]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:final_enable\[703] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[686]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:counter_enable\[704] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[686]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_0\[705] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_status\[706]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_1\[707] = \Handle_Encoder:Cnt16:CounterUDB:per_zero\[708]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_2\[709] = \Handle_Encoder:Cnt16:CounterUDB:overflow_status\[710]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_3\[711] = \Handle_Encoder:Cnt16:CounterUDB:underflow_status\[712]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_4\[713] = \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[699]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_5\[714] = \Handle_Encoder:Cnt16:CounterUDB:fifo_full\[715]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_6\[716] = \Handle_Encoder:Cnt16:CounterUDB:fifo_nempty\[717]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow\[719] = \Handle_Encoder:Cnt16:CounterUDB:per_FF\[720]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow\[721] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[707]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_i\[724] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[702]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[726] = \Handle_Encoder:Cnt16:CounterUDB:cmp_equal\[727]
Removing Rhs of wire \Handle_Encoder:Net_1264\[730] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\[729]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:dp_dir\[734] = \Handle_Encoder:Net_1251\[671]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_2\[735] = \Handle_Encoder:Net_1251\[671]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_1\[736] = \Handle_Encoder:Cnt16:CounterUDB:count_enable\[733]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_0\[737] = \Handle_Encoder:Cnt16:CounterUDB:reload\[700]
Removing Lhs of wire \Handle_Encoder:Net_1290\[814] = \Handle_Encoder:Net_1275\[667]
Removing Lhs of wire \Handle_Encoder:bQuadDec:index_filt\[837] = \Handle_Encoder:Net_1232\[838]
Removing Lhs of wire \Handle_Encoder:Net_1232\[838] = tmpOE__Vout_1_net_0[9]
Removing Rhs of wire \Handle_Encoder:bQuadDec:error\[840] = \Handle_Encoder:bQuadDec:state_3\[841]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_0\[844] = \Handle_Encoder:Net_530\[845]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_1\[846] = \Handle_Encoder:Net_611\[847]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_2\[848] = \Handle_Encoder:Net_1260\[701]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_3\[849] = \Handle_Encoder:bQuadDec:error\[840]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_4\[850] = zero[4]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_5\[851] = zero[4]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_6\[852] = zero[4]
Removing Lhs of wire \Handle_Encoder:Net_1229\[857] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \Handle_Encoder:Net_1272\[858] = \Handle_Encoder:Net_1264\[730]
Removing Lhs of wire tmpOE__Handle_Encoder_A_net_0[861] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire tmpOE__Handle_Encoder_B_net_0[867] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire Net_207[876] = zero[4]
Removing Lhs of wire Net_324[878] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:ctrl_enable\[893] = \PWM_Steer:PWMUDB:control_7\[885]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwCapture\[903] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwEnable\[904] = \PWM_Steer:PWMUDB:control_7\[885]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_out\[908] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\R\[910] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\S\[911] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_enable\[912] = \PWM_Steer:PWMUDB:runmode_enable\[909]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\R\[916] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\S\[917] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\R\[918] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\S\[919] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill\[922] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_1\[926] = \PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\[1213]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_0\[928] = \PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\[1214]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\R\[929] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\S\[930] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\R\[931] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\S\[932] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_6\[935] = zero[4]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_5\[936] = \PWM_Steer:PWMUDB:final_kill_reg\[950]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_4\[937] = zero[4]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_3\[938] = \PWM_Steer:PWMUDB:fifo_full\[957]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_1\[940] = \PWM_Steer:PWMUDB:cmp2_status_reg\[949]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_0\[941] = \PWM_Steer:PWMUDB:cmp1_status_reg\[948]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status\[946] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2\[947] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\R\[951] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\S\[952] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\R\[953] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\S\[954] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\R\[955] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\S\[956] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_2\[958] = \PWM_Steer:PWMUDB:tc_i\[914]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_1\[959] = \PWM_Steer:PWMUDB:runmode_enable\[909]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_0\[960] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:compare1\[1041] = \PWM_Steer:PWMUDB:cmp1_less\[1012]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i\[1046] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i\[1048] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_temp\[1054] = \PWM_Steer:PWMUDB:cmp1\[944]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_23\[1095] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_22\[1096] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_21\[1097] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_20\[1098] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_19\[1099] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_18\[1100] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_17\[1101] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_16\[1102] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_15\[1103] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_14\[1104] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_13\[1105] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_12\[1106] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_11\[1107] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_10\[1108] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_9\[1109] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_8\[1110] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_7\[1111] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_6\[1112] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_5\[1113] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_4\[1114] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_3\[1115] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_2\[1116] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_1\[1117] = \PWM_Steer:PWMUDB:MODIN6_1\[1118]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN6_1\[1118] = \PWM_Steer:PWMUDB:dith_count_1\[925]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_0\[1119] = \PWM_Steer:PWMUDB:MODIN6_0\[1120]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN6_0\[1120] = \PWM_Steer:PWMUDB:dith_count_0\[927]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1252] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1253] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \SBUS_UART:BUART:reset_reg\\D\[1260] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:rx_bitclk\\D\[1266] = \SBUS_UART:BUART:rx_bitclk_pre\[84]
Removing Lhs of wire \SBUS_UART:BUART:rx_break_status\\D\[1276] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:min_kill_reg\\D\[1280] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Brake:PWMUDB:prevCapture\\D\[1281] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:trig_last\\D\[1282] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:ltch_kill_reg\\D\[1285] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Brake:PWMUDB:prevCompare1\\D\[1288] = \PWM_Brake:PWMUDB:cmp1\[322]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp1_status_reg\\D\[1289] = \PWM_Brake:PWMUDB:cmp1_status\[323]
Removing Lhs of wire \PWM_Brake:PWMUDB:cmp2_status_reg\\D\[1290] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm_i_reg\\D\[1292] = \PWM_Brake:PWMUDB:pwm_i\[422]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm1_i_reg\\D\[1293] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:pwm2_i_reg\\D\[1294] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:tc_i_reg\\D\[1295] = \PWM_Brake:PWMUDB:status_2\[317]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1297] = zero[4]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1298] = \Handle_Encoder:Cnt16:CounterUDB:overflow\[719]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1299] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[707]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1300] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[702]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1301] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[726]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1302] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[726]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1303] = \Handle_Encoder:Net_1203\[732]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\D\[1313] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCapture\\D\[1314] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_last\\D\[1315] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\D\[1318] = tmpOE__Vout_1_net_0[9]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCompare1\\D\[1321] = \PWM_Steer:PWMUDB:cmp1\[944]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\D\[1322] = \PWM_Steer:PWMUDB:cmp1_status\[945]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\D\[1323] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_i_reg\\D\[1325] = \PWM_Steer:PWMUDB:pwm_i\[1044]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i_reg\\D\[1326] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i_reg\\D\[1327] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:tc_i_reg\\D\[1328] = \PWM_Steer:PWMUDB:status_2\[939]

------------------------------------------------------
Aliased 0 equations, 314 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Vout_1_net_0' (cost = 0):
tmpOE__Vout_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_addressmatch\' (cost = 0):
\SBUS_UART:BUART:rx_addressmatch\ <= (\SBUS_UART:BUART:rx_addressmatch2\
	OR \SBUS_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_bitclk_pre\' (cost = 1):
\SBUS_UART:BUART:rx_bitclk_pre\ <= ((not \SBUS_UART:BUART:rx_count_2\ and not \SBUS_UART:BUART:rx_count_1\ and not \SBUS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\SBUS_UART:BUART:rx_bitclk_pre16x\ <= ((not \SBUS_UART:BUART:rx_count_2\ and \SBUS_UART:BUART:rx_count_1\ and \SBUS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_poll_bit1\' (cost = 1):
\SBUS_UART:BUART:rx_poll_bit1\ <= ((not \SBUS_UART:BUART:rx_count_2\ and not \SBUS_UART:BUART:rx_count_1\ and \SBUS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:rx_poll_bit2\' (cost = 1):
\SBUS_UART:BUART:rx_poll_bit2\ <= ((not \SBUS_UART:BUART:rx_count_2\ and not \SBUS_UART:BUART:rx_count_1\ and not \SBUS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:pollingrange\' (cost = 4):
\SBUS_UART:BUART:pollingrange\ <= ((not \SBUS_UART:BUART:rx_count_2\ and not \SBUS_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SBUS_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \SBUS_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\SBUS_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \SBUS_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\SBUS_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \SBUS_UART:BUART:rx_count_6\ and not \SBUS_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\SBUS_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \SBUS_UART:BUART:rx_count_6\ and not \SBUS_UART:BUART:rx_count_4\)
	OR (not \SBUS_UART:BUART:rx_count_6\ and not \SBUS_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\SBUS_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 4):
\SBUS_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \SBUS_UART:BUART:rx_count_6\ and not \SBUS_UART:BUART:rx_count_4\)
	OR (not \SBUS_UART:BUART:rx_count_6\ and not \SBUS_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_206' (cost = 0):
Net_206 <= (not Net_79);

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:cmp1\' (cost = 0):
\PWM_Brake:PWMUDB:cmp1\ <= (\PWM_Brake:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Brake:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_Brake:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Brake:PWMUDB:dith_count_1\ and \PWM_Brake:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Handle_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Handle_Encoder:Cnt16:CounterUDB:reload_tc\ <= (\Handle_Encoder:Cnt16:CounterUDB:status_1\
	OR \Handle_Encoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_j\' (cost = 1):
\Handle_Encoder:bQuadDec:A_j\ <= ((\Handle_Encoder:bQuadDec:quad_A_delayed_0\ and \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_k\' (cost = 3):
\Handle_Encoder:bQuadDec:A_k\ <= ((not \Handle_Encoder:bQuadDec:quad_A_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_j\' (cost = 1):
\Handle_Encoder:bQuadDec:B_j\ <= ((\Handle_Encoder:bQuadDec:quad_B_delayed_0\ and \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_k\' (cost = 3):
\Handle_Encoder:bQuadDec:B_k\ <= ((not \Handle_Encoder:bQuadDec:quad_B_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1151\' (cost = 0):
\Handle_Encoder:Net_1151\ <= (not \Handle_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1287\' (cost = 0):
\Handle_Encoder:Net_1287\ <= (not \Handle_Encoder:Net_1264\);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 2):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:sample\
	OR not Net_79);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((not Net_79 and \GlitchFilter_1:genblk1[0]:sample\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:cmp1\' (cost = 0):
\PWM_Steer:PWMUDB:cmp1\ <= (\PWM_Steer:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \SBUS_UART:BUART:pollcount_1\ and not \SBUS_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \SBUS_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\SBUS_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \SBUS_UART:BUART:pollcount_0\ and \SBUS_UART:BUART:pollcount_1\)
	OR (not \SBUS_UART:BUART:pollcount_1\ and \SBUS_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_Brake:PWMUDB:dith_count_0\ and \PWM_Brake:PWMUDB:dith_count_1\)
	OR (not \PWM_Brake:PWMUDB:dith_count_1\ and \PWM_Brake:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1248\' (cost = 2):
\Handle_Encoder:Net_1248\ <= ((not \Handle_Encoder:Net_1264\ and \Handle_Encoder:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Steer:PWMUDB:dith_count_0\ and \PWM_Steer:PWMUDB:dith_count_1\)
	OR (not \PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal \SBUS_UART:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\SBUS_UART:BUART:rx_postpoll\ <= (\SBUS_UART:BUART:pollcount_1\
	OR (Net_210 and \SBUS_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \SBUS_UART:BUART:rx_postpoll\ and not \SBUS_UART:BUART:rx_parity_bit\)
	OR (\SBUS_UART:BUART:rx_postpoll\ and \SBUS_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \SBUS_UART:BUART:rx_postpoll\ and not \SBUS_UART:BUART:rx_parity_bit\)
	OR (\SBUS_UART:BUART:rx_postpoll\ and \SBUS_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 2):
\SBUS_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \SBUS_UART:BUART:rx_parity_bit\ and \SBUS_UART:BUART:rx_postpoll\)
	OR (not \SBUS_UART:BUART:rx_postpoll\ and \SBUS_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 93 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SBUS_UART:BUART:rx_status_0\ to zero
Aliasing \SBUS_UART:BUART:rx_status_6\ to zero
Aliasing \PWM_Brake:PWMUDB:final_capture\ to zero
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Steer:PWMUDB:final_capture\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \SBUS_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \SBUS_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_Brake:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \SBUS_UART:BUART:rx_bitclk_enable\[48] = \SBUS_UART:BUART:rx_bitclk\[96]
Removing Lhs of wire \SBUS_UART:BUART:rx_status_0\[147] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:rx_status_6\[156] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_capture\[340] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[601] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[611] = zero[4]
Removing Lhs of wire \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[621] = zero[4]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[699] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_capture\[962] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1223] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1233] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1243] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:rx_markspace_status\\D\[1270] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:rx_addr_match_status\\D\[1273] = zero[4]
Removing Lhs of wire \SBUS_UART:BUART:rx_markspace_pre\\D\[1274] = \SBUS_UART:BUART:rx_markspace_pre\[160]
Removing Lhs of wire \PWM_Brake:PWMUDB:runmode_enable\\D\[1283] = \PWM_Brake:PWMUDB:control_7\[262]
Removing Lhs of wire \PWM_Brake:PWMUDB:final_kill_reg\\D\[1291] = zero[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\D\[1316] = \PWM_Steer:PWMUDB:control_7\[885]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\D\[1324] = zero[4]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Controller.cyprj" -dcpsoc3 Controller.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.508ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 24 March 2018 16:21:48
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jon\Sync\Research\PSoC Projects\Controller.cydsn\Controller.cyprj -d CY8C5888LTI-LP097 Controller.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Brake:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \SBUS_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \SBUS_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \SBUS_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SBUS_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Brake:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Handle_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=3, Signal=Net_197
    Digital Clock 1: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_325
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_120
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_50
    Digital Clock 4: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SBUS_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Brake:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Steer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Handle_Encoder:Net_1264\, Duplicate of \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Handle_Encoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \SBUS_UART:BUART:rx_address_detected\, Duplicate of \SBUS_UART:BUART:rx_state_1\ 
    MacroCell: Name=\SBUS_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SBUS_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \SBUS_UART:BUART:rx_markspace_pre\, Duplicate of \SBUS_UART:BUART:rx_state_1\ 
    MacroCell: Name=\SBUS_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SBUS_UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Vout_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_1(0)__PA ,
            analog_term => Net_87 ,
            pad => Vout_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_Direction(0)__PA ,
            pad => Steering_Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_SBUS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_SBUS(0)__PA ,
            fb => Net_79 ,
            pad => Rx_SBUS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Brake_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Brake_PWM(0)__PA ,
            pin_input => Net_170 ,
            pad => Brake_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_PWM(0)__PA ,
            pin_input => Net_273 ,
            pad => Steering_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_A(0)__PA ,
            fb => Net_194 ,
            pad => Handle_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_B(0)__PA ,
            fb => Net_195 ,
            pad => Handle_Encoder_B(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SBUS_UART:BUART:pollcount_1\
            + Net_210 * \SBUS_UART:BUART:pollcount_0\
        );
        Output = \SBUS_UART:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\SBUS_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SBUS_UART:BUART:rx_load_fifo\ * \SBUS_UART:BUART:rx_fifofull\
        );
        Output = \SBUS_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SBUS_UART:BUART:rx_fifonotempty\ * 
              \SBUS_UART:BUART:rx_state_stop1_reg\
        );
        Output = \SBUS_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_Brake:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:runmode_enable\ * \PWM_Brake:PWMUDB:tc_i\
        );
        Output = \PWM_Brake:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_194
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SBUS_UART:BUART:rx_state_1\ (fanout=11)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_count_6\ * !\SBUS_UART:BUART:rx_count_5\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_count_6\ * !\SBUS_UART:BUART:rx_count_4\
        );
        Output = \SBUS_UART:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\SBUS_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_count_6\ * !\SBUS_UART:BUART:rx_count_5\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_count_6\ * !\SBUS_UART:BUART:rx_count_4\
        );
        Output = \SBUS_UART:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !Net_210 * \SBUS_UART:BUART:rx_last\
        );
        Output = \SBUS_UART:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\SBUS_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !\SBUS_UART:BUART:rx_count_0\
        );
        Output = \SBUS_UART:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\SBUS_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !\SBUS_UART:BUART:pollcount_1\ * Net_210 * 
              \SBUS_UART:BUART:pollcount_0\
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              \SBUS_UART:BUART:pollcount_1\ * !Net_210
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              \SBUS_UART:BUART:pollcount_1\ * !\SBUS_UART:BUART:pollcount_0\
        );
        Output = \SBUS_UART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\SBUS_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !Net_210 * \SBUS_UART:BUART:pollcount_0\
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              Net_210 * !\SBUS_UART:BUART:pollcount_0\
        );
        Output = \SBUS_UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\SBUS_UART:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\ * 
              \SBUS_UART:BUART:rx_parity_error_pre\
        );
        Output = \SBUS_UART:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\ * 
              \SBUS_UART:BUART:rx_parity_error_pre\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_parity_error_pre\ * 
              \SBUS_UART:BUART:rx_parity_bit\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_parity_error_pre\ * 
              !\SBUS_UART:BUART:rx_parity_bit\
        );
        Output = \SBUS_UART:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\SBUS_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_210
        );
        Output = \SBUS_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SBUS_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\ * \SBUS_UART:BUART:rx_parity_bit\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\PWM_Brake:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:control_7\
        );
        Output = \PWM_Brake:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Brake:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = \PWM_Brake:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Brake:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Brake:PWMUDB:prevCompare1\ * \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = \PWM_Brake:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_170, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:runmode_enable\ * 
              \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = Net_170 (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_79
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=Net_210, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_210 * !Net_79 * \GlitchFilter_1:genblk1[0]:sample\
            + Net_210 * Net_79 * !\GlitchFilter_1:genblk1[0]:sample\
        );
        Output = Net_210 (fanout=6)

    MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_273, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_273 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SBUS_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_50 ,
            cs_addr_2 => \SBUS_UART:BUART:rx_state_1\ ,
            cs_addr_1 => \SBUS_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \SBUS_UART:BUART:rx_bitclk_enable\ ,
            route_si => \SBUS_UART:BUART:rx_postpoll\ ,
            f0_load => \SBUS_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \SBUS_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \SBUS_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Brake:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Brake:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Brake:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Brake:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Brake:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Brake:PWMUDB:status_3\ ,
            chain_in => \PWM_Brake:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_197 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_197 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
            chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SBUS_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_50 ,
            status_5 => \SBUS_UART:BUART:rx_status_5\ ,
            status_4 => \SBUS_UART:BUART:rx_status_4\ ,
            status_3 => \SBUS_UART:BUART:rx_status_3\ ,
            status_2 => \SBUS_UART:BUART:rx_status_2\ ,
            interrupt => Net_54 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Brake:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_120 ,
            status_3 => \PWM_Brake:PWMUDB:status_3\ ,
            status_2 => \PWM_Brake:PWMUDB:status_2\ ,
            status_0 => \PWM_Brake:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Handle_Encoder:Net_1260\ ,
            clock => Net_197 ,
            status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_197 ,
            status_3 => \Handle_Encoder:bQuadDec:error\ ,
            status_2 => \Handle_Encoder:Net_1260\ ,
            status_1 => \Handle_Encoder:Net_611\ ,
            status_0 => \Handle_Encoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_325 ,
            status_3 => \PWM_Steer:PWMUDB:status_3\ ,
            status_2 => \PWM_Steer:PWMUDB:status_2\ ,
            status_0 => \PWM_Steer:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Brake:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_120 ,
            control_7 => \PWM_Brake:PWMUDB:control_7\ ,
            control_6 => \PWM_Brake:PWMUDB:control_6\ ,
            control_5 => \PWM_Brake:PWMUDB:control_5\ ,
            control_4 => \PWM_Brake:PWMUDB:control_4\ ,
            control_3 => \PWM_Brake:PWMUDB:control_3\ ,
            control_2 => \PWM_Brake:PWMUDB:control_2\ ,
            control_1 => \PWM_Brake:PWMUDB:control_1\ ,
            control_0 => \PWM_Brake:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_197 ,
            control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_325 ,
            control_7 => \PWM_Steer:PWMUDB:control_7\ ,
            control_6 => \PWM_Steer:PWMUDB:control_6\ ,
            control_5 => \PWM_Steer:PWMUDB:control_5\ ,
            control_4 => \PWM_Steer:PWMUDB:control_4\ ,
            control_3 => \PWM_Steer:PWMUDB:control_3\ ,
            control_2 => \PWM_Steer:PWMUDB:control_2\ ,
            control_1 => \PWM_Steer:PWMUDB:control_1\ ,
            control_0 => \PWM_Steer:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SBUS_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_50 ,
            load => \SBUS_UART:BUART:rx_counter_load\ ,
            count_6 => \SBUS_UART:BUART:rx_count_6\ ,
            count_5 => \SBUS_UART:BUART:rx_count_5\ ,
            count_4 => \SBUS_UART:BUART:rx_count_4\ ,
            count_3 => \SBUS_UART:BUART:rx_count_3\ ,
            count_2 => \SBUS_UART:BUART:rx_count_2\ ,
            count_1 => \SBUS_UART:BUART:rx_count_1\ ,
            count_0 => \SBUS_UART:BUART:rx_count_0\ ,
            tc => \SBUS_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SBUS_Interrupt
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_175 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   10 :   38 :   48 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   59 :  133 :  192 : 30.73 %
  Unique P-terms              :   94 :  290 :  384 : 24.48 %
  Total P-terms               :  102 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.180ms
Tech Mapping phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Brake_PWM(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_SBUS(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Direction(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Steering_PWM(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Vout_1(0) (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_Throttle:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Throttle:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Brake_PWM(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_SBUS(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Direction(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Steering_PWM(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Vout_1(0) (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_Throttle:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Throttle:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.716ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_87 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_86 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \Throttle:Net_77\ {
  }
}
Map of item to net {
  p3_7                                             -> Net_87
  opamp_3_vminus_x_p3_7                            -> Net_87
  opamp_3_vminus                                   -> Net_87
  vidac_3_vout                                     -> Net_86
  agr4_x_vidac_3_vout                              -> Net_86
  agr4                                             -> Net_86
  agr4_x_opamp_3_vplus                             -> Net_86
  opamp_3_vplus                                    -> Net_86
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.409ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.45
                   Pterms :            4.55
               Macrocells :            2.68
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       8.00 :       4.92
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Brake:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:control_7\
        );
        Output = \PWM_Brake:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_170, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:runmode_enable\ * 
              \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = Net_170 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Brake:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Brake:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Brake:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_120 ,
        control_7 => \PWM_Brake:PWMUDB:control_7\ ,
        control_6 => \PWM_Brake:PWMUDB:control_6\ ,
        control_5 => \PWM_Brake:PWMUDB:control_5\ ,
        control_4 => \PWM_Brake:PWMUDB:control_4\ ,
        control_3 => \PWM_Brake:PWMUDB:control_3\ ,
        control_2 => \PWM_Brake:PWMUDB:control_2\ ,
        control_1 => \PWM_Brake:PWMUDB:control_1\ ,
        control_0 => \PWM_Brake:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_273, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_273 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
        chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_325 ,
        status_3 => \PWM_Steer:PWMUDB:status_3\ ,
        status_2 => \PWM_Steer:PWMUDB:status_2\ ,
        status_0 => \PWM_Steer:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_325 ,
        control_7 => \PWM_Steer:PWMUDB:control_7\ ,
        control_6 => \PWM_Steer:PWMUDB:control_6\ ,
        control_5 => \PWM_Steer:PWMUDB:control_5\ ,
        control_4 => \PWM_Steer:PWMUDB:control_4\ ,
        control_3 => \PWM_Steer:PWMUDB:control_3\ ,
        control_2 => \PWM_Steer:PWMUDB:control_2\ ,
        control_1 => \PWM_Steer:PWMUDB:control_1\ ,
        control_0 => \PWM_Steer:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Brake:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Brake:PWMUDB:prevCompare1\ * \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = \PWM_Brake:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Brake:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:runmode_enable\ * \PWM_Brake:PWMUDB:tc_i\
        );
        Output = \PWM_Brake:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Brake:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Brake:PWMUDB:cmp1_less\
        );
        Output = \PWM_Brake:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Brake:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_Brake:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Brake:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Brake:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Brake:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Brake:PWMUDB:status_3\ ,
        chain_in => \PWM_Brake:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Brake:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_120 ,
        status_3 => \PWM_Brake:PWMUDB:status_3\ ,
        status_2 => \PWM_Brake:PWMUDB:status_2\ ,
        status_0 => \PWM_Brake:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SBUS_UART:BUART:rx_fifonotempty\ * 
              \SBUS_UART:BUART:rx_state_stop1_reg\
        );
        Output = \SBUS_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_210, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_210 * !Net_79 * \GlitchFilter_1:genblk1[0]:sample\
            + Net_210 * Net_79 * !\GlitchFilter_1:genblk1[0]:sample\
        );
        Output = Net_210 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_79
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_210
        );
        Output = \SBUS_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_195
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_197 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_197 ,
        control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Handle_Encoder:Net_1260\ ,
        clock => Net_197 ,
        status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_count_6\ * !\SBUS_UART:BUART:rx_count_5\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_count_6\ * !\SBUS_UART:BUART:rx_count_4\
        );
        Output = \SBUS_UART:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SBUS_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_count_6\ * !\SBUS_UART:BUART:rx_count_5\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_count_6\ * !\SBUS_UART:BUART:rx_count_4\
        );
        Output = \SBUS_UART:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_2\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              !\SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\ * 
              !Net_210 * \SBUS_UART:BUART:rx_last\
        );
        Output = \SBUS_UART:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !\SBUS_UART:BUART:rx_count_0\
        );
        Output = \SBUS_UART:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SBUS_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SBUS_UART:BUART:pollcount_1\
            + Net_210 * \SBUS_UART:BUART:pollcount_0\
        );
        Output = \SBUS_UART:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !\SBUS_UART:BUART:pollcount_1\ * Net_210 * 
              \SBUS_UART:BUART:pollcount_0\
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              \SBUS_UART:BUART:pollcount_1\ * !Net_210
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              \SBUS_UART:BUART:pollcount_1\ * !\SBUS_UART:BUART:pollcount_0\
        );
        Output = \SBUS_UART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SBUS_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              !Net_210 * \SBUS_UART:BUART:pollcount_0\
            + !\SBUS_UART:BUART:rx_count_2\ * !\SBUS_UART:BUART:rx_count_1\ * 
              Net_210 * !\SBUS_UART:BUART:pollcount_0\
        );
        Output = \SBUS_UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\SBUS_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_50 ,
        cs_addr_2 => \SBUS_UART:BUART:rx_state_1\ ,
        cs_addr_1 => \SBUS_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \SBUS_UART:BUART:rx_bitclk_enable\ ,
        route_si => \SBUS_UART:BUART:rx_postpoll\ ,
        f0_load => \SBUS_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \SBUS_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \SBUS_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SBUS_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_50 ,
        load => \SBUS_UART:BUART:rx_counter_load\ ,
        count_6 => \SBUS_UART:BUART:rx_count_6\ ,
        count_5 => \SBUS_UART:BUART:rx_count_5\ ,
        count_4 => \SBUS_UART:BUART:rx_count_4\ ,
        count_3 => \SBUS_UART:BUART:rx_count_3\ ,
        count_2 => \SBUS_UART:BUART:rx_count_2\ ,
        count_1 => \SBUS_UART:BUART:rx_count_1\ ,
        count_0 => \SBUS_UART:BUART:rx_count_0\ ,
        tc => \SBUS_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\ * 
              \SBUS_UART:BUART:rx_parity_error_pre\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_parity_error_pre\ * 
              \SBUS_UART:BUART:rx_parity_bit\
            + !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\ * 
              !\SBUS_UART:BUART:rx_parity_error_pre\ * 
              !\SBUS_UART:BUART:rx_parity_bit\
        );
        Output = \SBUS_UART:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SBUS_UART:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\ * \SBUS_UART:BUART:rx_parity_bit\
            + !\SBUS_UART:BUART:rx_state_1\ * \SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_postpoll\ * !\SBUS_UART:BUART:rx_state_3\ * 
              !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\ * 
              \SBUS_UART:BUART:rx_parity_error_pre\
        );
        Output = \SBUS_UART:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SBUS_UART:BUART:rx_state_1\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SBUS_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              !\SBUS_UART:BUART:rx_postpoll\ * \SBUS_UART:BUART:rx_state_3\ * 
              \SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SBUS_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_bitclk_enable\ * 
              \SBUS_UART:BUART:rx_state_3\ * !\SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SBUS_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SBUS_UART:BUART:rx_load_fifo\ * \SBUS_UART:BUART:rx_fifofull\
        );
        Output = \SBUS_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SBUS_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SBUS_UART:BUART:rx_state_1\ * !\SBUS_UART:BUART:rx_state_0\ * 
              \SBUS_UART:BUART:rx_state_3\ * \SBUS_UART:BUART:rx_state_2\
        );
        Output = \SBUS_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SBUS_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_50 ,
        status_5 => \SBUS_UART:BUART:rx_status_5\ ,
        status_4 => \SBUS_UART:BUART:rx_status_4\ ,
        status_3 => \SBUS_UART:BUART:rx_status_3\ ,
        status_2 => \SBUS_UART:BUART:rx_status_2\ ,
        interrupt => Net_54 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_194
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_197 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_197 ,
        status_3 => \Handle_Encoder:bQuadDec:error\ ,
        status_2 => \Handle_Encoder:Net_1260\ ,
        status_1 => \Handle_Encoder:Net_611\ ,
        status_0 => \Handle_Encoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =SBUS_Interrupt
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_175 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = Handle_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_B(0)__PA ,
        fb => Net_195 ,
        pad => Handle_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Handle_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_A(0)__PA ,
        fb => Net_194 ,
        pad => Handle_Encoder_A(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_SBUS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_SBUS(0)__PA ,
        fb => Net_79 ,
        pad => Rx_SBUS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Brake_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Brake_PWM(0)__PA ,
        pin_input => Net_170 ,
        pad => Brake_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Steering_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_PWM(0)__PA ,
        pin_input => Net_273 ,
        pad => Steering_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Steering_Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_Direction(0)__PA ,
        pad => Steering_Direction(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = Vout_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_1(0)__PA ,
        analog_term => Net_87 ,
        pad => Vout_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_197 ,
            dclk_0 => Net_197_local ,
            dclk_glb_1 => Net_325 ,
            dclk_1 => Net_325_local ,
            dclk_glb_2 => Net_120 ,
            dclk_2 => Net_120_local ,
            dclk_glb_3 => Net_50 ,
            dclk_3 => Net_50_local ,
            dclk_glb_4 => Net_10 ,
            dclk_4 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_175 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Throttle:viDAC8\
        PORT MAP (
            vout => Net_86 ,
            iout => \Throttle:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_Throttle:ABuf\
        PORT MAP (
            vplus => Net_86 ,
            vminus => Net_87 ,
            vout => Net_87 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------
   0 |   6 |     * |      NONE |     HI_Z_DIGITAL |   Handle_Encoder_B(0) | FB(Net_195)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   Handle_Encoder_A(0) | FB(Net_194)
-----+-----+-------+-----------+------------------+-----------------------+---------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |            Rx_SBUS(0) | FB(Net_79)
-----+-----+-------+-----------+------------------+-----------------------+---------------
   2 |   0 |     * |      NONE |         CMOS_OUT |          Brake_PWM(0) | In(Net_170)
     |   2 |     * |      NONE |    RES_PULL_DOWN |       Steering_PWM(0) | In(Net_273)
     |   3 |     * |      NONE |         CMOS_OUT | Steering_Direction(0) | 
-----+-----+-------+-----------+------------------+-----------------------+---------------
   3 |   7 |     * |      NONE |      HI_Z_ANALOG |             Vout_1(0) | Analog(Net_87)
------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.072ms
Digital Placement phase: Elapsed time ==> 2s.325ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Controller_r.vh2" --pcf-path "Controller.pco" --des-name "Controller" --dsf-path "Controller.dsf" --sdc-path "Controller.sdc" --lib-path "Controller_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.477ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.293ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Controller_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.634ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.605ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.605ms
API generation phase: Elapsed time ==> 2s.031ms
Dependency generation phase: Elapsed time ==> 0s.034ms
Cleanup phase: Elapsed time ==> 0s.000ms
