<module name="JPGENC0_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CORE_REGS_CR_JASPER_CORE_ID" acronym="CORE_REGS_CR_JASPER_CORE_ID" offset="0x0" width="32" description="">
		<bitfield id="CR_GROUP_ID" width="8" begin="31" end="24" resetval="0x24" description="This identifies the core as part of an IMG IP family group." range="31 - 24" rwaccess="R"/> 
		<bitfield id="CR_CORE_ID" width="8" begin="23" end="16" resetval="0x1" description="This identifies the member of the IP group." range="23 - 16" rwaccess="R"/> 
		<bitfield id="CR_UNIQUE_NUM" width="13" begin="15" end="3" resetval="0x0" description="E5010 core unique identifier." range="15 - 3" rwaccess="R"/> 
		<bitfield id="CR_PELS_PER_CYCLE" width="3" begin="2" end="0" resetval="0x4" description="Number of pels processed simultaneously. Allowed values are '010' and '100'." range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CORE_REV" acronym="CORE_REGS_CR_JASPER_CORE_REV" offset="0x4" width="32" description="">
		<bitfield id="CR_JASPER_DESIGNER" width="8" begin="31" end="24" resetval="0x0" description="Company ID [Allocated by IMG]." range="31 - 24" rwaccess="R"/> 
		<bitfield id="CR_JASPER_MAJOR_REV" width="8" begin="23" end="16" resetval="0x1" description="Core major revision." range="23 - 16" rwaccess="R"/> 
		<bitfield id="CR_JASPER_MINOR_REV" width="8" begin="15" end="8" resetval="0x4" description="Core minor revision." range="15 - 8" rwaccess="R"/> 
		<bitfield id="CR_JASPER_MAINT_REV" width="8" begin="7" end="0" resetval="0x3" description="Core maintenance revision." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_INTERRUPT_MASK" acronym="CORE_REGS_CR_JASPER_INTERRUPT_MASK" offset="0x8" width="32" description="">
		<bitfield id="RESERVED_2" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R"/> 
		<bitfield id="CR_OUTPUT_ADDRESS_ERROR_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Enable generation of output address error interrupt." range="1" rwaccess="R/W"/> 
		<bitfield id="CR_PICTURE_DONE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable generation of PICTURE_DONE interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_INTERRUPT_STATUS" acronym="CORE_REGS_CR_JASPER_INTERRUPT_STATUS" offset="0xC" width="32" description="">
		<bitfield id="RESERVED_2" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R"/> 
		<bitfield id="CR_OUTPUT_ADDRESS_ERROR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Output bitstream size exceeded value stored in CR_JASPER_OUTPUT_MAX_SIZE register. [Pulse generated at event, held by edge detection logic]." range="1" rwaccess="R"/> 
		<bitfield id="CR_PICTURE_DONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Processing of picture is done. [Pulse generated at event, held by edge detection logic]." range="0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_INTERRUPT_CLEAR" acronym="CORE_REGS_CR_JASPER_INTERRUPT_CLEAR" offset="0x10" width="32" description="">
		<bitfield id="RESERVED_2" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="W"/> 
		<bitfield id="CR_OUTPUT_ERROR_CLEAR" width="1" begin="1" end="1" resetval="0x0" description="Writing '1' to this field clears OUTPUT_ADDRESS_ERROR flag [JASPER_INTERRUPT_STATUS register]. This field is self-clear. When read, it will always return zero." range="1" rwaccess="W"/> 
		<bitfield id="CR_PICTURE_DONE_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Writing '1' to this field clears PICTURE_DONE_IRQ flag [JASPER_INTERRUPT_STATUS register]. This field is self-clear. When read, it will always return zero." range="0" rwaccess="W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CLK_CONTROL" acronym="CORE_REGS_CR_JASPER_CLK_CONTROL" offset="0x14" width="32" description="">
		<bitfield id="RESERVED_2" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R"/> 
		<bitfield id="CR_JASPER_AUTO_CLKG_ENABLE" width="1" begin="1" end="1" resetval="0x1" description="0: disable auto clock gating 1: enable auto clock gating" range="1" rwaccess="R/W"/> 
		<bitfield id="CR_JASPER_MAN_CLKG_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Writing '1' to this field enables clocking of the E5010 core." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CLK_STATUS" acronym="CORE_REGS_CR_JASPER_CLK_STATUS" offset="0x18" width="32" description="">
		<bitfield id="RESERVED_1" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="CR_JASPER_CLKG_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Indicates the clock gate status 1: clock gating is off 0: clock gating is on" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_RESET" acronym="CORE_REGS_CR_JASPER_RESET" offset="0x1C" width="32" description="">
		<bitfield id="RESERVED_2" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="W"/> 
		<bitfield id="CR_SYS_RESET" width="1" begin="1" end="1" resetval="0x0" description="When set forces a reset of the whole IP. It is self-cleared." range="1" rwaccess="W"/> 
		<bitfield id="CR_CORE_RESET" width="1" begin="0" end="0" resetval="0x0" description="When set forces a reset of the core modules except the core registers. It is self-cleared." range="0" rwaccess="W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CORE_CTRL" acronym="CORE_REGS_CR_JASPER_CORE_CTRL" offset="0x20" width="32" description="">
		<bitfield id="RESERVED_1" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="CR_JASPER_ENCODE_START" width="1" begin="0" end="0" resetval="0x0" description="This bit can be written only when JASPER_BUSY flag is set to '0' [JASPER_CORE_STATUS register. Writing '1' forces E5010 to start encoding of an image and sets JASPER_BUSY flag to '1'. Writing '0' has no effect.  This bit is self-clear. When read, it will always return zero." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_STATUS" acronym="CORE_REGS_CR_JASPER_STATUS" offset="0x24" width="32" description="">
		<bitfield id="RESERVED_2" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R"/> 
		<bitfield id="CR_FLUSH_MODE" width="1" begin="1" end="1" resetval="0x0" description="This field has value '1' when output address error occurred [output bitstream size exceeded value stored in CR_JASPER_OUTPUT_MAX_SIZE register]. It is self-cleared after recovering from the error state." range="1" rwaccess="R"/> 
		<bitfield id="CR_JASPER_BUSY" width="1" begin="0" end="0" resetval="0x0" description="When set up it indicates pending encoding process. It is automatically cleared after image encoding process finishes if image source is memory. In case of stream encoding, this flag is cleared after a single frame has been encoded." range="0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CRC_CLEAR" acronym="CORE_REGS_CR_JASPER_CRC_CLEAR" offset="0x28" width="32" description="Active high resets for the CRCs. CRCs are cleared on writing the relevant bit of this register to '1'. The register bit will then self-clear. When read, this register will always return zero.">
		<bitfield id="RESERVED_6" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="W"/> 
		<bitfield id="CR_PACKING_BUFFER_CRC_CLEAR" width="1" begin="5" end="5" resetval="0x0" description="0 : Has no effect 1 : Clear Packing buffer CRC" range="5" rwaccess="W"/> 
		<bitfield id="CR_ENTROPY_ENCODER_CRC_CLEAR" width="1" begin="4" end="4" resetval="0x0" description="0 : Has no effect 1 : Clear Entropy encoder CRC" range="4" rwaccess="W"/> 
		<bitfield id="CR_QUANT_CRC_CLEAR" width="1" begin="3" end="3" resetval="0x0" description="0 : Has no effect 1 : Clear Quantization block CRC" range="3" rwaccess="W"/> 
		<bitfield id="CR_ZZ_CRC_CLEAR" width="1" begin="2" end="2" resetval="0x0" description="0 : Has no effect 1 : Clear Zig-zag CRC" range="2" rwaccess="W"/> 
		<bitfield id="CR_DCT_CRC_CLEAR" width="1" begin="1" end="1" resetval="0x0" description="0 : Has no effect 1 : Clear DCT CRC" range="1" rwaccess="W"/> 
		<bitfield id="CR_FRONT_END_CRC_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="0 : Has no effect 1 : Clear Front End CRC" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_INPUT_CTRL0" acronym="CORE_REGS_CR_JASPER_INPUT_CTRL0" offset="0x2C" width="32" description="">
		<bitfield id="RESERVED_25" width="7" begin="31" end="25" resetval="0x0" description="" range="31 - 25" rwaccess="R"/> 
		<bitfield id="CR_INPUT_CHROMA_ORDER" width="1" begin="24" end="24" resetval="0x0" description="Defines order of interleaved chroma pels in memory '0': chroma data in order Cb-Cr '1': chroma data in order Cr-Cb" range="24" rwaccess="R/W"/> 
		<bitfield id="RESERVED_18" width="6" begin="23" end="18" resetval="0x0" description="" range="23 - 18" rwaccess="R"/> 
		<bitfield id="CR_INPUT_SUBSAMPLING" width="2" begin="17" end="16" resetval="0x2" description="Chroma subsampling format. 0x00: Reserved 0x01: 4:2:0 0x02: 4:2:2 0x03: Reserved" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_3" width="13" begin="15" end="3" resetval="0x0" description="" range="15 - 3" rwaccess="R"/> 
		<bitfield id="CR_INPUT_SOURCE" width="1" begin="2" end="2" resetval="0x0" description="Input data source. 0: direct 1: memory" range="2" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_INPUT_CTRL1" acronym="CORE_REGS_CR_JASPER_INPUT_CTRL1" offset="0x30" width="32" description="">
		<bitfield id="RESERVED_29" width="3" begin="31" end="29" resetval="0x0" description="" range="31 - 29" rwaccess="R"/> 
		<bitfield id="CR_INPUT_LUMA_STRIDE" width="7" begin="28" end="22" resetval="0x0" description="Width of pixels' line of luma data in memory; multiples of 64 bytes. 0 denotes maximum value - 128x64 B" range="28 - 22" rwaccess="R/W"/> 
		<bitfield id="RESERVED_13" width="9" begin="21" end="13" resetval="0x0" description="" range="21 - 13" rwaccess="R"/> 
		<bitfield id="CR_INPUT_CHROMA_STRIDE" width="7" begin="12" end="6" resetval="0x0" description="Width of pixels' line of chroma data in memory; multiples of 64 bytes. 0 denotes maximum value - 128x64 B" range="12 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_MMU_CTRL" acronym="CORE_REGS_CR_JASPER_MMU_CTRL" offset="0x34" width="32" description="Setting this register is applicable only when processing image from system memory.">
		<bitfield id="RESERVED_2" width="30" begin="31" end="2" resetval="0x0" description="" range="31 - 2" rwaccess="R"/> 
		<bitfield id="CR_JASPER_TILING_SCHEME" width="1" begin="1" end="1" resetval="0x0" description="Tiling scheme 0 = 256x16, 1 = 512*8. This bit must be set to the same value as MMU_TILING_SCHEME in MMU_CONTROL0 register [see IMG_VIDEO_BUS4_MMU registers]." range="1" rwaccess="R/W"/> 
		<bitfield id="CR_JASPER_TILING_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Indicates that memory tiling in the MMU is enabled. Should be set to the same value as TILE_ENABLE bit in MMU_TILE_CFGn register [see IMG_VIDEO_BUS4_MMU registers]. NOTE: Memory tiling inside the E5010 core can be applied to input data only [output stream is always untiled] and is always the same for luma and chroma data [cannot be set up individually for both color planes]. Tiling region[s] should be configured correctly in IMG_VIDEO_BUS4_MMU registers: MMU_CONTROL0, MMU_TILE_CFGn, MMU_TILE_MIN_ADDRn and MMU_TILE_MAX_ADDRn." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_IMAGE_SIZE" acronym="CORE_REGS_CR_JASPER_IMAGE_SIZE" offset="0x38" width="32" description="">
		<bitfield id="RESERVED_29" width="3" begin="31" end="29" resetval="0x0" description="" range="31 - 29" rwaccess="R"/> 
		<bitfield id="CR_IMAGE_VERTICAL_SIZE" width="13" begin="28" end="16" resetval="0x0" description="Number of lines in an image - 1." range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_13" width="3" begin="15" end="13" resetval="0x0" description="" range="15 - 13" rwaccess="R"/> 
		<bitfield id="CR_IMAGE_HORIZONTAL_SIZE" width="13" begin="12" end="0" resetval="0x0" description="Number of pixels per line - 1." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_INPUT_LUMA_BASE" acronym="CORE_REGS_CR_INPUT_LUMA_BASE" offset="0x3C" width="32" description="">
		<bitfield id="CR_INPUT_LUMA_BASE" width="26" begin="31" end="6" resetval="0x0" description="Address of input luma data. Aligned to 64 bytes." range="31 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_INPUT_CHROMA_BASE" acronym="CORE_REGS_CR_INPUT_CHROMA_BASE" offset="0x40" width="32" description="">
		<bitfield id="CR_INPUT_CHROMA_BASE" width="26" begin="31" end="6" resetval="0x0" description="Address of input chroma data. Aligned to 64 bytes." range="31 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_OUTPUT_BASE" acronym="CORE_REGS_CR_JASPER_OUTPUT_BASE" offset="0x44" width="32" description="">
		<bitfield id="CR_OUTPUT_BASE" width="32" begin="31" end="0" resetval="0x0" description="Base address for output bitstream." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_OUTPUT_SIZE" acronym="CORE_REGS_CR_JASPER_OUTPUT_SIZE" offset="0x48" width="32" description="Set when image processing is done (busy flag transits from 1 to 0). Cleared automatically after start of next frame compression.">
		<bitfield id="CR_OUTPUT_SIZE" width="32" begin="31" end="0" resetval="0x0" description="Output bitstream size in bytes." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_OUTPUT_MAX_SIZE" acronym="CORE_REGS_CR_JASPER_OUTPUT_MAX_SIZE" offset="0x4C" width="32" description="">
		<bitfield id="CR_OUTPUT_MAX_SIZE" width="32" begin="31" end="0" resetval="0x0" description="Maximum size of output bitstream. Should be set to the size of allocated memory. If set to 0 address checking is disabled." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE0" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE0" offset="0x50" width="32" description="Luma quantization table entries QL03..QL00">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_03" width="8" begin="31" end="24" resetval="0x16" description="QL03" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_02" width="8" begin="23" end="16" resetval="0x10" description="QL02" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_01" width="8" begin="15" end="8" resetval="0x11" description="QL01" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_00" width="8" begin="7" end="0" resetval="0x16" description="QL00" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE1" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE1" offset="0x54" width="32" description="QL07..QL04">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_07" width="8" begin="31" end="24" resetval="0x61" description="QL07" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_06" width="8" begin="23" end="16" resetval="0x51" description="QL06" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_05" width="8" begin="15" end="8" resetval="0x40" description="QL05" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_04" width="8" begin="7" end="0" resetval="0x24" description="QL04" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE2" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE2" offset="0x58" width="32" description="QL13..QL10">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_13" width="8" begin="31" end="24" resetval="0x19" description="QL13" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_12" width="8" begin="23" end="16" resetval="0x14" description="QL12" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_11" width="8" begin="15" end="8" resetval="0x12" description="QL11" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_10" width="8" begin="7" end="0" resetval="0x12" description="QL10" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE3" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE3" offset="0x5C" width="32" description="QL17..QL14">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_17" width="8" begin="31" end="24" resetval="0x55" description="QL17" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_16" width="8" begin="23" end="16" resetval="0x60" description="QL16" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_15" width="8" begin="15" end="8" resetval="0x58" description="QL15" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_14" width="8" begin="7" end="0" resetval="0x26" description="QL14" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE4" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE4" offset="0x60" width="32" description="QL23..QL20">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_23" width="8" begin="31" end="24" resetval="0x24" description="QL23" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_22" width="8" begin="23" end="16" resetval="0x16" description="QL22" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_21" width="8" begin="15" end="8" resetval="0x13" description="QL21" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_20" width="8" begin="7" end="0" resetval="0x14" description="QL20" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE5" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE5" offset="0x64" width="32" description="QL27..QL24">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_27" width="8" begin="31" end="24" resetval="0x56" description="QL27" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_26" width="8" begin="23" end="16" resetval="0x69" description="QL26" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_25" width="8" begin="15" end="8" resetval="0x57" description="QL25" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_24" width="8" begin="7" end="0" resetval="0x40" description="QL24" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE6" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE6" offset="0x68" width="32" description="QL33..QL30">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_33" width="8" begin="31" end="24" resetval="0x29" description="QL33" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_32" width="8" begin="23" end="16" resetval="0x22" description="QL32" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_31" width="8" begin="15" end="8" resetval="0x17" description="QL31" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_30" width="8" begin="7" end="0" resetval="0x14" description="QL30" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE7" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE7" offset="0x6C" width="32" description="QL37..QL34">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_37" width="8" begin="31" end="24" resetval="0x62" description="QL37" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_36" width="8" begin="23" end="16" resetval="0x80" description="QL36" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_35" width="8" begin="15" end="8" resetval="0x87" description="QL35" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_34" width="8" begin="7" end="0" resetval="0x51" description="QL34" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE8" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE8" offset="0x70" width="32" description="QL43..QL40">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_43" width="8" begin="31" end="24" resetval="0x56" description="QL43" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_42" width="8" begin="23" end="16" resetval="0x37" description="QL42" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_41" width="8" begin="15" end="8" resetval="0x22" description="QL41" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_40" width="8" begin="7" end="0" resetval="0x18" description="QL40" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE9" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE9" offset="0x74" width="32" description="QL47..QL44">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_47" width="8" begin="31" end="24" resetval="0x77" description="QL47" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_46" width="8" begin="23" end="16" resetval="0x103" description="QL46" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_45" width="8" begin="15" end="8" resetval="0x109" description="QL45" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_44" width="8" begin="7" end="0" resetval="0x68" description="QL44" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE10" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE10" offset="0x78" width="32" description="QL53..QL50">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_53" width="8" begin="31" end="24" resetval="0x64" description="QL53" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_52" width="8" begin="23" end="16" resetval="0x55" description="QL52" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_51" width="8" begin="15" end="8" resetval="0x35" description="QL51" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_50" width="8" begin="7" end="0" resetval="0x24" description="QL50" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE11" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE11" offset="0x7C" width="32" description="QL57..QL54">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_57" width="8" begin="31" end="24" resetval="0x92" description="QL57" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_56" width="8" begin="23" end="16" resetval="0x113" description="QL56" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_55" width="8" begin="15" end="8" resetval="0x104" description="QL55" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_54" width="8" begin="7" end="0" resetval="0x81" description="QL54" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE12" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE12" offset="0x80" width="32" description="QL63..QL60">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_63" width="8" begin="31" end="24" resetval="0x87" description="QL63" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_62" width="8" begin="23" end="16" resetval="0x78" description="QL62" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_61" width="8" begin="15" end="8" resetval="0x64" description="QL61" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_60" width="8" begin="7" end="0" resetval="0x49" description="QL60" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE13" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE13" offset="0x84" width="32" description="QL67..QL64">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_67" width="8" begin="31" end="24" resetval="0x101" description="QL67" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_66" width="8" begin="23" end="16" resetval="0x120" description="QL66" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_65" width="8" begin="15" end="8" resetval="0x121" description="QL65" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_64" width="8" begin="7" end="0" resetval="0x103" description="QL64" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE14" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE14" offset="0x88" width="32" description="QL73..QL70">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_73" width="8" begin="31" end="24" resetval="0x98" description="QL73" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_72" width="8" begin="23" end="16" resetval="0x95" description="QL72" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_71" width="8" begin="15" end="8" resetval="0x92" description="QL71" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_70" width="8" begin="7" end="0" resetval="0x72" description="QL70" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE15" acronym="CORE_REGS_CR_JASPER_LUMA_QUANTIZATION_TABLE15" offset="0x8C" width="32" description="QL77..QL74">
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_77" width="8" begin="31" end="24" resetval="0x99" description="QL77" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_76" width="8" begin="23" end="16" resetval="0x103" description="QL76" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_75" width="8" begin="15" end="8" resetval="0x100" description="QL75" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_LUMA_QUANTIZATION_TABLE_74" width="8" begin="7" end="0" resetval="0x112" description="QL74" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE0" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE0" offset="0x90" width="32" description="Chroma quantization table entries QC03..QC00">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_03" width="8" begin="31" end="24" resetval="0x47" description="QC03" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_02" width="8" begin="23" end="16" resetval="0x24" description="QC02" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_01" width="8" begin="15" end="8" resetval="0x18" description="QC01" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_00" width="8" begin="7" end="0" resetval="0x17" description="QC00" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE1" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE1" offset="0x94" width="32" description="QC07..QC04">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_07" width="8" begin="31" end="24" resetval="0x99" description="QC07" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_06" width="8" begin="23" end="16" resetval="0x99" description="QC06" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_05" width="8" begin="15" end="8" resetval="0x99" description="QC05" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_04" width="8" begin="7" end="0" resetval="0x99" description="QC04" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE2" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE2" offset="0x98" width="32" description="QC13..QC10">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_13" width="8" begin="31" end="24" resetval="0x66" description="QC13" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_12" width="8" begin="23" end="16" resetval="0x26" description="QC12" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_11" width="8" begin="15" end="8" resetval="0x21" description="QC11" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_10" width="8" begin="7" end="0" resetval="0x18" description="QC10" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE3" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE3" offset="0x9C" width="32" description="QC17..QC14">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_17" width="8" begin="31" end="24" resetval="0x99" description="QC17" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_16" width="8" begin="23" end="16" resetval="0x99" description="QC16" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_15" width="8" begin="15" end="8" resetval="0x99" description="QC15" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_14" width="8" begin="7" end="0" resetval="0x99" description="QC14" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE4" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE4" offset="0xA0" width="32" description="QC23..QC20">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_23" width="8" begin="31" end="24" resetval="0x99" description="QC23" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_22" width="8" begin="23" end="16" resetval="0x56" description="QC22" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_21" width="8" begin="15" end="8" resetval="0x26" description="QC21" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_20" width="8" begin="7" end="0" resetval="0x24" description="QC20" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE5" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE5" offset="0xA4" width="32" description="QC27..QC24">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_27" width="8" begin="31" end="24" resetval="0x99" description="QC27" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_26" width="8" begin="23" end="16" resetval="0x99" description="QC26" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_25" width="8" begin="15" end="8" resetval="0x99" description="QC25" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_24" width="8" begin="7" end="0" resetval="0x99" description="QC24" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE6" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE6" offset="0xA8" width="32" description="QC33..QC30">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_33" width="8" begin="31" end="24" resetval="0x99" description="QC33" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_32" width="8" begin="23" end="16" resetval="0x99" description="QC32" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_31" width="8" begin="15" end="8" resetval="0x66" description="QC31" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_30" width="8" begin="7" end="0" resetval="0x47" description="QC30" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE7" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE7" offset="0xAC" width="32" description="QC37..QC34">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_37" width="8" begin="31" end="24" resetval="0x99" description="QC37" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_36" width="8" begin="23" end="16" resetval="0x99" description="QC36" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_35" width="8" begin="15" end="8" resetval="0x99" description="QC35" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_34" width="8" begin="7" end="0" resetval="0x99" description="QC34" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE8" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE8" offset="0xB0" width="32" description="QC43..QC40">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_43" width="8" begin="31" end="24" resetval="0x99" description="QC43" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_42" width="8" begin="23" end="16" resetval="0x99" description="QC42" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_41" width="8" begin="15" end="8" resetval="0x99" description="QC41" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_40" width="8" begin="7" end="0" resetval="0x99" description="QC40" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE9" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE9" offset="0xB4" width="32" description="QC47..QC44">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_47" width="8" begin="31" end="24" resetval="0x99" description="QC47" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_46" width="8" begin="23" end="16" resetval="0x99" description="QC46" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_45" width="8" begin="15" end="8" resetval="0x99" description="QC45" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_44" width="8" begin="7" end="0" resetval="0x99" description="QC44" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE10" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE10" offset="0xB8" width="32" description="QC53..QC50">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_53" width="8" begin="31" end="24" resetval="0x99" description="QC53" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_52" width="8" begin="23" end="16" resetval="0x99" description="QC52" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_51" width="8" begin="15" end="8" resetval="0x99" description="QC51" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_50" width="8" begin="7" end="0" resetval="0x99" description="QC50" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE11" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE11" offset="0xBC" width="32" description="QC57..QC54">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_57" width="8" begin="31" end="24" resetval="0x99" description="QC57" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_56" width="8" begin="23" end="16" resetval="0x99" description="QC56" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_55" width="8" begin="15" end="8" resetval="0x99" description="QC55" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_54" width="8" begin="7" end="0" resetval="0x99" description="QC54" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE12" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE12" offset="0xC0" width="32" description="QC63..QC60">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_63" width="8" begin="31" end="24" resetval="0x99" description="QC63" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_62" width="8" begin="23" end="16" resetval="0x99" description="QC62" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_61" width="8" begin="15" end="8" resetval="0x99" description="QC61" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_60" width="8" begin="7" end="0" resetval="0x99" description="QC60" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE13" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE13" offset="0xC4" width="32" description="QC67..QC64">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_67" width="8" begin="31" end="24" resetval="0x99" description="QC67" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_66" width="8" begin="23" end="16" resetval="0x99" description="QC66" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_65" width="8" begin="15" end="8" resetval="0x99" description="QC65" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_64" width="8" begin="7" end="0" resetval="0x99" description="QC64" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE14" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE14" offset="0xC8" width="32" description="QC73..QC70">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_73" width="8" begin="31" end="24" resetval="0x99" description="QC73" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_72" width="8" begin="23" end="16" resetval="0x99" description="QC72" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_71" width="8" begin="15" end="8" resetval="0x99" description="QC71" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_70" width="8" begin="7" end="0" resetval="0x99" description="QC70" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE15" acronym="CORE_REGS_CR_JASPER_CHROMA_QUANTIZATION_TABLE15" offset="0xCC" width="32" description="QC77..QC74">
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_77" width="8" begin="31" end="24" resetval="0x99" description="QC77" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_76" width="8" begin="23" end="16" resetval="0x99" description="QC76" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_75" width="8" begin="15" end="8" resetval="0x99" description="QC75" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CR_CHROMA_QUANTIZATION_TABLE_74" width="8" begin="7" end="0" resetval="0x99" description="QC74" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_CRC_CTRL" acronym="CORE_REGS_CR_JASPER_CRC_CTRL" offset="0xD0" width="32" description="">
		<bitfield id="RESERVED_1" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="JASPER_CRC_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Writing '1' to this field enables CRC calculation." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_FRONT_END_CRC" acronym="CORE_REGS_CR_JASPER_FRONT_END_CRC" offset="0xD4" width="32" description="">
		<bitfield id="CR_JASPER_FRONT_END_CRC_OUT" width="32" begin="31" end="0" resetval="0x0" description="CRC value of the current data." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_DCT_CRC" acronym="CORE_REGS_CR_JASPER_DCT_CRC" offset="0xD8" width="32" description="">
		<bitfield id="CR_JASPER_DCT_CRC_OUT" width="32" begin="31" end="0" resetval="0x0" description="CRC value of the current data." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_ZZ_CRC" acronym="CORE_REGS_CR_JASPER_ZZ_CRC" offset="0xDC" width="32" description="">
		<bitfield id="CR_JASPER_ZZ_CRC_OUT" width="32" begin="31" end="0" resetval="0x0" description="CRC value of the current data." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_QUANT_CRC" acronym="CORE_REGS_CR_JASPER_QUANT_CRC" offset="0xE0" width="32" description="">
		<bitfield id="CR_JASPER_QUANT_CRC_OUT" width="32" begin="31" end="0" resetval="0x0" description="CRC value of the current data. ang1045" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_ENTROPY_ENCODER_CRC" acronym="CORE_REGS_CR_JASPER_ENTROPY_ENCODER_CRC" offset="0xE4" width="32" description="">
		<bitfield id="CR_JASPER_ENTROPY_CRC_OUT" width="32" begin="31" end="0" resetval="0x0" description="CRC value of the current data." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_PACKING_BUFFER_DATA_CRC" acronym="CORE_REGS_CR_JASPER_PACKING_BUFFER_DATA_CRC" offset="0xE8" width="32" description="">
		<bitfield id="CR_JASPER_PACKING_DATA_CRC_OUT" width="32" begin="31" end="0" resetval="0x0" description="CRC value of the current data." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_REGS_CR_JASPER_PACKING_BUFFER_ADDR_CRC" acronym="CORE_REGS_CR_JASPER_PACKING_BUFFER_ADDR_CRC" offset="0xEC" width="32" description="">
		<bitfield id="CR_JASPER_PACKING_ADDR_OUT_CRC" width="32" begin="31" end="0" resetval="0x0" description="CRC value of the current data." range="31 - 0" rwaccess="R"/>
	</register>
</module>