ls
# 564_final_weights_0 (1)  project.v              testbench_564.sv  
# do-files                 result.dat          0  transcript        
# inputs                   sd-564.mpf             work              
# outputs                  sram.sv                                  
project compileall
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim work.tb_top
# vsim work.tb_top 
# Start time: 11:03:10 on Oct 31,2020
# Loading sv_std.std
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# Saving layout as "Simulate"
# Saving layout as "Simulate"
do ./do-files/wave.do
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 665 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 184
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
do ./do-files/run.do
# Compile of project.v failed with 2 errors.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv failed with 9 errors.
# 3 compiles, 2 failed with 11 errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.sram
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 665 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 184
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
vlog testbench_564.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:38 on Oct 31,2020
# vlog -reportprogress 300 testbench_564.sv 
# -- Compiling module project
# ** Error: (vlog-13069) ** while parsing file included at testbench_564.sv(1)
# ** at project.v(177): near "=": syntax error, unexpected '=', expecting ++ or --.
# ** Error: (vlog-13069) ** while parsing file included at testbench_564.sv(1)
# ** at project.v(191): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ** while parsing file included at testbench_564.sv(2)
# ** at sram.sv(23): (vlog-2730) Undefined variable: 'DATA_WIDTH'.
# ** Error (suppressible): ** while parsing file included at testbench_564.sv(2)
# ** at sram.sv(23): (vlog-2244) Variable 'mem' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ** while parsing file included at testbench_564.sv(2)
# ** at sram.sv(28): (vlog-2730) Undefined variable: 'ADDR_WIDTH'.
# ** Error: ** while parsing file included at testbench_564.sv(2)
# ** at sram.sv(32): Illegal declaration after the statement near line '17'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ** while parsing file included at testbench_564.sv(2)
# ** at sram.sv(36): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) ** while parsing file included at testbench_564.sv(2)
# ** at sram.sv(36): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: ** while parsing file included at testbench_564.sv(2)
# ** at sram.sv(54): (vlog-13205) Syntax error found in the scope following 'last_write_en'. Is there a missing '::'?
# End time: 14:09:38 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# C:/Users/swd/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog testbench_564.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:10:22 on Oct 31,2020
# vlog -reportprogress 300 testbench_564.sv 
# -- Compiling module project
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:10:22 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 665 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 184
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
add wave -position insertpoint  \
sim:/tb_top/dut/start_matrix_mult_signal
do ./do-files/run.do
# Compile of project.v was successful.
# Compile of sram.sv was successful.
# Compile of testbench_564.sv was successful.
# 3 compiles, 0 failed with no errors.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.sram
# Loading work.project
# GetModuleFileName: The specified module could not be found.
# 
# 
# -------------------------------start_simulation-------------------------------
# 
# INFO::readmem : inputs/564_final_inputs_0.dat 
# INFO::readmem : inputs/564_final_weights_0.dat 
# -------------------------------Round 0 start-------------------------------
# 
# -------------------------------Round 0 check start-------------------------------
# 
# -------------------------------store results to g_result.dat-------------------------------
# 
# ** Warning: (vsim-PLI-3070) $sformatf : Too many arguments.
#    Time: 665 ps  Iteration: 1  Instance: /tb_top File: C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv Line: 184
# ** Warning: ** Warning: (vsim-PLI-3887) Key "0" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# ** Warning: ** Warning: (vsim-PLI-3887) Key "95" is not a valid key for this associative array.    : C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(184)
#    Time: 665 ps  Iteration: 1  Instance: /tb_top
# End time: 17:57:09 on Oct 31,2020, Elapsed time: 6:53:59
# Errors: 0, Warnings: 4
