`include "defines.v"

module mem(

	input wire						rst,
	
	//æ¥è‡ªæ‰§è¡Œé˜¶æ®µçš„ä¿¡ï¿???
	input wire[`RegAddrBus]       	wd_i,
	input wire[`RegBus]             wreg_i,
	input wire[`RegBus]				wdata_i,
	
	input wire[`AluOpBus]			aluop_i,	//è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤è¦è¿›è¡Œçš„è¿ç®—çš„å­ç±»ï¿???
	input wire[`RegBus]				mem_addr_i,	//è®¿å­˜é˜¶æ®µçš„åŠ è½½ï¿½?ï¿½å­˜å‚¨æŒ‡ä»¤å¯¹åº”çš„å­˜å‚¨å™¨åœ°ï¿???
	input wire[`RegBus]				reg2_i,		//è®¿å­˜é˜¶æ®µçš„å­˜å‚¨æŒ‡ä»¤è¦å­˜å‚¨çš„æ•°ï¿???
	input wire[`InstAddrBus]		pc_i,
	
	//é€åˆ°å†™å›é˜¶æ®µçš„ä¿¡ï¿???
	output reg[`RegAddrBus]     	wd_o,
	output reg[`RegBus]             wreg_o,
	output reg[`RegBus]				wdata_o,

	output reg[`RegBus]				mem_addr_o,	//è¦è®¿é—®çš„æ•°æ®å­˜å‚¨å™¨çš„åœ°å€
	output reg[3:0]					mem_we_o,	//æ˜¯å¦å†™æ“ï¿???
	output reg[`RegBus]				mem_data_o, //è¦å†™å…¥æ•°æ®å­˜å‚¨å™¨çš„æ•°ï¿???
	output reg						mem_ce_o,	//æ•°æ®å­˜å‚¨å™¨ä½¿èƒ½ä¿¡ï¿???
	output wire[`InstAddrBus]		pc_o,
	output wire[`AluOpBus]			aluop_o,
	output reg 						stallreq

);

endmodule