
---------- Begin Simulation Statistics ----------
final_tick                                 3345198500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131031                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897256                       # Number of bytes of host memory used
host_op_rate                                   149643                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.41                       # Real time elapsed on the host
host_tick_rate                               45569892                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003345                       # Number of seconds simulated
sim_ticks                                  3345198500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.340288                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1122283                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1129736                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27431                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1713764                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78300                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79799                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1499                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2615601                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  346928                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          650                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4474405                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3676229                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24579                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                553756                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          932332                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6066819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.811355                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.540131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2945692     48.55%     48.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       933803     15.39%     63.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       568074      9.36%     73.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       408599      6.73%     80.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       235038      3.87%     83.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       240859      3.97%     87.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       148068      2.44%     90.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32930      0.54%     90.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       553756      9.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6066819                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.695563                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.695563                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1165469                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2896                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1115416                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12089253                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2556204                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2305775                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24912                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9898                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                143021                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2615601                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1940280                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3368852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10092                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10748319                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   55528                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.390948                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2798765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1547511                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.606529                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6195381                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.977140                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.768089                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3559963     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   177041      2.86%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   479022      7.73%     68.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   447982      7.23%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   162489      2.62%     77.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   380199      6.14%     84.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269242      4.35%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   151841      2.45%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   567602      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6195381                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       359077                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1082581                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      1645694                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        18029                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      25188500                       # number of prefetches that crossed the page
system.cpu.idleCycles                          495017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26884                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2497547                       # Number of branches executed
system.cpu.iew.exec_nop                          6239                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.748381                       # Inst execution rate
system.cpu.iew.exec_refs                      2530590                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1154663                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  244405                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1334373                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                405                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3010                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1207451                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11921749                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1375927                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41126                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11697362                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1646                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 19376                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24912                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22676                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           271                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36410                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          267                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        68686                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        86681                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       112990                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            267                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17140                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9744                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11141521                       # num instructions consuming a value
system.cpu.iew.wb_count                      11611340                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520615                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5800447                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.735523                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11620632                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13134736                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8466558                       # number of integer regfile writes
system.cpu.ipc                               1.437684                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.437684                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               598      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8877978     75.63%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90797      0.77%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    13      0.00%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11867      0.10%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56320      0.48%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48951      0.42%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20584      0.18%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23892      0.20%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39780      0.34%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1329      0.01%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3137      0.03%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2401      0.02%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1965      0.02%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1384850     11.80%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1163328      9.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11738488                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      115919                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009875                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   34797     30.02%     30.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     30.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15182     13.10%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.41%     43.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     9      0.01%     43.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10957      9.45%     53.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.01%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21929     18.92%     71.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32539     28.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11536661                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29182063                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11323266                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12399003                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11915105                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11738488                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 405                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          930478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1917                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             76                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       676062                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6195381                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.894716                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.015279                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2092025     33.77%     33.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1234511     19.93%     53.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              889047     14.35%     68.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              783696     12.65%     80.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              333396      5.38%     86.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              394414      6.37%     92.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              275647      4.45%     96.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              125901      2.03%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               66744      1.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6195381                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.754528                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 317148                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             608130                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288074                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            447244                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            112738                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           100246                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1334373                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1207451                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8345168                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          6690398                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  394376                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216381                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2616215                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4363                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8355                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19492336                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12006004                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12977078                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2381951                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 145091                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24912                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                417640                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1087967                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13441143                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         360287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19035                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    681932                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            422                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412704                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17433165                       # The number of ROB reads
system.cpu.rob.rob_writes                    23971888                       # The number of ROB writes
system.cpu.timesIdled                           31935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325948                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220528                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9161                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       227403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       455895                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5316                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3767                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5316                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       581312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  581312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9161                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11128000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47903250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            223809                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       204363                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4568                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4568                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        204428                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          114                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       613218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                684386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     26162560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2136960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           228492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000709                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 228330     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    162      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             228492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          447646131                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36197568                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         306643494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                34817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       167294                       # number of demand (read+write) hits
system.l2.demand_hits::total                   219294                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               34817                       # number of overall hits
system.l2.overall_hits::.cpu.data               17183                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       167294                       # number of overall hits
system.l2.overall_hits::total                  219294                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6767                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9084                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2317                       # number of overall misses
system.l2.overall_misses::.cpu.data              6767                       # number of overall misses
system.l2.overall_misses::total                  9084                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    182299000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    518681500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        700980500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    182299000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    518681500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       700980500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            37134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       167294                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               228378                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           37134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       167294                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              228378                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.062396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282547                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039776                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.062396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282547                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039776                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78678.895123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76648.662627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77166.501541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78678.895123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76648.662627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77166.501541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9084                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9084                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    159139000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    451011500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    610150500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    159139000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    451011500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    610150500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.062396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039776                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.062396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039776                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68683.211049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66648.662627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67167.602378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68683.211049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66648.662627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67167.602378                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       204201                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           204201                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       204201                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       204201                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   801                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3767                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    292342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     292342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.824650                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.824650                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77606.185293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77606.185293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    254672500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    254672500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.824650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.824650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67606.185293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67606.185293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          34817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       167294                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             202111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    182299000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182299000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        37134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       167294                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         204428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.062396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78678.895123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78678.895123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    159139000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    159139000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.062396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68683.211049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68683.211049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    226339000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    226339000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75446.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75446.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    196339000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    196339000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65446.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65446.333333                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                36                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           78                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              78                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          114                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           114                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.684211                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.684211                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1533500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1533500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.684211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.684211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19660.256410                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19660.256410                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5962.757773                       # Cycle average of tags in use
system.l2.tags.total_refs                      455654                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9187                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.597692                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.721727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1651.466654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4265.569392                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.032544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.045492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8086                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.069817                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3655051                       # Number of tag accesses
system.l2.tags.data_accesses                  3655051                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         148224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             581312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       148224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9083                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44309478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         129465561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173775039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44309478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44309478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44309478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        129465561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            173775039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000637500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9083                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9083                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     66833000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               237139250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7358.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26108.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9083                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    457.352291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   274.866753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.965300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          316     24.96%     24.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          267     21.09%     46.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123      9.72%     55.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      5.21%     60.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      3.87%     64.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      3.32%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      3.24%     71.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      2.84%     74.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          326     25.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1266                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 581312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  581312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       173.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3345120500                       # Total gap between requests
system.mem_ctrls.avgGap                     368283.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       148224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 44309478.196884281933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 129465560.862830713391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63862500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    173276750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27574.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25606.14                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4769520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2504700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31565940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     263680560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        471095880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        887844000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1661460600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.670257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2303181000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    111540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    930477500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4362540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2299770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33286680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     263680560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        466177920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        891985440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1661792910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.769597                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2313482250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    111540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    920176250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1894044                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1894044                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1894044                       # number of overall hits
system.cpu.icache.overall_hits::total         1894044                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        46236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          46236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        46236                       # number of overall misses
system.cpu.icache.overall_misses::total         46236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    874333500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    874333500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    874333500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    874333500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1940280                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1940280                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1940280                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1940280                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023830                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023830                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023830                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023830                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18910.232287                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18910.232287                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18910.232287                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18910.232287                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            128785                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       204363                       # number of writebacks
system.cpu.icache.writebacks::total            204363                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         9102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         9102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        37134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        37134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       167294                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       204428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    724694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    724694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    724694500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   3113109319                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3837803819                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019138                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019138                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019138                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.105360                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19515.659503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19515.659503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19515.659503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18608.613094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18773.376538                       # average overall mshr miss latency
system.cpu.icache.replacements                 204363                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1894044                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1894044                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        46236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         46236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    874333500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    874333500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1940280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1940280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18910.232287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18910.232287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         9102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        37134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    724694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    724694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19515.659503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19515.659503                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       167294                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       167294                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   3113109319                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   3113109319                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18608.613094                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18608.613094                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.948832                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2098471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            204427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.265136                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    25.375973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    38.572859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.396500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.602701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4084987                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4084987                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2304260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2304260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2305870                       # number of overall hits
system.cpu.dcache.overall_hits::total         2305870                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68291                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68291                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68318                       # number of overall misses
system.cpu.dcache.overall_misses::total         68318                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2772049500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2772049500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2772049500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2772049500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2372551                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2372551                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2374188                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2374188                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028775                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40591.725118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40591.725118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40575.682836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40575.682836                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32793                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.007380                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9440                       # number of writebacks
system.cpu.dcache.writebacks::total              9440                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44259                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24059                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    742217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    742217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    742810000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    742810000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010134                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010134                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30884.528961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30884.528961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30874.516813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30874.516813                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23040                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1236847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1236847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        41149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         41149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1171944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1171944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1277996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1277996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28480.497703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28480.497703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21799                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21799                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    428806500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    428806500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22160.542636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22160.542636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1597402000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1597402000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59023.130358                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59023.130358                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    310785000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    310785000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67503.258036                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67503.258036                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1610                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1610                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1637                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1637                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016494                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016494                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       593000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       593000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016494                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016494                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21962.962963                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 21962.962963                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2703500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2703500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34660.256410                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34660.256410                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2625500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2625500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 33660.256410                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 33660.256410                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       308500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       308500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.028939                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028939                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 34277.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34277.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016077                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016077                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        32000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           920.642369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2330503                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.846036                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   920.642369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.899065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.899065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4773596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4773596                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3345198500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3345198500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
