# Pipelined-Processor-Verilog
RTL implementation of a simple pipelined processor in Verilog with functional simulation and waveform verification.
