{"vcs1":{"timestamp_begin":1730571124.296843433, "rt":2.58, "ut":1.01, "st":0.45}}
{"vcselab":{"timestamp_begin":1730571126.982187840, "rt":1.46, "ut":0.25, "st":0.07}}
{"link":{"timestamp_begin":1730571128.559571947, "rt":0.47, "ut":0.23, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730571123.525128660}
{"VCS_COMP_START_TIME": 1730571123.525128660}
{"VCS_COMP_END_TIME": 1730571141.086520708}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 354532}}
{"stitch_vcselab": {"peak_mem": 242200}}
