<div data-project-tag="hardware" class="project-card-container">
  <div class="card h-100 border-0 shadow-sm project-card">
    <div class="card-body d-flex flex-column p-4">
      <div class="mb-2">
        <span class="badge bg-light text-primary border border-primary"
          >Hardware</span
        >
      </div>
      <h5 class="card-title fw-bold" style="color: var(--ocean-blue)">
        FPGA - UART Protocol
      </h5>
      <p class="card-text text-muted flex-grow-1">
        Implemented a UART (Universal Asynchronous Receiver/Transmitter)
        protocol on an FPGA using Verilog. The design includes both the
        transmitter and receiver modules, which handle serial communication by
        converting parallel data into serial form for transmission and vice
        versa for reception. The implementation supports configurable baud rates
        and includes error detection mechanisms to ensure reliable data
        transfer.
      </p>
      <div class="mt-3">
        <!-- TODO: Add GitHub link when available -->
        <a href="#" class="btn btn-sm btn-outline-dark px-3">View on GitHub</a>
      </div>
    </div>
  </div>
</div>
