PPA Report for sparse_regfile.v (Module: sparse_regfile)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 184
FF Count: 512
IO Count: 84
Cell Count: 918

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 217.49 MHz
End-to-End Path Delay: 6.424 ns
Reg-to-Reg Critical Path Delay: 4.531 ns

POWER METRICS:
-------------
Total Power Consumption: 0.466 W
