HB_DDR_ECC_C_ERR_ADDR,VAR_0
HB_DDR_ECC_C_ERR_STAT,VAR_1
HB_DDR_ECC_INT_ACK,VAR_2
HB_DDR_ECC_INT_STATUS,VAR_3
HB_DDR_ECC_INT_STAT_CE,VAR_4
HB_DDR_ECC_INT_STAT_UE,VAR_5
HB_DDR_ECC_U_ERR_ADDR,VAR_6
HW_EVENT_ERR_CORRECTED,VAR_7
HW_EVENT_ERR_UNCORRECTED,VAR_8
IRQ_HANDLED,VAR_9
PAGE_MASK,VAR_10
PAGE_SHIFT,VAR_11
edac_mc_handle_error,FUNC_0
readl,FUNC_1
writel,FUNC_2
highbank_mc_err_handler,FUNC_3
irq,VAR_12
dev_id,VAR_13
mci,VAR_14
drvdata,VAR_15
status,VAR_16
err_addr,VAR_17
syndrome,VAR_18
