$date
	Thu Apr 24 15:23:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module itch_parser $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 8 # rx_data [7:0] $end
$var wire 1 $ rx_valid $end
$var reg 8 % len_byte1 [7:0] $end
$var reg 16 & msg_len [15:0] $end
$var reg 8 ' msg_type [7:0] $end
$var reg 1 ( new_msg $end
$var reg 3 ) next_state [2:0] $end
$var reg 3 * state [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
0(
b0 '
b0 &
b0 %
0$
b0 #
1"
1!
$end
#5000
0!
#10000
b1 )
1$
b1000001 #
0"
1!
#15000
0!
#20000
b0 #
b10 )
b1 *
b1000001 '
1!
#25000
0!
#30000
b10001 #
b11 )
b10 *
1!
#35000
0!
#40000
0$
b0 )
b11 *
b10001 &
1!
#45000
0!
#50000
1(
b0 *
1!
#55000
0!
#60000
0(
1!
#60001
