                          CONFORMAL (R)
                   Version 23.10-s300 (30-Aug-2023) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2023. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 893 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
CPU time     : 0.16    seconds
Elapse time  : 0       seconds
Memory usage : 78.53   M bytes
0
// Command: set_mapping_method -sensitive
0
// Command: set_verification_information rtl_genv_db
// Note: Verification information rtl_genv_db does not exist. New directory created.
// Verification information is set to /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/Rtl_Gen_LEC/rtl_genv_db.
0
// Command: set lec_version_required "18.10204"
18.10204
// Command: if {$lec_version >= $lec_version_required} {
//              set_flatten_model -verification_info_strip_cdn_name_extension
//          }
// Command: set_flatten_model -verification_info_strip_cdn_name_extension
0
// Command: read_implementation_information /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/ -revised genv
// Reading implementation information from /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv ...
// Note: Implementation information 'genv.fv.json' will be used
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                           659
       Sequential optimization                             1
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "22.13-s093_1"
22.13-s093_1
// Command: set env(CDN_SYNTH_ROOT) "/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86"
/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86"
/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86
// Command: set env(CW_DIR) "/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware"
/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware"
/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware
// Command: set lec_version_required "21.20249"
21.20249
// Command: if { ($lec_version < $lec_version_required) &&
//              [file exists /mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim]} {
//              set env(CW_DIR_SIM) "/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim"
//              set CW_DIR_SIM      "/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim"
//          } else {
//              set env(CW_DIR_SIM) "/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware/sim"
//              set CW_DIR_SIM      "/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware/sim"
//          }
/mnt/apps/prebuilt/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/GENUS221/tools.lnx86/lib/chipware/sim
// Command: set_multiplier_implementation boothrca -both
0
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/ /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/ -library -both
0
// Command: read_library -liberty -both \
//              /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_fast_1_98V_m40C.lib \
//              /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C.lib \
//              /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_typ_1_80V_25C.lib \
//              /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.lib \
//              /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_slow_1_62V_175C.lib \
//              /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.lib
// Parsing file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_fast_1_98V_m40C.lib ...
// Parsing file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C.lib ...
// Parsing file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_typ_1_80V_25C.lib ...
// Parsing file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.lib ...
// Parsing file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_slow_1_62V_175C.lib ...
// Parsing file /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.lib ...
// Warning: (RTL9.8) Set Liberty pin direction to output because it has an output function (occurrence:24)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:312)
// Note: (RTL9.23) Physical cell found in library (occurrence:219)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:72)
// Warning: (RTL14) Signal has input but it has no output (occurrence:6006)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:2392)
// Note: Read Liberty library successfully
0
CPU time     : 2.65    seconds
Elapse time  : 4       seconds
Memory usage : 153.92  M bytes
// Command: set_undriven_signal 0 -golden
0
// Command: set lec_version_required "16.20100"
16.20100
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_style genus -golden
//          } else {
//              set_naming_style rc -golden
//          }
// Command: set_naming_style genus -golden
0
// Command: set_naming_rule "%s\[%d\]" -instance_array -golden
0
// Command: set_naming_rule "%s_reg" -register -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
0
// Command: set lec_version_required "17.10200"
17.10200
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_rule -ungroup_separator {_} -golden
//          }
// Command: set_naming_rule -ungroup_separator _ -golden
0
// Command: set lec_version_required "17.20301"
17.20301
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -const_port_extend
//          }
// Command: set_hdl_options -const_port_extend
0
// Command: set_hdl_options -unsigned_conversion_overflow on
0
// Command: set_hdl_option -v_to_vd on
// Command: set_hdl_options -v_to_vd on
// Note: '-v' to '-vd' option is 'ON'
0
// Command: set lec_version_required "20.20226"
20.20226
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src"
//          } else {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src:cwd"
//          }
// Command: set_hdl_options -VERILOG_INCLUDE_DIR sep:src
0
// Command: add_search_path . -design -golden
0
// Command: read_design -enumconstraint -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Memory.sv /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Slave.sv /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/Memory.sv
// Parsing file /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Memory.sv ...
// Parsing file /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Slave.sv ...
// Parsing file /home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/Memory.sv ...
0
// Command: elaborate_design -golden -root {I2CAndMemory} -rootonly 
// Warning: (RTL1.5c) Index computation might overflow the resolved expression size
// Warning:  expression '((3'd7 - bit_cnt[2:0]) + 3'd1)' on line 276 at column 60 in file '/home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Slave.sv'
// Golden root module is set to 'I2CAndMemory'
// Warning: (RTL1.2) Variable/signal is assigned by multiple non-blocking assignments (occurrence:4)
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:3)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:9)
// Warning: (RTL1.5c) Index computation might overflow the resolved expression size (occurrence:1)
// Warning: (RTL3.1) Variable/signal is unassigned in asynchronous set/reset (occurrence:1)
// Note: (RTL5.5a) Default case item with non-X assignment(s) (occurrence:7)
// Note: (RTL5.7) Default case item with inconsistent assignment(s). (occurrence:1)
// Warning: (RTL6.4) Enum value constraint is added (occurrence:7)
// Warning: (RTL7.3) Array index in RHS might be out of range (occurrence:4)
// Warning: (RTL7.4) Array index in LHS might be out of range (occurrence:4)
// Warning: (RTL9.2) Design has irregularly used inout/output expression (occurrence:1)
// Warning: (RTL10) Both posedge and negedge are used in different always/process (occurrence:2)
// Note: (VLG9.2) The `define macro is used (occurrence:1)
0
// Command: read_design -verilog95   -revised -lastmod -noelab gen.v
// Parsing file gen.v ...
0
// Command: elaborate_design -revised -root {I2CAndMemory}
// Revised root module is set to 'I2CAndMemory'
// Warning: (RTL2.13) Undriven pin is detected (occurrence:1)
// Note: (VLG9.2) The `define macro is used (occurrence:1)
// Warning: (DIR6.2) Supported compiler directive is detected (occurrence:2)
// Note: (DIR6.3) Conditional compiler directive clause is effective (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:3)
// Warning: There are 1 undriven nets in Revised
// Warning: There are 1 undriven pins in Revised
0
// Command: uniquify -all -nolib -golden
Uniquified 0 module(s)
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         3               6
Library-cells        172             659
============================================
Primitives      Golden              Revised
============================================
INPUT      *        30                   33
OUTPUT     *       269                  270
INOUT                1                    1
--------------------------------------------
$CNTRT     *         2                    0
AND        *       677                   16
BUF        *        52                    0
BUFIF1               2                    2
DFF        *       660                  659
INV        *       131                  308
MUX        *      1192                 1318
NAND       *         2                  593
NOR        *        56                   71
OR         *       132                  413
WIRE       *         0                  659
XOR        *        20                    0
------ word-level --------------------------
ADD        *         3                    0
EQ         *         1                    0
GE         *         2                    0
GT         *         2                    0
LE         *         4                    0
LT         *         1                    0
NE         *         1                    0
SUBTRACT   *         1                    0
WMUX       *       147                    0
WSEL       *        10                    0
------ don't care --------------------------
X-assignments       22                    0
--------------------------------------------
Total             2948                 4039

0
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_flatten_model -balanced_modeling
0
// Command: puts "Dofile includes automatically generated DFT constraints. Carefully review the constraints"
Dofile includes automatically generated DFT constraints. Carefully review the constraints
// Command: puts "to ensure that functional logic is not excluded from verification."
to ensure that functional logic is not excluded from verification.
// Command: puts "Use 'write_do_lec -no_dft' to comment out DFT constraints."
Use 'write_do_lec -no_dft' to comment out DFT constraints.
// Command: add_pin_constraints 0 {se} -revised
0
// Command: add_pin_constraints 0 {test_mode} -revised
0
// Command: add_ignored_outputs {scan_out} -revised
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     1
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Equation Syntax Error:        0
No Equation Modules:            0
================================================================================
0
// Command: set_analyze_option -auto -report_map
0
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage \
//          -replace -balanced_extraction -input_output_pin_equivalence \
//          -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
// The following settings are used for hierarchical dofile generation:
// Modeling Options:
    Auto setup disabled
    GATED_Clock modeling enabled
// Mapping Method:
    Name Only
--------------------------------------------------------------------------------
// Flattening Golden and Revised designs ...
--------------------------------------------------------------------------------
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 22 X assignment(s) as don't care(s)
// (F1) Created 1 wire resolution gate(s) due to multiple-driven net(s)
// Processing Revised ...
// Modeling Revised ...
// (F1) Created 1 wire resolution gate(s) due to multiple-driven net(s)
// Balanced modeling mapped 1316 out of 1319 DFF/DLATs
// Collected 1 sequential constant(s) via setup info for Golden
// Converted 1 DFF/DLAT(s) in (G) to ZERO/ONE
// (F39) Added 1 output Z gate
// (F39) Added 1 output Z gate
// Warning: Automatic key point mapping is skipped
// Command: MAP KEy Points
// Mapping key points ...
// Warning: Primary input 'scan_in' in Revised has no correspondence in Golden
// Warning: Golden has 1 unmapped key points
// Warning: Revised has 1 unmapped key points
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    Z         Total   
--------------------------------------------------------------------------------
Golden            32     270    658    3         963     
--------------------------------------------------------------------------------
Revised           32     270    658    3         963     
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       1         1       
Not-mapped        1         1       
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI     DFF       Total   
--------------------------------------------------------------------------------
Extra             1      0         1       
Not-mapped        0      1         1       
================================================================================
// Warning: Key point mapping is incomplete
CPU time     : 9.26    seconds
Elapse time  : 11      seconds
Memory usage : 197.90  M bytes
--------------------------------------------------------------------------------
// Starting hierarchical dofile generation ...
--------------------------------------------------------------------------------
// Total Matching Module Instance Pairs =  3
// Module Instantiation Ratio in Golden = 1.00
// Module Instantiation Ratio in Revised = 1.00
// Gathering Instance Boundary Information ...
// Extracting Constraints in Golden ...
// Extracting Constraints in Revised ...
// Extracting logic-cone properties of pins ...
// Balancing Constraints ...
// boundary_change values use the revised names to match.
// Checking constraints with verification information ...
Module: I2C_Slave
    Instance i2c_inst
// Checking constraints with verification information ...
Module: Memory
    Instance mem_inst
// Resolving Constraints ...
// Writing hierarchical dofile ...
# The following Revised modules are not written because of non-matching
# instance names in Golden:
# cdec (Instance: mem_inst/g2956) (R)
# cmux (Instance: mem_inst/mux_registers[Reg_addr]_59_30) (R)
# cmux_289 (Instance: mem_inst/mux_registers_en[Reg_addr]_116_50) (R)
3 module pairs are written for hierarchical comparison
// Command: report mapped point -summary -method
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    Z         Total   
--------------------------------------------------------------------------------
Golden            32     270    658    3         963     
--------------------------------------------------------------------------------
Revised           32     270    658    3         963     
================================================================================
================================================================================
Mapping method    PI     PO     DFF    Z      Total 
--------------------------------------------------------------------------------
Name              32     270    658    3      963   
================================================================================
CPU time     : 9.45    seconds
Elapse time  : 11      seconds
Memory usage : 202.02  M bytes
// Command: report unmapped point -summary
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       1         1       
Not-mapped        1         1       
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI     DFF       Total   
--------------------------------------------------------------------------------
Extra             1      0         1       
Not-mapped        0      1         1       
================================================================================
0
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: set_toplevel_constraints reset -Revised
0
// Command: set_toplevel_constraints pin_constraints se -constraint 0 -Revised
0
// Command: set_toplevel_constraints pin_constraints test_mode -constraint 0 -Revised
0
// Running Module I2C_Slave and I2C_Slave
// Command: set_root_module I2C_Slave -Golden
0
// Command: set_root_module I2C_Slave -Revised
0
// Command: set_module_property -instance /i2c_inst -Golden
0
// Command: set_module_property -instance /i2c_inst -Revised
0
// Command: report_black_box -NOHidden
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 11 X assignment(s) as don't care(s)
// (F1) Created 1 wire resolution gate(s) due to multiple-driven net(s)
// Processing Revised ...
// Modeling Revised ...
// (F1) Created 1 wire resolution gate(s) due to multiple-driven net(s)
// Balanced modeling mapped 94 out of 97 DFF/DLATs
// Collected 1 sequential constant(s) via setup info for Golden
// Converted 1 DFF/DLAT(s) in (G) to ZERO/ONE
// (F39) Added 1 output Z gate
// (F36) Added 39 don't care(s) due to $constraints.
// (F39) Added 1 output Z gate
CPU time     : 9.78    seconds
Elapse time  : 12      seconds
Memory usage : 203.52  M bytes
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 85
// Revised key points = 84
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    Z         Total   
--------------------------------------------------------------------------------
Golden            16     17     48     3         84      
--------------------------------------------------------------------------------
Revised           16     17     48     3         84      
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       1         1       
================================================================================
CPU time     : 9.91    seconds
Elapse time  : 12      seconds
Memory usage : 203.94  M bytes
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    Z         Total   
--------------------------------------------------------------------------------
Golden            16     17     48     3         84      
--------------------------------------------------------------------------------
Revised           16     17     48     3         84      
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       1         1       
================================================================================
// Automatic setup finished.
0
CPU time     : 10.02   seconds
Elapse time  : 12      seconds
Memory usage : 204.44  M bytes
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells         53              48
============================================
Primitives      Golden              Revised
============================================
INPUT               14                   14
OUTPUT              16                   16
INOUT                1                    1
--------------------------------------------
$CNTRT     *         2                    0
AND        *       236                   12
BUF        *        13                    0
BUFIF1               2                    2
DFF        *        49                   48
INV        *        43                  144
MUX        *       101                   96
NAND       *         1                   82
NOR        *        36                    2
OR         *       117                  148
WIRE       *         0                   48
XOR        *        20                    0
------ word-level --------------------------
ADD        *         3                    0
EQ         *         1                    0
GE         *         1                    0
GT         *         1                    0
LE         *         2                    0
LT         *         1                    0
NE         *         1                    0
SUBTRACT   *         1                    0
WMUX       *        34                    0
WSEL       *         8                    0
------ don't care --------------------------
X-assignments       11                    0
--------------------------------------------
Total              631                  582

// Command: report_unmapped_points -summary
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       1         1       
================================================================================
// Command: report_unmapped_points -notmapped

0 unmapped points reported
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 65 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           17     48        65      
================================================================================
CPU time     : 10.62   seconds
Elapse time  : 14      seconds
Memory usage : 215.84  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
0
// Command: add_black_box I2C_Slave -module -hier -Golden
0
// Command: add_black_box I2C_Slave -module -hier -Revised
0
// Command: usage
CPU time     : 10.70   seconds
Memory usage : 215.84  M bytes
0
Processed 1 out of 3 module pairs	EQ: 1	NEQ: 0	ABORT: 0
// Running Module Memory and Memory
// Command: set_root_module Memory -Golden
0
// Command: set_root_module Memory -Revised
0
// Command: set_module_property -instance /mem_inst -Golden
0
// Command: set_module_property -instance /mem_inst -Revised
0
// Command: report_black_box -NOHidden
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 11 X assignment(s) as don't care(s)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 1222 out of 1222 DFF/DLATs
CPU time     : 14.07   seconds
Elapse time  : 18      seconds
Memory usage : 221.46  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            42     277    611       930     
--------------------------------------------------------------------------------
Revised           42     277    611       930     
================================================================================
CPU time     : 15.58   seconds
Elapse time  : 19      seconds
Memory usage : 221.46  M bytes
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            42     277    611       930     
--------------------------------------------------------------------------------
Revised           42     277    611       930     
================================================================================
// Automatic setup finished.
0
CPU time     : 16.82   seconds
Elapse time  : 21      seconds
Memory usage : 221.59  M bytes
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               4
Library-cells        119             611
============================================
Primitives      Golden              Revised
============================================
INPUT               42                   42
OUTPUT             277                  277
--------------------------------------------
AND        *       441                    4
BUF        *        39                    0
DFF                611                  611
INV        *        88                  164
MUX        *      1091                 1222
NAND       *         1                  511
NOR        *        20                   69
OR         *        15                  265
WIRE       *         0                  611
------ word-level --------------------------
GE         *         1                    0
GT         *         1                    0
LE         *         2                    0
WMUX       *       113                    0
WSEL       *         2                    0
------ don't care --------------------------
X-assignments       11                    0
--------------------------------------------
Total             2317                 3457

// Command: report_unmapped_points -summary
There is no unmapped point
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 888 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           277    611       888     
================================================================================
CPU time     : 19.51   seconds
Elapse time  : 24      seconds
Memory usage : 221.59  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
CPU time     : 20.37   seconds
Elapse time  : 25      seconds
Memory usage : 221.59  M bytes
// Command: set_system_mode setup
0
// Command: add_black_box Memory -module -hier -Golden
0
// Command: add_black_box Memory -module -hier -Revised
0
// Command: usage
CPU time     : 20.37   seconds
Memory usage : 221.59  M bytes
0
Processed 2 out of 3 module pairs	EQ: 2	NEQ: 0	ABORT: 0
// Running Module I2CAndMemory and I2CAndMemory
// Command: set_root_module I2CAndMemory -Golden
// Warning: Total black box modules referenced in Golden = 2
0
// Command: set_root_module I2CAndMemory -Revised
// Warning: Total black box modules referenced in Revised = 2
// Warning: There are 1 undriven nets in Revised
// Warning: There are 1 undriven pins in Revised
0
// Command: set_module_property -instance / -Golden
0
// Command: set_module_property -instance / -Revised
0
// Command: report_black_box -NOHidden
HIER: (G R) I2C_Slave
HIER: (G R) Memory
0
// Applying constraints to module boundaries ...
// 0 Golden and 1 Revised pins marked as unreachable
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// (F1) Created 1 wire resolution gate(s) due to multiple-driven net(s)
// Processing Revised ...
// Modeling Revised ...
// (F1) Created 1 wire resolution gate(s) due to multiple-driven net(s)
CPU time     : 20.56   seconds
Elapse time  : 25      seconds
Memory usage : 222.09  M bytes
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 304
// Revised key points = 305
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     BBOX      Total   
--------------------------------------------------------------------------------
Golden            32     270    2         304     
--------------------------------------------------------------------------------
Revised           32     270    2         304     
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     BBOX      Total   
--------------------------------------------------------------------------------
Golden            32     270    2         304     
--------------------------------------------------------------------------------
Revised           32     270    2         304     
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Automatic setup finished.
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         3               3
============================================
Primitives      Golden              Revised
============================================
INPUT      *        30                   33
OUTPUT     *       269                  270
INOUT                1                    1
--------------------------------------------
------ word-level --------------------------
BBOX                 2                    2
--------------------------------------------
Total                2                    2

// Command: report_unmapped_points -summary
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: report_unmapped_points -notmapped

0 unmapped points reported
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 272 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     BBOX      Total   
--------------------------------------------------------------------------------
Equivalent           270    2         272     
================================================================================
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
CPU time     : 20.90   seconds
Elapse time  : 25      seconds
Memory usage : 222.09  M bytes
// Command: set_system_mode setup
0
// Command: usage
CPU time     : 20.90   seconds
Memory usage : 222.09  M bytes
0
Processed 3 out of 3 module pairs	EQ: 3	NEQ: 0	ABORT: 0

================================================================================
Module Comparison Results
--------------------------------------------------------------------------------
Equivalent                     3
--------------------------------------------------------------------------------
Total                          3
--------------------------------------------------------------------------------
Hierarchical compare : Equivalent 
================================================================================
0
CPU time     : 21.02   seconds
Elapse time  : 26      seconds
Memory usage : 223.96  M bytes
// Command: report_hier_compare_result -dynamicflattened
0
// Command: report_verification -hier -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      1
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               no *
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 1
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        yes *
     Always false constraints detected:                        no
     Verified pin-equivalent outputs are unmapped:             no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        1
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        1%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Total Equivalent modules  = 3
================================================================================
pass
// Command: set_system_mode lec
0
// Command: write_compared_points noneq.compared_points.I2CAndMemory.rtl.genv.tcl -class noneq -tclmode -replace
0
// Command: set lec_version_required "21.10100"
21.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_nonequivalent -source_diagnosis
//              report_nonequivalent_analysis > noneq.source_diag.I2CAndMemory.rtl.genv.rpt
//          }
// Command: analyze_nonequivalent -source_diagnosis
// Warning: Non-equivalent points do not exist.
// Command: report_nonequivalent_analysis > noneq.source_diag.I2CAndMemory.rtl.genv.rpt
0
// Command: report_test_vector -noneq > noneq.test_vector.I2CAndMemory.rtl.genv.rpt
0
// Command: set_system_mode setup
0
// Command: write_verification_information
// Verification information is written to rtl_genv_db.
0
// Command: report_verification_information
// Generating reports on verification information at /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/Rtl_Gen_LEC/rtl_genv_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 10        10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             70        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 3         0              sequential_constant.json      
sequential_merge    0         0                                            
sequential_phase    659       0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase       659       659         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         1         1         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: set_system_mode lec
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 272
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_results -logfiles $logfile
//          }
// Command: analyze_results -logfiles rtl_gen.lec.log
// Analyzing logfile 'rtl_gen.lec.log'
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |23.10-s300 
|                        Root Module |I2CAndMemory 
|                           CPU Time |21 sec
|                       Elapsed Time |26 sec
|                             Memory |223.96 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |N/A 
|            Hierarchical Comparison |PASS 
|                      Logfile Lines |1009 
|                       Logfile Name |rtl_gen.lec.log 
|              Logfile Modified Time |Mon Feb  9 02:28:18 2026 
|         Implementation Information |/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv 
|       Set Verification Information |/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/Rtl_Gen_LEC/rtl_genv_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.1 sec
|                    Runtime / #Gate |0.0 sec
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. set system mode: 9s(34.62%) (execute 9 time(s))
|                                    | 2. map key points: 7s(26.92%) (execute 1 time(s))
|                                    | 3. compare: 5s(19.23%) (execute 3 time(s))
================================================================================
           
// Usage Breakdown Summary
================================================================================
|Command                   |  Total Elapse Time|  Total CPU Time|    Peak Memory
--------------------------------------------------------------------------------
|read library              |                4 s|             2 s|      153.92 MB
|read design -golden       |                0 s|             0 s|        0.00 MB
|read design -revised      |                0 s|             0 s|        0.00 MB
|write hier_compare dofile |                7 s|             7 s|      197.90 MB
|run hier_compare          |               14 s|            12 s|      223.96 MB
           
// Critical Warnings
================================================================================
|Occurrence|Warning
--------------------------------------------------------------------------------
|4         |(RTL7.3) Array index in RHS might be out of range
|4         |(RTL7.4) Array index in LHS might be out of range
|2         |(RTL1.5c) Index computation might overflow the resolved expression size
================================================================================
           
           
// Hierarchical Comparison Information
--------------------------------------------------------------------------------
// Hierarchical Run #1
             
// Write Dofile Command          : write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose" (line: 295)
// Run Hier_compare Command      : run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy (line: 415)
// Hierarchical Compare Result   : Equivalent
// Smart instance selection      : Disable
           
// Hierarchical Comparison Statistics
================================================================================
|     Modules|       Total|         Max|         Min|         Avg
--------------------------------------------------------------------------------
|           3|          15|          11|           1|           5
================================================================================
  Modules: Total number of modules.
  Total: Sum of all module runtimes(sec).
  Max: Runtime of module with longest runtime.
  Min: Runtime of module with shortest runtime.
  Avg: Average runtime of all modules.
           
// Bottleneck Modules: 
// Note: Report skipped due to brief overall runtime
 
// Smart LEC Parallel Hierarchical Comparison Analysis
// Note: Analysis is skipped due to brief overall runtime
--------------------------------------------------------------------------------
               
// Resource usages of analysis: Cpu=0.24s Mem=169MB
0
// Command: vpxmode
// Command: exit -f
