// Seed: 507903197
`timescale 1ps / 1ps
module module_0;
  reg id_1 = 1;
  always @(posedge 1 or posedge id_1 & id_1) begin
    id_1 <= id_1;
  end
  logic id_2;
endmodule
