* Z:\mnt\design.r\spice\examples\4214-2.asc
C1 N013 N007 5.6n
C2 N009 N013 3.3n
R2 0 N005 34K
R3 N005 N013 32.4K
C3 N008 N012 10n
R4 N001 N003 470
C4 N003 N013 .1µ
C5 0 OUT 100µ
C6 N005 N013 1n
R6 OUT N006 75K
R7 N011 N013 10m
V1 N013 0 -5.2
R8 N012 N013 10
M§Q1 OUT N008 N011 N011 IRF7413
XU1 N003 N002 N009 N010 N013 N008 N006 N005 N005 N007 LTC4214-2
V2 N001 0 3.3
R9 EN N001 2K
M§Q2 EN N002 0 0 BSS123
R5 N011 N010 22
S1 0 OUT N004 0 SLD
V3 N004 0 PULSE(0 1 10m 100n 100n 5m 10)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 25m startup
.model SLD SW(Ron=100m Roff=1K Vt=.5 Vh=-.3)
.lib LTC4214-2.sub
.backanno
.end
