target: vhdl
entity: counter port(clk: in std_logic);