
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>pipelining &#8212; VHDL-extras 1.0 documentation</title>
    <link rel="stylesheet" href="../../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/project.css" type="text/css" />
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../',
        VERSION:     '1.0',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true,
        SOURCELINK_SUFFIX: '.txt'
      };
    </script>
    <script type="text/javascript" src="../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../_static/doctools.js"></script>
    <script type="text/javascript" src="http://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_CHTML"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="random" href="random.html" />
    <link rel="prev" title="parity_ops" href="parity_ops.html" />
   
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">

  </head>
  <body>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="pipelining">
<h1>pipelining<a class="headerlink" href="#pipelining" title="Permalink to this headline">¶</a></h1>
<p><a class="reference external" href="https://github.com/kevinpt/vhdl-extras/blob/master/rtl/extras/pipelining.vhdl">extras/pipelining.vhdl</a></p>
<p><a class="reference external" href="https://github.com/kevinpt/vhdl-extras/blob/master/rtl/extras_2008/pipelining_2008.vhdl">extras_2008/pipelining_2008.vhdl</a></p>
<div class="section" id="dependencies">
<h2>Dependencies<a class="headerlink" href="#dependencies" title="Permalink to this headline">¶</a></h2>
<p><a class="reference internal" href="common_2008.html"><span class="doc">common_2008</span></a> (for pipelining_2008)</p>
</div>
<div class="section" id="description">
<h2>Description<a class="headerlink" href="#description" title="Permalink to this headline">¶</a></h2>
<p>This package provides configurable shift register components intended to
be used as placeholders for register retiming during synthesis. These
components can be placed after a section of combinational logic. With
retiming activated in the synesis tool, the flip-flops will be distributed
through the combinational logic to balance delays. The number of pipeline
stages is controlled with the <code class="docutils literal"><span class="pre">PIPELINE_STAGES</span></code> generic.</p>
<p>There are also components for general purpose delay lines with a fixed or variable number of stages. The VHDL-2008 package has a special <a class="reference internal" href="#extras_2008.pipelining.tapped_delay_line" title="extras_2008.pipelining.tapped_delay_line"><code class="xref vhdl vhdl-entity docutils literal"><span class="pre">tapped_delay_line</span></code></a> component that presents all stage outputs at once.</p>
<div class="section" id="retiming">
<h3>Retiming<a class="headerlink" href="#retiming" title="Permalink to this headline">¶</a></h3>
<p>Here are notes on how to activate retiming in various synthesis tools:</p>
<dl class="docutils">
<dt>Xilinx ISE</dt>
<dd>register_balancing attributes are implemented in the design.
In Project|Design Goals &amp; Strategies set the Design Goal to
“Timing Performance”. The generic <code class="docutils literal"><span class="pre">ATTR_REG_BALANCING</span></code> is
avaiable on each entity to control the direction of register
balancing. Valid values are “yes”, “no”, “forward”, and
“backward”. If the pipeline stages connect directly to I/O
then set the strategy to “Performance without IOB packing”.</dd>
<dt>Xilinx Vivado</dt>
<dd>phys_opt_design -retime</dd>
<dt>Synplify Pro</dt>
<dd>syn_allow_retiming attributes are implemented in the design</dd>
<dt>Altera Quartus II</dt>
<dd>Enable “Perform register retiming” in Assignments|Settings|Physical Synthesis Optimizations</dd>
<dt>Synopsys Design Compiler</dt>
<dd>Use the optimize_registers command</dd>
<dt>Synopsys DC Ultra</dt>
<dd>Same as DC or use set_optimize_registers in conjunction with compile_ultra -retime</dd>
</dl>
<span class="target" id="package-extras.pipelining"></span></div>
</div>
<div class="section" id="components">
<h2>Components<a class="headerlink" href="#components" title="Permalink to this headline">¶</a></h2>
<div class="section" id="pipeline-ul">
<h3>pipeline_ul<a class="headerlink" href="#pipeline-ul" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-pipeline_ul.svg" type="image/svg+xml">
            <p class="warning">component pipeline_ul is
generic (
  PIPELINE_STAGES : positive;
  ATTR_REG_BALANCING : string;
  RESET_ACTIVE_LEVEL : std_ulogic
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{data|}}
  Sig_in : in std_ulogic;
  Sig_out : out std_ulogic
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.pipeline_ul">
<code class="descclassname">pipelining.</code><code class="descname">pipeline_ul</code><a class="headerlink" href="#extras.pipelining.pipeline_ul" title="Permalink to this definition">¶</a></dt>
<dd><p>Pipeline registers for std_ulogic and std_logic.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>PIPELINE_STAGES</strong> (<em>positive</em>) – Number of pipeline stages to insert</li>
<li><strong>ATTR_REG_BALANCING</strong> (<em>string</em>) – Control propagation direction (Xilinx only)</li>
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) – Asynch. reset control level</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) – Asynchronous reset</li>
<li><strong>Sig_in</strong> (<em>in std_ulogic</em>) – Signal from block to be pipelined</li>
<li><strong>Sig_out</strong> (<em>out std_ulogic</em>) – Pipelined result</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="pipeline-sulv">
<h3>pipeline_sulv<a class="headerlink" href="#pipeline-sulv" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-pipeline_sulv.svg" type="image/svg+xml">
            <p class="warning">component pipeline_sulv is
generic (
  PIPELINE_STAGES : positive;
  ATTR_REG_BALANCING : string;
  RESET_ACTIVE_LEVEL : std_ulogic
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{data|}}
  Sig_in : in std_ulogic_vector;
  Sig_out : out std_ulogic_vector
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.pipeline_sulv">
<code class="descclassname">pipelining.</code><code class="descname">pipeline_sulv</code><a class="headerlink" href="#extras.pipelining.pipeline_sulv" title="Permalink to this definition">¶</a></dt>
<dd><p>Pipeline registers for std_ulogic_vector.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>PIPELINE_STAGES</strong> (<em>positive</em>) – Number of pipeline stages to insert</li>
<li><strong>ATTR_REG_BALANCING</strong> (<em>string</em>) – Control propagation direction (Xilinx only)</li>
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) – Asynch. reset control level</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) – Asynchronous reset</li>
<li><strong>Sig_in</strong> (<em>in std_ulogic_vector</em>) – Signal from block to be pipelined</li>
<li><strong>Sig_out</strong> (<em>out std_ulogic_vector</em>) – Pipelined result</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="pipeline-slv">
<h3>pipeline_slv<a class="headerlink" href="#pipeline-slv" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-pipeline_slv.svg" type="image/svg+xml">
            <p class="warning">component pipeline_slv is
generic (
  PIPELINE_STAGES : positive;
  ATTR_REG_BALANCING : string;
  RESET_ACTIVE_LEVEL : std_ulogic
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{data|}}
  Sig_in : in std_logic_vector;
  Sig_out : out std_logic_vector
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.pipeline_slv">
<code class="descclassname">pipelining.</code><code class="descname">pipeline_slv</code><a class="headerlink" href="#extras.pipelining.pipeline_slv" title="Permalink to this definition">¶</a></dt>
<dd><p>Pipeline registers for std_logic_vector.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>PIPELINE_STAGES</strong> (<em>positive</em>) – Number of pipeline stages to insert</li>
<li><strong>ATTR_REG_BALANCING</strong> (<em>string</em>) – Control propagation direction (Xilinx only)</li>
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) – Asynch. reset control level</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) – Asynchronous reset</li>
<li><strong>Sig_in</strong> (<em>in std_logic_vector</em>) – Signal from block to be pipelined</li>
<li><strong>Sig_out</strong> (<em>out std_logic_vector</em>) – Pipelined result</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="pipeline-u">
<h3>pipeline_u<a class="headerlink" href="#pipeline-u" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-pipeline_u.svg" type="image/svg+xml">
            <p class="warning">component pipeline_u is
generic (
  PIPELINE_STAGES : positive;
  ATTR_REG_BALANCING : string;
  RESET_ACTIVE_LEVEL : std_ulogic
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{data|}}
  Sig_in : in unsigned;
  Sig_out : out unsigned
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.pipeline_u">
<code class="descclassname">pipelining.</code><code class="descname">pipeline_u</code><a class="headerlink" href="#extras.pipelining.pipeline_u" title="Permalink to this definition">¶</a></dt>
<dd><p>Pipeline registers for unsigned.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>PIPELINE_STAGES</strong> (<em>positive</em>) – Number of pipeline stages to insert</li>
<li><strong>ATTR_REG_BALANCING</strong> (<em>string</em>) – Control propagation direction (Xilinx only)</li>
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) – Asynch. reset control level</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) – None</li>
<li><strong>Sig_in</strong> (<em>in unsigned</em>) – Signal from block to be pipelined</li>
<li><strong>Sig_out</strong> (<em>out unsigned</em>) – Pipelined result</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="pipeline-s">
<h3>pipeline_s<a class="headerlink" href="#pipeline-s" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-pipeline_s.svg" type="image/svg+xml">
            <p class="warning">component pipeline_s is
generic (
  PIPELINE_STAGES : positive;
  ATTR_REG_BALANCING : string;
  RESET_ACTIVE_LEVEL : std_ulogic
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{data|}}
  Sig_in : in signed;
  Sig_out : out signed
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.pipeline_s">
<code class="descclassname">pipelining.</code><code class="descname">pipeline_s</code><a class="headerlink" href="#extras.pipelining.pipeline_s" title="Permalink to this definition">¶</a></dt>
<dd><p>Pipeline registers for signed.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>PIPELINE_STAGES</strong> (<em>positive</em>) – Number of pipeline stages to insert</li>
<li><strong>ATTR_REG_BALANCING</strong> (<em>string</em>) – Control propagation direction (Xilinx only)</li>
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) – Asynch. reset control level</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) – Asynchronous reset</li>
<li><strong>Sig_in</strong> (<em>in signed</em>) – Signal from block to be pipelined</li>
<li><strong>Sig_out</strong> (<em>out signed</em>) – Pipelined result</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="fixed-delay-line">
<h3>fixed_delay_line<a class="headerlink" href="#fixed-delay-line" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-fixed_delay_line.svg" type="image/svg+xml">
            <p class="warning">component fixed_delay_line is
generic (
  STAGES : natural
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  --# {{control|}}
  Enable : in std_ulogic;
  --# {{data|}}
  Data_in : in std_ulogic;
  Data_out : out std_ulogic
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.fixed_delay_line">
<code class="descclassname">pipelining.</code><code class="descname">fixed_delay_line</code><a class="headerlink" href="#extras.pipelining.fixed_delay_line" title="Permalink to this definition">¶</a></dt>
<dd><p>Fixed delay line for std_ulogic data.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>STAGES</strong> (<em>natural</em>) – Number of delay stages (0 for short circuit)</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Enable</strong> (<em>in std_ulogic</em>) – Synchronous enable</li>
<li><strong>Data_in</strong> (<em>in std_ulogic</em>) – Input data</li>
<li><strong>Data_out</strong> (<em>out std_ulogic</em>) – Delayed output data</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="fixed-delay-line-sulv">
<h3>fixed_delay_line_sulv<a class="headerlink" href="#fixed-delay-line-sulv" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-fixed_delay_line_sulv.svg" type="image/svg+xml">
            <p class="warning">component fixed_delay_line_sulv is
generic (
  STAGES : natural
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  --# {{control|}}
  Enable : in std_ulogic;
  --# {{data|}}
  Data_in : in std_ulogic_vector;
  Data_out : out std_ulogic_vector
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.fixed_delay_line_sulv">
<code class="descclassname">pipelining.</code><code class="descname">fixed_delay_line_sulv</code><a class="headerlink" href="#extras.pipelining.fixed_delay_line_sulv" title="Permalink to this definition">¶</a></dt>
<dd><p>Fixed delay line for std_ulogic_vector data.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>STAGES</strong> (<em>natural</em>) – Number of delay stages (0 for short circuit)</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Enable</strong> (<em>in std_ulogic</em>) – Synchronous enable</li>
<li><strong>Data_in</strong> (<em>in std_ulogic_vector</em>) – Input data</li>
<li><strong>Data_out</strong> (<em>out std_ulogic_vector</em>) – Delayed output data</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="fixed-delay-line-signed">
<h3>fixed_delay_line_signed<a class="headerlink" href="#fixed-delay-line-signed" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-fixed_delay_line_signed.svg" type="image/svg+xml">
            <p class="warning">component fixed_delay_line_signed is
generic (
  STAGES : natural
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  --# {{control|}}
  Enable : in std_ulogic;
  --# {{data|}}
  Data_in : in signed;
  Data_out : out signed
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.fixed_delay_line_signed">
<code class="descclassname">pipelining.</code><code class="descname">fixed_delay_line_signed</code><a class="headerlink" href="#extras.pipelining.fixed_delay_line_signed" title="Permalink to this definition">¶</a></dt>
<dd><p>Fixed delay line for signed data.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>STAGES</strong> (<em>natural</em>) – Number of delay stages (0 for short circuit)</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Enable</strong> (<em>in std_ulogic</em>) – Synchronous enable</li>
<li><strong>Data_in</strong> (<em>in signed</em>) – Input data</li>
<li><strong>Data_out</strong> (<em>out signed</em>) – Delayed output data</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="fixed-delay-line-unsigned">
<h3>fixed_delay_line_unsigned<a class="headerlink" href="#fixed-delay-line-unsigned" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-fixed_delay_line_unsigned.svg" type="image/svg+xml">
            <p class="warning">component fixed_delay_line_unsigned is
generic (
  STAGES : natural
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  --# {{control|}}
  Enable : in std_ulogic;
  --# {{data|}}
  Data_in : in unsigned;
  Data_out : out unsigned
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.fixed_delay_line_unsigned">
<code class="descclassname">pipelining.</code><code class="descname">fixed_delay_line_unsigned</code><a class="headerlink" href="#extras.pipelining.fixed_delay_line_unsigned" title="Permalink to this definition">¶</a></dt>
<dd><p>Fixed delay line for unsigned data.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>STAGES</strong> (<em>natural</em>) – Number of delay stages (0 for short circuit)</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Enable</strong> (<em>in std_ulogic</em>) – Synchronous enable</li>
<li><strong>Data_in</strong> (<em>in unsigned</em>) – Input data</li>
<li><strong>Data_out</strong> (<em>out unsigned</em>) – Delayed output data</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="dynamic-delay-line-sulv">
<h3>dynamic_delay_line_sulv<a class="headerlink" href="#dynamic-delay-line-sulv" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-dynamic_delay_line_sulv.svg" type="image/svg+xml">
            <p class="warning">component dynamic_delay_line_sulv is
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  --# {{control|}}
  Enable : in std_ulogic;
  Address : in unsigned;
  --# {{data|}}
  Data_in : in std_ulogic_vector;
  Data_out : out std_ulogic_vector
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.dynamic_delay_line_sulv">
<code class="descclassname">pipelining.</code><code class="descname">dynamic_delay_line_sulv</code><a class="headerlink" href="#extras.pipelining.dynamic_delay_line_sulv" title="Permalink to this definition">¶</a></dt>
<dd><p>Fixed delay line for std_ulogic_vector data.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Enable</strong> (<em>in std_ulogic</em>) – Synchronous enable</li>
<li><strong>Address</strong> (<em>in unsigned</em>) – Selected delay stage</li>
<li><strong>Data_in</strong> (<em>in std_ulogic_vector</em>) – Input data</li>
<li><strong>Data_out</strong> (<em>out std_ulogic_vector</em>) – Delayed output data</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="dynamic-delay-line-signed">
<h3>dynamic_delay_line_signed<a class="headerlink" href="#dynamic-delay-line-signed" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-dynamic_delay_line_signed.svg" type="image/svg+xml">
            <p class="warning">component dynamic_delay_line_signed is
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  --# {{control|}}
  Enable : in std_ulogic;
  Address : in unsigned;
  --# {{data|}}
  Data_in : in signed;
  Data_out : out signed
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.dynamic_delay_line_signed">
<code class="descclassname">pipelining.</code><code class="descname">dynamic_delay_line_signed</code><a class="headerlink" href="#extras.pipelining.dynamic_delay_line_signed" title="Permalink to this definition">¶</a></dt>
<dd><p>Fixed delay line for signed data.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Enable</strong> (<em>in std_ulogic</em>) – Synchronous enable</li>
<li><strong>Address</strong> (<em>in unsigned</em>) – Selected delay stage</li>
<li><strong>Data_in</strong> (<em>in signed</em>) – Input data</li>
<li><strong>Data_out</strong> (<em>out signed</em>) – Delayed output data</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="dynamic-delay-line-unsigned">
<h3>dynamic_delay_line_unsigned<a class="headerlink" href="#dynamic-delay-line-unsigned" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-dynamic_delay_line_unsigned.svg" type="image/svg+xml">
            <p class="warning">component dynamic_delay_line_unsigned is
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  --# {{control|}}
  Enable : in std_ulogic;
  Address : in unsigned;
  --# {{data|}}
  Data_in : in unsigned;
  Data_out : out unsigned
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras.pipelining.dynamic_delay_line_unsigned">
<code class="descclassname">pipelining.</code><code class="descname">dynamic_delay_line_unsigned</code><a class="headerlink" href="#extras.pipelining.dynamic_delay_line_unsigned" title="Permalink to this definition">¶</a></dt>
<dd><p>Fixed delay line for unsigned data.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Enable</strong> (<em>in std_ulogic</em>) – Synchronous enable</li>
<li><strong>Address</strong> (<em>in unsigned</em>) – Selected delay stage</li>
<li><strong>Data_in</strong> (<em>in unsigned</em>) – Input data</li>
<li><strong>Data_out</strong> (<em>out unsigned</em>) – Delayed output data</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
</div>
<div class="section" id="vhdl-2008-variant">
<h2>VHDL-2008 variant<a class="headerlink" href="#vhdl-2008-variant" title="Permalink to this headline">¶</a></h2>
<span class="target" id="package-extras_2008.pipelining"></span></div>
<div class="section" id="id1">
<h2>Components<a class="headerlink" href="#id1" title="Permalink to this headline">¶</a></h2>
<div class="section" id="tapped-delay-line">
<h3>tapped_delay_line<a class="headerlink" href="#tapped-delay-line" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-pipelining-tapped_delay_line.svg" type="image/svg+xml">
            <p class="warning">component tapped_delay_line is
generic (
  RESET_ACTIVE_LEVEL : std_ulogic;
  REGISTER_FIRST_STAGE : boolean
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{control|}}
  Enable : in std_ulogic;
  --# {{data|}}
  Data : in std_ulogic_vector;
  Taps : out sulv_array
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="extras_2008.pipelining.tapped_delay_line">
<code class="descclassname">pipelining.</code><code class="descname">tapped_delay_line</code><a class="headerlink" href="#extras_2008.pipelining.tapped_delay_line" title="Permalink to this definition">¶</a></dt>
<dd><p>Vector delay line with an output for each stage.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) – Asynch. reset control level</li>
<li><strong>REGISTER_FIRST_STAGE</strong> (<em>boolean</em>) – Register or pass through the first stage</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) – System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) – Asynchronous reset</li>
<li><strong>Enable</strong> (<em>in std_ulogic</em>) – Enable delay line</li>
<li><strong>Data</strong> (<em>in std_ulogic_vector</em>) – Input to the delay line</li>
<li><strong>Taps</strong> (<em>out sulv_array</em>) – Taps from each stage</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/vhdl-extras-sm.png" alt="Logo"/>
            </a></p>
<!--<h1 class="logo"><a href="../../index.html">VHDL-extras</a></h1>-->



<p class="blurb">Flexible VHDL library</p>




<p>
<iframe src="https://ghbtns.com/github-btn.html?user=kevinpt&repo=vhdl-extras&type=watch&count=true&size=large&v=2"
  allowtransparency="true" frameborder="0" scrolling="0" width="200px" height="35px"></iframe>
</p>



<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
      <li>Previous: <a href="parity_ops.html" title="previous chapter">parity_ops</a></li>
      <li>Next: <a href="random.html" title="next chapter">random</a></li>
  </ul></li>
</ul>
</div>
  <h3><a href="../../index.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">pipelining</a><ul>
<li><a class="reference internal" href="#dependencies">Dependencies</a></li>
<li><a class="reference internal" href="#description">Description</a><ul>
<li><a class="reference internal" href="#retiming">Retiming</a></li>
</ul>
</li>
<li><a class="reference internal" href="#components">Components</a><ul>
<li><a class="reference internal" href="#pipeline-ul">pipeline_ul</a></li>
<li><a class="reference internal" href="#pipeline-sulv">pipeline_sulv</a></li>
<li><a class="reference internal" href="#pipeline-slv">pipeline_slv</a></li>
<li><a class="reference internal" href="#pipeline-u">pipeline_u</a></li>
<li><a class="reference internal" href="#pipeline-s">pipeline_s</a></li>
<li><a class="reference internal" href="#fixed-delay-line">fixed_delay_line</a></li>
<li><a class="reference internal" href="#fixed-delay-line-sulv">fixed_delay_line_sulv</a></li>
<li><a class="reference internal" href="#fixed-delay-line-signed">fixed_delay_line_signed</a></li>
<li><a class="reference internal" href="#fixed-delay-line-unsigned">fixed_delay_line_unsigned</a></li>
<li><a class="reference internal" href="#dynamic-delay-line-sulv">dynamic_delay_line_sulv</a></li>
<li><a class="reference internal" href="#dynamic-delay-line-signed">dynamic_delay_line_signed</a></li>
<li><a class="reference internal" href="#dynamic-delay-line-unsigned">dynamic_delay_line_unsigned</a></li>
</ul>
</li>
<li><a class="reference internal" href="#vhdl-2008-variant">VHDL-2008 variant</a></li>
<li><a class="reference internal" href="#id1">Components</a><ul>
<li><a class="reference internal" href="#tapped-delay-line">tapped_delay_line</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<h3>Other projects</h3>

<div id="proj_list">
<p>
<a href="http://kevinpt.github.io/opbasm/">Opbasm</a><br>
<a href="http://kevinpt.github.io/ripyl/">Ripyl</a><br>
<a href="http://code.google.com/p/vertcl">Vertcl</a><br>

<a href="http://kevinpt.github.io/lecroy-colorizer/">Lecroy-colorizer</a>
</p>
</div>

<script>
$(function() { // Retrieve list of repositories from Github and dynamically insert them into sidebar

if(!window.sessionStorage || !JSON) { return; } // Punt on crusty browsers (looking at you IE10)

function JSONP( url, callback ) {
	var id = ( 'jsonp' + Math.random() * new Date() ).replace('.', '');
	var script = document.createElement('script');
	script.src = url.replace( 'callback=?', 'callback=' + id );
	document.body.appendChild( script );
	window[ id ] = function( data ) {
		if (callback) {
			callback( data );
		}
	};
}

function insert_projects(projects) {
    var links = [];
    var cur_proj = "VHDL-extras".toLowerCase();
    $.each(projects, function(key, value) {
      if(key != cur_proj) {
        var title = key.replace(/^./, function(match) {return match.toUpperCase()}); // Capitalize first char
        links.push("<a href='"+ value +"'>" + title + "</a>");
      }
    });
    
    $("#proj_list").html("<p>"+ links.join("<br>") +"</p>");
}

var now = new Date().getTime();
if(sessionStorage.KTcacheTime && now - sessionStorage.KTcacheTime < 5*60*1000 ) { // Use cached values (5 min. expiry)
  insert_projects(JSON.parse(sessionStorage.KTprojects));
} else { // Retrieve current projects
  JSONP("https://api.github.com/users/kevinpt/repos?type=owner&callback=?", function(response) {
    var projects = {};
    $.each(response.data, function(index, value) {
      projects[value.name] = value.homepage;
    });
    
    insert_projects(projects);
    
    // Store data in session cache
    sessionStorage.KTprojects = JSON.stringify(projects);
    var now = new Date().getTime();
    sessionStorage.KTcacheTime = now;
  });  
}

});
</script>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="../../search.html" method="get">
      <div><input type="text" name="q" /></div>
      <div><input type="submit" value="Go" /></div>
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>

    <div class="footer">
      &copy;2017, Kevin Thibedeau.
      
      |
      <a href="../../_sources/rst/modules/pipelining.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    


  </body>
</html>