read_verilog ../top_resetable.v
synth_greenpak4
shregmap
design -reset
read_verilog ../top.v

