TRACE::2021-03-19.18:32:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:32:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:32:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.18:32:54::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-19.18:32:54::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw"
		}]
}
TRACE::2021-03-19.18:32:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-19.18:32:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.18:32:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.18:32:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.18:32:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:32:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:32:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:32:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:32:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:32:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:32:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:32:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:32:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:32:54::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-19.18:32:54::SCWPlatform::Generating the sources  .
TRACE::2021-03-19.18:32:54::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-19.18:32:54::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-19.18:32:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:32:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:32:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:32:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:32:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:32:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:32:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.18:32:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:32:54::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:32:54::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:32:54::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:32:54::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:32:54::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:32:54::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-19.18:32:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-19.18:32:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-19.18:32:54::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-19.18:33:01::SCWPlatform::Generating sources Done.
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-19.18:33:01::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-19.18:33:01::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-19.18:33:01::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-19.18:33:01::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.18:33:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:33:01::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-19.18:33:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.18:33:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.18:33:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:01::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:01::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.18:33:01::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-19.18:33:01::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-19.18:33:01::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.18:33:01::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-19.18:33:02::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-19.18:33:02::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-19.18:33:02::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-19.18:33:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.18:33:02::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-19.18:33:02::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-19.18:33:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-19.18:33:02::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-19.18:33:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-19.18:33:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-19.18:33:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.18:33:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-19.18:33:02::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-19.18:33:02::SCWSystem::Not a boot domain 
LOG::2021-03-19.18:33:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-19.18:33:02::SCWDomain::Generating domain artifcats
TRACE::2021-03-19.18:33:02::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-19.18:33:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-19.18:33:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-19.18:33:02::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.18:33:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.18:33:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-19.18:33:02::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-19.18:33:02::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-19.18:33:02::SCWMssOS::Copying to export directory.
TRACE::2021-03-19.18:33:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-19.18:33:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-19.18:33:02::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-19.18:33:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-19.18:33:02::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-19.18:33:02::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-19.18:33:02::SCWPlatform::Started preparing the platform 
TRACE::2021-03-19.18:33:02::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-19.18:33:02::SCWSystem::dir created 
TRACE::2021-03-19.18:33:02::SCWSystem::Writing the bif 
TRACE::2021-03-19.18:33:02::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-19.18:33:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-19.18:33:02::SCWPlatform::Completed generating the platform
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-19.18:33:02::SCWPlatform::updated the xpfm file.
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-19.18:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:02::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-19.18:33:03::SCWPlatform::Clearing the existing platform
TRACE::2021-03-19.18:33:03::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-19.18:33:03::SCWBDomain::clearing the fsbl build
TRACE::2021-03-19.18:33:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:03::SCWSystem::Clearing the domains completed.
TRACE::2021-03-19.18:33:03::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-19.18:33:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:03::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:03::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened new HwDB with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-19.18:33:05::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-19.18:33:05::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.18:33:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.18:33:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.18:33:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.18:33:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:33:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-19.18:33:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.18:33:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWReader::No isolation master present  
TRACE::2021-03-19.18:33:05::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.18:33:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.18:33:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.18:33:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:33:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.18:33:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:05::SCWReader::No isolation master present  
TRACE::2021-03-19.18:33:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:08::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:08::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::In reload Mss file.
TRACE::2021-03-19.18:33:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:09::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:09::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-19.18:33:09::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-19.18:33:09::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-19.18:33:09::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-19.18:33:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.18:33:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:33:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:09::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:09::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:09::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:09::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.18:33:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:33:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:12::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-19.18:33:12::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-19.18:33:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6229a156c8b4d5353cd0870167dd0828",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-19.18:33:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::In reload Mss file.
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.18:33:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:33:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.18:33:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.18:33:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:33:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:14::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.18:33:14::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-19.18:33:14::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-03-19.18:33:22::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-19.18:33:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-19.18:33:22::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-19.18:33:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-19.18:33:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-19.18:33:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.18:33:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-19.18:33:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:22::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-19.18:33:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.18:33:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.18:33:22::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-19.18:33:22::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-19.18:33:22::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:33:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:33:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-19.18:33:22::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-19.18:33:22::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.18:33:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.18:33:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:33:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:33:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:33:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:33:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:33:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:33:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-19.18:33:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-19.18:33:22::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:33:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:33:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-19.18:33:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-19.18:33:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:33:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:33:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.18:33:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:33:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:33:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.18:33:22::SCWBDomain::"Compiling axidma"

TRACE::2021-03-19.18:33:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.18:33:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.18:33:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.18:33:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.18:33:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.18:33:23::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-19.18:33:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.18:33:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.18:33:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-19.18:33:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-19.18:33:23::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.18:33:23::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-19.18:33:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.18:33:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.18:33:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:33:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:33:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.18:33:23::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-19.18:33:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.18:33:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.18:33:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.18:33:23::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-19.18:33:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:24::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.18:33:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.18:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:33:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:33:24::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:24::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.18:33:24::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-19.18:33:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:24::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.18:33:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.18:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:33:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:33:24::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:24::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.18:33:24::SCWBDomain::"Compiling emacps"

TRACE::2021-03-19.18:33:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:25::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.18:33:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.18:33:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:25::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.18:33:25::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-19.18:33:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:26::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.18:33:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.18:33:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-19.18:33:26::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-19.18:33:26::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-19.18:33:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:26::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.18:33:26::SCWBDomain::"Compiling prc"

TRACE::2021-03-19.18:33:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:26::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.18:33:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.18:33:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:26::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.18:33:26::SCWBDomain::"Compiling qspips"

TRACE::2021-03-19.18:33:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.18:33:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.18:33:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.18:33:27::SCWBDomain::"Compiling scugic"

TRACE::2021-03-19.18:33:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.18:33:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.18:33:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:33:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:33:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.18:33:27::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-19.18:33:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.18:33:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.18:33:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.18:33:28::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-19.18:33:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.18:33:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.18:33:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-19.18:33:28::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-19.18:33:28::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-19.18:33:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.18:33:28::SCWBDomain::"Compiling sdps"

TRACE::2021-03-19.18:33:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.18:33:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.18:33:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:33:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:33:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:29::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.18:33:29::SCWBDomain::"Compiling standalone"

TRACE::2021-03-19.18:33:31::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:31::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.18:33:31::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:31::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.18:33:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:31::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.18:33:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.18:33:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:31::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.18:33:31::SCWBDomain::"Compiling uartps"

TRACE::2021-03-19.18:33:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:32::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.18:33:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.18:33:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:33:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:33:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:32::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.18:33:32::SCWBDomain::"Compiling usbps"

TRACE::2021-03-19.18:33:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:32::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.18:33:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.18:33:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:32::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.18:33:32::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-19.18:33:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:33::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.18:33:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.18:33:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:33::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.18:33:33::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-19.18:33:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:34::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.18:33:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-19.18:33:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.18:33:34::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.18:33:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:34::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.18:33:34::SCWBDomain::'Finished building libraries'

TRACE::2021-03-19.18:33:34::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.18:33:34::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-19.18:33:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-19.18:33:34::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-19.18:33:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.18:33:34::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.18:33:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.18:33:34::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.18:33:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-19.18:33:34::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.18:33:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.18:33:34::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.18:33:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-19.18:33:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.18:33:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.18:33:34::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.18:33:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.18:33:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.18:33:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.18:33:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.18:33:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-19.18:33:35::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.18:33:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.18:33:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.18:33:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-19.18:33:35::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.18:33:35::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-19.18:33:35::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-19.18:33:35::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-19.18:33:35::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-19.18:33:35::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-19.18:33:35::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-19.18:33:35::SCWSystem::Not a boot domain 
LOG::2021-03-19.18:33:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-19.18:33:35::SCWDomain::Generating domain artifcats
TRACE::2021-03-19.18:33:35::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-19.18:33:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-19.18:33:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-19.18:33:35::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-19.18:33:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-19.18:33:35::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-19.18:33:35::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-19.18:33:35::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-19.18:33:35::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:35::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:35::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:35::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.18:33:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.18:33:35::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:35::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.18:33:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.18:33:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-19.18:33:35::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-19.18:33:35::SCWMssOS::doing bsp build ... 
TRACE::2021-03-19.18:33:35::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:33:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:33:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-19.18:33:35::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-19.18:33:35::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.18:33:35::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.18:33:35::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:33:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:33:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:33:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:33:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:33:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:33:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.18:33:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-19.18:33:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-19.18:33:36::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:33:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:33:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-19.18:33:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-19.18:33:36::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:33:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:33:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.18:33:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.18:33:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:33:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:33:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Compiling axidma"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.18:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.18:33:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.18:33:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:36::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-19.18:33:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.18:33:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-19.18:33:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-19.18:33:37::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:37::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-19.18:33:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.18:33:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:33:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:33:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:37::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-19.18:33:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.18:33:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:37::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-19.18:33:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.18:33:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:33:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:33:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:37::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-19.18:33:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.18:33:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.18:33:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.18:33:38::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:38::SCWMssOS::"Compiling emacps"

TRACE::2021-03-19.18:33:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.18:33:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:38::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-19.18:33:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.18:33:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-19.18:33:39::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-19.18:33:39::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-19.18:33:39::SCWMssOS::"Compiling prc"

TRACE::2021-03-19.18:33:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.18:33:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:40::SCWMssOS::"Compiling qspips"

TRACE::2021-03-19.18:33:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.18:33:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:40::SCWMssOS::"Compiling scugic"

TRACE::2021-03-19.18:33:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.18:33:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.18:33:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.18:33:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:41::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-19.18:33:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.18:33:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:41::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-19.18:33:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.18:33:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-19.18:33:41::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-19.18:33:41::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-19.18:33:41::SCWMssOS::"Compiling sdps"

TRACE::2021-03-19.18:33:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.18:33:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.18:33:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.18:33:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:42::SCWMssOS::"Compiling standalone"

TRACE::2021-03-19.18:33:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.18:33:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:44::SCWMssOS::"Compiling uartps"

TRACE::2021-03-19.18:33:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.18:33:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.18:33:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.18:33:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.18:33:45::SCWMssOS::"Compiling usbps"

TRACE::2021-03-19.18:33:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.18:33:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:46::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-19.18:33:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.18:33:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.18:33:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.18:33:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.18:33:46::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-19.18:33:47::SCWMssOS::'Finished building libraries'

TRACE::2021-03-19.18:33:47::SCWMssOS::Copying to export directory.
TRACE::2021-03-19.18:33:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-19.18:33:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-19.18:33:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-19.18:33:47::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-19.18:33:47::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-19.18:33:47::SCWPlatform::Started preparing the platform 
TRACE::2021-03-19.18:33:47::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-19.18:33:47::SCWSystem::dir created 
TRACE::2021-03-19.18:33:47::SCWSystem::Writing the bif 
TRACE::2021-03-19.18:33:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-19.18:33:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-19.18:33:47::SCWPlatform::Completed generating the platform
TRACE::2021-03-19.18:33:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.18:33:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.18:33:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.18:33:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.18:33:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:47::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-19.18:33:47::SCWPlatform::updated the xpfm file.
TRACE::2021-03-19.18:33:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.18:33:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.18:33:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.18:33:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-19.18:33:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-19.18:33:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.18:33:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.18:33:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.18:33:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened new HwDB with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-19.19:41:22::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-19.19:41:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.19:41:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.19:41:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-19.19:41:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-19.19:41:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.19:41:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:41:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:41:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-19.19:41:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.19:41:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.19:41:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.19:41:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.19:41:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:41:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWReader::No isolation master present  
TRACE::2021-03-19.19:41:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-19.19:41:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-19.19:41:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:41:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-19.19:41:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-19.19:41:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:41:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-19.19:41:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.19:41:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.19:41:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.19:41:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-19.19:41:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:41:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:41:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:41:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:41:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:41:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:41:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:41:22::SCWReader::No isolation master present  
TRACE::2021-03-19.19:41:56::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make clean
TRACE::2021-03-19.19:41:56::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-19.19:41:56::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-19.19:41:56::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-19.19:41:56::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-19.19:41:56::SCWMssOS::cleaning the bsp 
TRACE::2021-03-19.19:41:56::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-19.19:41:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-19.19:41:57::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-19.19:42:05::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-19.19:42:05::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-19.19:42:05::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-19.19:42:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-19.19:42:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-19.19:42:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.19:42:05::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-19.19:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:42:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:42:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:42:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:42:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:42:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:42:05::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-19.19:42:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.19:42:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-19.19:42:05::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-19.19:42:05::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-19.19:42:05::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.19:42:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.19:42:05::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-19.19:42:05::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-19.19:42:05::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.19:42:05::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.19:42:05::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.19:42:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.19:42:05::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.19:42:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.19:42:05::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.19:42:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.19:42:05::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.19:42:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:05::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.19:42:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:05::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-19.19:42:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-19.19:42:06::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.19:42:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.19:42:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-19.19:42:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-19.19:42:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.19:42:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.19:42:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:06::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.19:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.19:42:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.19:42:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:06::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.19:42:06::SCWBDomain::"Compiling axidma"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:07::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.19:42:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.19:42:07::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.19:42:07::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:07::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:07::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.19:42:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-19.19:42:07::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-19.19:42:07::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:07::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:07::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.19:42:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.19:42:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.19:42:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:07::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:07::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.19:42:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:07::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:07::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.19:42:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.19:42:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.19:42:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:07::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.19:42:07::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-19.19:42:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:08::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-19.19:42:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.19:42:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.19:42:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.19:42:08::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:08::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.19:42:08::SCWBDomain::"Compiling emacps"

TRACE::2021-03-19.19:42:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:09::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-19.19:42:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.19:42:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:09::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.19:42:09::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-19.19:42:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:09::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-19.19:42:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.19:42:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-19.19:42:09::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-19.19:42:09::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-19.19:42:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:09::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.19:42:09::SCWBDomain::"Compiling prc"

TRACE::2021-03-19.19:42:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:10::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-19.19:42:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.19:42:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:10::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.19:42:10::SCWBDomain::"Compiling qspips"

TRACE::2021-03-19.19:42:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:10::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-19.19:42:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.19:42:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:10::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.19:42:10::SCWBDomain::"Compiling scugic"

TRACE::2021-03-19.19:42:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:11::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-19.19:42:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.19:42:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.19:42:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.19:42:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:11::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.19:42:11::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-19.19:42:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:11::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-19.19:42:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.19:42:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:11::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.19:42:11::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-19.19:42:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-19.19:42:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.19:42:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-19.19:42:12::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-19.19:42:12::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-19.19:42:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.19:42:12::SCWBDomain::"Compiling sdps"

TRACE::2021-03-19.19:42:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:12::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-19.19:42:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.19:42:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.19:42:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.19:42:12::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:12::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.19:42:12::SCWBDomain::"Compiling standalone"

TRACE::2021-03-19.19:42:15::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:15::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.19:42:15::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:15::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-19.19:42:15::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:15::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-19.19:42:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.19:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:15::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:15::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.19:42:15::SCWBDomain::"Compiling uartps"

TRACE::2021-03-19.19:42:16::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:16::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-19.19:42:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.19:42:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.19:42:16::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.19:42:16::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:16::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:16::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.19:42:16::SCWBDomain::"Compiling usbps"

TRACE::2021-03-19.19:42:16::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:16::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-19.19:42:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.19:42:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:16::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:16::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.19:42:16::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-19.19:42:17::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:17::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-19.19:42:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.19:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:17::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:17::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.19:42:17::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-19.19:42:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:18::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-19.19:42:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-19.19:42:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-19.19:42:18::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.19:42:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:18::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-19.19:42:18::SCWBDomain::'Finished building libraries'

TRACE::2021-03-19.19:42:18::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-19.19:42:18::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-19.19:42:18::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.19:42:18::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-19.19:42:18::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.19:42:18::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-19.19:42:18::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.19:42:18::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.19:42:18::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-19.19:42:18::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-19.19:42:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.19:42:18::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.19:42:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-19.19:42:19::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.19:42:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-19.19:42:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-19.19:42:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-19.19:42:19::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-19.19:42:19::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-19.19:42:19::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-19.19:42:19::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-19.19:42:19::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-19.19:42:19::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-19.19:42:19::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-19.19:42:19::SCWSystem::Not a boot domain 
LOG::2021-03-19.19:42:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-19.19:42:19::SCWDomain::Generating domain artifcats
TRACE::2021-03-19.19:42:19::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-19.19:42:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-19.19:42:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-19.19:42:19::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-19.19:42:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:42:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:42:19::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:42:19::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:42:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:42:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:42:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:42:19::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-19.19:42:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:42:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-19.19:42:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-19.19:42:19::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-19.19:42:19::SCWMssOS::doing bsp build ... 
TRACE::2021-03-19.19:42:19::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.19:42:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.19:42:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-19.19:42:19::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-19.19:42:19::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.19:42:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.19:42:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.19:42:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.19:42:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.19:42:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.19:42:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.19:42:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.19:42:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-19.19:42:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-19.19:42:19::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.19:42:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.19:42:19::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-19.19:42:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-19.19:42:19::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.19:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.19:42:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.19:42:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.19:42:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.19:42:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.19:42:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-19.19:42:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-19.19:42:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-19.19:42:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.19:42:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.19:42:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Compiling axidma"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-19.19:42:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-19.19:42:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-19.19:42:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-19.19:42:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-19.19:42:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-19.19:42:20::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-19.19:42:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-19.19:42:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.19:42:20::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.19:42:20::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:21::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-19.19:42:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-19.19:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:21::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-19.19:42:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-19.19:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.19:42:21::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.19:42:21::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:21::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-19.19:42:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-19.19:42:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-19.19:42:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-19.19:42:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:22::SCWMssOS::"Compiling emacps"

TRACE::2021-03-19.19:42:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-19.19:42:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:22::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-19.19:42:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-19.19:42:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-19.19:42:23::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-19.19:42:23::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-19.19:42:23::SCWMssOS::"Compiling prc"

TRACE::2021-03-19.19:42:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-19.19:42:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:23::SCWMssOS::"Compiling qspips"

TRACE::2021-03-19.19:42:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-19.19:42:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:24::SCWMssOS::"Compiling scugic"

TRACE::2021-03-19.19:42:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-19.19:42:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-19.19:42:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-19.19:42:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:25::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-19.19:42:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-19.19:42:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:25::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-19.19:42:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-19.19:42:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-19.19:42:25::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-19.19:42:25::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-19.19:42:25::SCWMssOS::"Compiling sdps"

TRACE::2021-03-19.19:42:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-19.19:42:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-19.19:42:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-19.19:42:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:26::SCWMssOS::"Compiling standalone"

TRACE::2021-03-19.19:42:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-19.19:42:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:29::SCWMssOS::"Compiling uartps"

TRACE::2021-03-19.19:42:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-19.19:42:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-19.19:42:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-19.19:42:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-19.19:42:30::SCWMssOS::"Compiling usbps"

TRACE::2021-03-19.19:42:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-19.19:42:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:30::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-19.19:42:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-19.19:42:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-19.19:42:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-19.19:42:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-19.19:42:31::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-19.19:42:32::SCWMssOS::'Finished building libraries'

TRACE::2021-03-19.19:42:32::SCWMssOS::Copying to export directory.
TRACE::2021-03-19.19:42:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-19.19:42:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-19.19:42:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-19.19:42:32::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-19.19:42:32::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-19.19:42:32::SCWPlatform::Started preparing the platform 
TRACE::2021-03-19.19:42:32::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-19.19:42:32::SCWSystem::dir created 
TRACE::2021-03-19.19:42:32::SCWSystem::Writing the bif 
TRACE::2021-03-19.19:42:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-19.19:42:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-19.19:42:32::SCWPlatform::Completed generating the platform
TRACE::2021-03-19.19:42:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:42:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.19:42:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.19:42:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.19:42:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:42:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-19.19:42:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-19.19:42:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-19.19:42:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:42:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:42:32::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:42:32::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:42:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:42:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:42:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:42:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-19.19:42:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:42:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:42:32::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:42:32::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:42:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:42:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:42:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:42:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:42:32::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-19.19:42:32::SCWPlatform::updated the xpfm file.
TRACE::2021-03-19.19:42:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-19.19:42:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-19.19:42:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-19.19:42:32::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-19.19:42:32::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-19.19:42:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-19.19:42:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-19.19:42:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-19.19:42:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened new HwDB with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-20.12:53:15::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-20.12:53:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-20.12:53:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-20.12:53:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-20.12:53:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-20.12:53:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-20.12:53:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:53:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:53:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-20.12:53:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.12:53:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.12:53:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.12:53:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-20.12:53:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:53:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWReader::No isolation master present  
TRACE::2021-03-20.12:53:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-20.12:53:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-20.12:53:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:53:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-20.12:53:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-20.12:53:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:53:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:16::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-20.12:53:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.12:53:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.12:53:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.12:53:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-20.12:53:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-20.12:53:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:53:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:16::SCWReader::No isolation master present  
TRACE::2021-03-20.12:53:16::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make clean
TRACE::2021-03-20.12:53:16::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-20.12:53:16::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-20.12:53:16::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-20.12:53:16::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-20.12:53:16::SCWMssOS::cleaning the bsp 
TRACE::2021-03-20.12:53:16::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-20.12:53:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-20.12:53:17::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-20.12:53:27::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-20.12:53:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-20.12:53:27::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-20.12:53:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-20.12:53:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-20.12:53:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-20.12:53:27::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-20.12:53:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:53:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:53:27::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-20.12:53:27::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-20.12:53:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-20.12:53:27::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-20.12:53:27::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-20.12:53:27::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:53:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:53:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-20.12:53:27::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-20.12:53:27::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-20.12:53:27::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-20.12:53:27::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:53:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:53:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:53:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:53:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:53:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:53:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-20.12:53:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-20.12:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-20.12:53:28::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-20.12:53:28::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:53:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:53:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-20.12:53:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-20.12:53:28::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:53:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:53:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-20.12:53:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-20.12:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:53:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:53:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:29::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-20.12:53:29::SCWBDomain::"Compiling axidma"

TRACE::2021-03-20.12:53:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-20.12:53:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-20.12:53:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-20.12:53:29::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-20.12:53:29::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:29::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-20.12:53:29::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-20.12:53:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-20.12:53:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-20.12:53:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-20.12:53:29::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-20.12:53:30::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:30::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-20.12:53:30::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-20.12:53:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:30::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-20.12:53:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-20.12:53:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:53:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:53:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:30::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-20.12:53:30::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-20.12:53:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:30::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-20.12:53:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-20.12:53:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:30::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-20.12:53:30::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-20.12:53:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:30::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-20.12:53:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-20.12:53:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:53:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:53:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:30::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-20.12:53:30::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-20.12:53:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:31::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-20.12:53:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-20.12:53:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:53:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:53:31::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:31::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-20.12:53:31::SCWBDomain::"Compiling emacps"

TRACE::2021-03-20.12:53:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:32::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-20.12:53:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-20.12:53:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:32::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-20.12:53:32::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-20.12:53:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:33::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-20.12:53:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-20.12:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-20.12:53:33::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-20.12:53:33::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-20.12:53:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:33::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-20.12:53:33::SCWBDomain::"Compiling prc"

TRACE::2021-03-20.12:53:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:33::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/prc_v2_0/src'

TRACE::2021-03-20.12:53:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-20.12:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:33::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-20.12:53:33::SCWBDomain::"Compiling qspips"

TRACE::2021-03-20.12:53:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:34::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-20.12:53:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-20.12:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:34::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-20.12:53:34::SCWBDomain::"Compiling scugic"

TRACE::2021-03-20.12:53:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:35::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-20.12:53:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-20.12:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:53:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:53:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:35::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-20.12:53:35::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-20.12:53:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:35::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-20.12:53:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-20.12:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:35::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-20.12:53:35::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-20.12:53:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:36::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-20.12:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-20.12:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-20.12:53:36::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-20.12:53:36::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-20.12:53:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:36::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-20.12:53:36::SCWBDomain::"Compiling sdps"

TRACE::2021-03-20.12:53:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:37::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-20.12:53:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-20.12:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:53:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:53:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:37::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-20.12:53:37::SCWBDomain::"Compiling standalone"

TRACE::2021-03-20.12:53:40::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:40::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-20.12:53:40::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:40::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-20.12:53:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:40::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-20.12:53:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-20.12:53:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:40::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-20.12:53:40::SCWBDomain::"Compiling uartps"

TRACE::2021-03-20.12:53:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:41::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-20.12:53:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-20.12:53:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:53:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:53:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:41::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-20.12:53:41::SCWBDomain::"Compiling usbps"

TRACE::2021-03-20.12:53:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:41::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-20.12:53:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-20.12:53:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:41::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-20.12:53:41::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-20.12:53:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:42::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-20.12:53:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-20.12:53:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:42::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-20.12:53:42::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-20.12:53:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:43::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-20.12:53:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-20.12:53:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel
TRACE::2021-03-20.12:53:43::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-20.12:53:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:43::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-20.12:53:43::SCWBDomain::'Finished building libraries'

TRACE::2021-03-20.12:53:43::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_
TRACE::2021-03-20.12:53:43::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-20.12:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-20.12:53:43::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-20.12:53:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-20.12:53:44::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-20.12:53:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-20.12:53:44::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-20.12:53:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-20.12:53:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-20.12:53:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-20.12:53:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-20.12:53:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-20.12:53:44::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-20.12:53:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-20.12:53:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-20.12:53:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-20.12:53:45::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-20.12:53:45::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-20.12:53:45::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-20.12:53:45::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-20.12:53:45::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-20.12:53:45::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-20.12:53:45::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-20.12:53:45::SCWSystem::Not a boot domain 
LOG::2021-03-20.12:53:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-20.12:53:45::SCWDomain::Generating domain artifcats
TRACE::2021-03-20.12:53:45::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-20.12:53:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-20.12:53:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-20.12:53:45::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-20.12:53:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:53:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:53:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:53:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:53:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:53:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:53:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:45::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-20.12:53:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:53:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-20.12:53:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-20.12:53:45::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-20.12:53:45::SCWMssOS::doing bsp build ... 
TRACE::2021-03-20.12:53:45::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-20.12:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-20.12:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:53:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:53:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-20.12:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-20.12:53:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-20.12:53:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-20.12:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-20.12:53:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-20.12:53:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-20.12:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:53:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:53:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-20.12:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-20.12:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:53:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:53:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-20.12:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:53:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:53:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-20.12:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-20.12:53:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-20.12:53:46::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:53:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:53:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-20.12:53:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-20.12:53:46::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:53:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:53:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-20.12:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:53:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:53:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-20.12:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:53:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:53:47::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:47::SCWMssOS::"Compiling axidma"

TRACE::2021-03-20.12:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-20.12:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-20.12:53:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-20.12:53:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-20.12:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-20.12:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-20.12:53:48::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-20.12:53:48::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:48::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-20.12:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-20.12:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:53:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:53:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:48::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-20.12:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-20.12:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:48::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-20.12:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-20.12:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:53:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:53:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:48::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-20.12:53:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-20.12:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:53:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:53:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:49::SCWMssOS::"Compiling emacps"

TRACE::2021-03-20.12:53:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-20.12:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:50::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-20.12:53:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-20.12:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-20.12:53:51::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-20.12:53:51::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-20.12:53:51::SCWMssOS::"Compiling prc"

TRACE::2021-03-20.12:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-20.12:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:52::SCWMssOS::"Compiling qspips"

TRACE::2021-03-20.12:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-20.12:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:52::SCWMssOS::"Compiling scugic"

TRACE::2021-03-20.12:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-20.12:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:53:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:53:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:53::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-20.12:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-20.12:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:53::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-20.12:53:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-20.12:53:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-20.12:53:54::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-20.12:53:54::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-20.12:53:54::SCWMssOS::"Compiling sdps"

TRACE::2021-03-20.12:53:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-20.12:53:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:53:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:53:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:55::SCWMssOS::"Compiling standalone"

TRACE::2021-03-20.12:53:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-20.12:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:53:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:53:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:53:58::SCWMssOS::"Compiling uartps"

TRACE::2021-03-20.12:53:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-20.12:53:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:53:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:53:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:53:59::SCWMssOS::"Compiling usbps"

TRACE::2021-03-20.12:54:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-20.12:54:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:00::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-20.12:54:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-20.12:54:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:01::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-20.12:54:02::SCWMssOS::'Finished building libraries'

TRACE::2021-03-20.12:54:02::SCWMssOS::Copying to export directory.
TRACE::2021-03-20.12:54:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-20.12:54:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-20.12:54:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-20.12:54:02::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-20.12:54:02::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-20.12:54:02::SCWPlatform::Started preparing the platform 
TRACE::2021-03-20.12:54:02::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-20.12:54:02::SCWSystem::dir created 
TRACE::2021-03-20.12:54:02::SCWSystem::Writing the bif 
TRACE::2021-03-20.12:54:02::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-20.12:54:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-20.12:54:02::SCWPlatform::Completed generating the platform
TRACE::2021-03-20.12:54:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.12:54:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.12:54:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.12:54:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.12:54:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.12:54:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.12:54:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:54:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:54:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:02::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-20.12:54:02::SCWPlatform::updated the xpfm file.
TRACE::2021-03-20.12:54:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-20.12:54:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-20.12:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-20.12:54:28::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-20.12:54:28::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-20.12:54:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-20.12:54:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-20.12:54:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-20.12:54:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-20.12:54:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:28::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-20.12:54:28::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:28::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:28::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:28::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-20.12:54:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-20.12:54:29::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-20.12:54:29::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.12:54:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.12:54:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.12:54:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-20.12:54:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWReader::No isolation master present  
TRACE::2021-03-20.12:54:29::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-20.12:54:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-20.12:54:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:29::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-20.12:54:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-20.12:54:29::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-20.12:54:29::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.12:54:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.12:54:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.12:54:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-20.12:54:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWReader::No isolation master present  
LOG::2021-03-20.12:54:29::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-20.12:54:29::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-20.12:54:29::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-20.12:54:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-20.12:54:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-20.12:54:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-20.12:54:29::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-20.12:54:29::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-20.12:54:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-20.12:54:29::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-20.12:54:29::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-03-20.12:54:29::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-20.12:54:29::SCWSystem::Not a boot domain 
LOG::2021-03-20.12:54:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-20.12:54:29::SCWDomain::Generating domain artifcats
TRACE::2021-03-20.12:54:29::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-20.12:54:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-20.12:54:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-20.12:54:29::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-20.12:54:29::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-20.12:54:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-20.12:54:29::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-03-20.12:54:29::SCWMssOS::doing bsp build ... 
TRACE::2021-03-20.12:54:29::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-20.12:54:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-20.12:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:54:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:54:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-20.12:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-20.12:54:29::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-20.12:54:29::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-20.12:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-20.12:54:29::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-20.12:54:29::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-20.12:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:54:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:54:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-20.12:54:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:54:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:54:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:54:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:54:30::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:54:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:54:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:54:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:54:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:54:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:54:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:54:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:54:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-20.12:54:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-20.12:54:30::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:54:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:54:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:54:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:54:30::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-20.12:54:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-20.12:54:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:54:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:54:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:54:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:54:30::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:54:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:54:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.12:54:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.12:54:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-20.12:54:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:54:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:54:30::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:30::SCWMssOS::"Compiling axidma"

TRACE::2021-03-20.12:54:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-20.12:54:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-20.12:54:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-20.12:54:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:31::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-20.12:54:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-20.12:54:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-20.12:54:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-20.12:54:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:31::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-20.12:54:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-20.12:54:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:54:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:54:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:31::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-20.12:54:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-20.12:54:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:32::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-20.12:54:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-20.12:54:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:54:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:54:32::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:32::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-20.12:54:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-20.12:54:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.12:54:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.12:54:33::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:33::SCWMssOS::"Compiling emacps"

TRACE::2021-03-20.12:54:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-20.12:54:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:34::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-20.12:54:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-20.12:54:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-20.12:54:35::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-20.12:54:35::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-20.12:54:35::SCWMssOS::"Compiling prc"

TRACE::2021-03-20.12:54:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-20.12:54:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:35::SCWMssOS::"Compiling qspips"

TRACE::2021-03-20.12:54:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-20.12:54:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:36::SCWMssOS::"Compiling scugic"

TRACE::2021-03-20.12:54:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-20.12:54:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.12:54:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.12:54:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:37::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-20.12:54:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-20.12:54:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:37::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-20.12:54:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-20.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-20.12:54:38::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-20.12:54:38::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-20.12:54:38::SCWMssOS::"Compiling sdps"

TRACE::2021-03-20.12:54:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-20.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.12:54:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.12:54:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:39::SCWMssOS::"Compiling standalone"

TRACE::2021-03-20.12:54:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-20.12:54:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:42::SCWMssOS::"Compiling uartps"

TRACE::2021-03-20.12:54:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-20.12:54:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.12:54:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.12:54:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.12:54:43::SCWMssOS::"Compiling usbps"

TRACE::2021-03-20.12:54:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-20.12:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:44::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-20.12:54:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-20.12:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.12:54:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.12:54:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.12:54:44::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-20.12:54:44::SCWMssOS::'Finished building libraries'

TRACE::2021-03-20.12:54:44::SCWMssOS::Copying to export directory.
TRACE::2021-03-20.12:54:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-20.12:54:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-20.12:54:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-20.12:54:44::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-20.12:54:44::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-20.12:54:44::SCWPlatform::Started preparing the platform 
TRACE::2021-03-20.12:54:44::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-20.12:54:44::SCWSystem::dir created 
TRACE::2021-03-20.12:54:44::SCWSystem::Writing the bif 
TRACE::2021-03-20.12:54:44::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-20.12:54:44::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-20.12:54:44::SCWPlatform::Completed generating the platform
TRACE::2021-03-20.12:54:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.12:54:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.12:54:44::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.12:54:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.12:54:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.12:54:44::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.12:54:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.12:54:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:45::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-20.12:54:45::SCWPlatform::updated the xpfm file.
TRACE::2021-03-20.12:54:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.12:54:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.12:54:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.12:54:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.12:54:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.12:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.12:54:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.12:54:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.12:54:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-20.13:36:13::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-20.13:36:13::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-20.13:36:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-20.13:36:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-20.13:36:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-20.13:36:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-20.13:36:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-20.13:36:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-20.13:36:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-20.13:36:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-20.13:36:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.13:36:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.13:36:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.13:36:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-20.13:36:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWReader::No isolation master present  
TRACE::2021-03-20.13:36:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-20.13:36:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-20.13:36:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-20.13:36:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-20.13:36:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-20.13:36:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.13:36:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.13:36:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.13:36:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-20.13:36:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWReader::No isolation master present  
LOG::2021-03-20.13:36:14::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-20.13:36:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-20.13:36:14::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-20.13:36:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-20.13:36:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-20.13:36:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-20.13:36:14::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-20.13:36:14::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-20.13:36:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-20.13:36:14::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-20.13:36:14::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-03-20.13:36:14::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-20.13:36:14::SCWSystem::Not a boot domain 
LOG::2021-03-20.13:36:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-20.13:36:14::SCWDomain::Generating domain artifcats
TRACE::2021-03-20.13:36:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-20.13:36:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-20.13:36:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-20.13:36:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-20.13:36:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-20.13:36:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-20.13:36:14::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-03-20.13:36:14::SCWMssOS::doing bsp build ... 
TRACE::2021-03-20.13:36:14::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-20.13:36:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-20.13:36:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.13:36:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.13:36:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-20.13:36:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-20.13:36:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-20.13:36:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-20.13:36:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-20.13:36:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-20.13:36:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-20.13:36:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.13:36:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.13:36:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.13:36:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.13:36:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.13:36:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.13:36:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.13:36:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.13:36:15::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.13:36:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.13:36:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.13:36:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.13:36:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.13:36:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.13:36:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-20.13:36:15::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-20.13:36:15::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.13:36:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.13:36:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.13:36:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.13:36:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-20.13:36:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-20.13:36:15::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.13:36:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.13:36:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.13:36:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.13:36:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.13:36:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.13:36:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-20.13:36:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-20.13:36:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-20.13:36:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.13:36:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.13:36:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:15::SCWMssOS::"Compiling axidma"

TRACE::2021-03-20.13:36:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-20.13:36:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-20.13:36:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-20.13:36:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:16::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-20.13:36:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-20.13:36:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-20.13:36:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-20.13:36:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:17::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-20.13:36:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-20.13:36:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.13:36:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.13:36:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:17::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-20.13:36:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-20.13:36:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:17::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-20.13:36:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-20.13:36:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.13:36:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.13:36:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:17::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-20.13:36:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-20.13:36:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-20.13:36:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-20.13:36:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:18::SCWMssOS::"Compiling emacps"

TRACE::2021-03-20.13:36:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-20.13:36:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:19::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-20.13:36:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-20.13:36:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-20.13:36:20::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-20.13:36:20::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-20.13:36:20::SCWMssOS::"Compiling prc"

TRACE::2021-03-20.13:36:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-20.13:36:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:21::SCWMssOS::"Compiling qspips"

TRACE::2021-03-20.13:36:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-20.13:36:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:21::SCWMssOS::"Compiling scugic"

TRACE::2021-03-20.13:36:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-20.13:36:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-20.13:36:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-20.13:36:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:22::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-20.13:36:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-20.13:36:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:22::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-20.13:36:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-20.13:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-20.13:36:23::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-20.13:36:23::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-20.13:36:23::SCWMssOS::"Compiling sdps"

TRACE::2021-03-20.13:36:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-20.13:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-20.13:36:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-20.13:36:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:24::SCWMssOS::"Compiling standalone"

TRACE::2021-03-20.13:36:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-20.13:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:27::SCWMssOS::"Compiling uartps"

TRACE::2021-03-20.13:36:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-20.13:36:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-20.13:36:28::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-20.13:36:28::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-20.13:36:28::SCWMssOS::"Compiling usbps"

TRACE::2021-03-20.13:36:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-20.13:36:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:29::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-20.13:36:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-20.13:36:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-20.13:36:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-20.13:36:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-20.13:36:29::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-20.13:36:29::SCWMssOS::'Finished building libraries'

TRACE::2021-03-20.13:36:29::SCWMssOS::Copying to export directory.
TRACE::2021-03-20.13:36:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-20.13:36:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-20.13:36:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-20.13:36:29::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-20.13:36:30::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-20.13:36:30::SCWPlatform::Started preparing the platform 
TRACE::2021-03-20.13:36:30::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-20.13:36:30::SCWSystem::dir created 
TRACE::2021-03-20.13:36:30::SCWSystem::Writing the bif 
TRACE::2021-03-20.13:36:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-20.13:36:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-20.13:36:30::SCWPlatform::Completed generating the platform
TRACE::2021-03-20.13:36:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.13:36:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.13:36:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.13:36:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-20.13:36:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-20.13:36:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-20.13:36:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-20.13:36:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:30::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/generated_files/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"576d0ef7df823cff88e1271769c4b15d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"925b4a0b09ab8a0d304fea380227ab27",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-20.13:36:30::SCWPlatform::updated the xpfm file.
TRACE::2021-03-20.13:36:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw
TRACE::2021-03-20.13:36:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-20.13:36:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-20.13:36:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-20.13:36:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-20.13:36:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-20.13:36:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-20.13:36:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-20.13:36:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
