Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jun 12 16:44:56 2024
| Host         : DESKTOP-P1GI4OE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ps2_design_1_wrapper_timing_summary_routed.rpt -rpx ps2_design_1_wrapper_timing_summary_routed.rpx
| Design       : ps2_design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ps2_design_1_i/px2_game_0/inst/px2_game_v1_0_S00_AXI_inst/p/clk_1020us_reg/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: ps2_design_1_i/px2_game_0/inst/px2_game_v1_0_S00_AXI_inst/p/clk_6us_reg/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div2/fr_out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.320        0.000                      0                 2602        0.019        0.000                      0                 2602        4.020        0.000                       0                  1293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.320        0.000                      0                 2602        0.019        0.000                      0                 2602        4.020        0.000                       0                  1293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 4.771ns (60.333%)  route 3.137ns (39.667%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.727    10.885    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.475    12.654    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y63         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y63         FDRE (Setup_fdre_C_R)       -0.524    12.205    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 4.771ns (60.333%)  route 3.137ns (39.667%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.727    10.885    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.475    12.654    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y63         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[1]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y63         FDRE (Setup_fdre_C_R)       -0.524    12.205    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 4.771ns (60.333%)  route 3.137ns (39.667%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.727    10.885    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.475    12.654    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y63         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[2]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y63         FDRE (Setup_fdre_C_R)       -0.524    12.205    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 4.771ns (60.333%)  route 3.137ns (39.667%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.727    10.885    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.475    12.654    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y63         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[3]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y63         FDRE (Setup_fdre_C_R)       -0.524    12.205    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 4.771ns (60.604%)  route 3.101ns (39.396%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.691    10.850    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.475    12.654    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y64         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[4]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y64         FDRE (Setup_fdre_C_R)       -0.524    12.205    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 4.771ns (60.604%)  route 3.101ns (39.396%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.691    10.850    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.475    12.654    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y64         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[5]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y64         FDRE (Setup_fdre_C_R)       -0.524    12.205    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 4.771ns (60.604%)  route 3.101ns (39.396%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.691    10.850    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.475    12.654    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y64         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[6]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y64         FDRE (Setup_fdre_C_R)       -0.524    12.205    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 4.771ns (60.604%)  route 3.101ns (39.396%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.691    10.850    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.475    12.654    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y64         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[7]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y64         FDRE (Setup_fdre_C_R)       -0.524    12.205    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 4.771ns (60.628%)  route 3.098ns (39.372%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.688    10.847    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.474    12.653    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y65         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[10]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X34Y65         FDRE (Setup_fdre_C_R)       -0.524    12.204    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 4.771ns (60.628%)  route 3.098ns (39.372%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.683     2.977    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/s00_axi_aclk
    RAMB18_X2Y26         RAMB18E1                                     r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.431 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/DOADO[1]
                         net (fo=2, routed)           0.894     6.325    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/p_0_in[0]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.875 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.875    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_62_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.992    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_61_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.109    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_52_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.226    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_51_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.343    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_35_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.460 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.460    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_34_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.577    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_24_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.767     8.583    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt12[30]
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.301     8.884 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.884    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_10__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 f  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.749    10.035    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt11
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.159 r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1/O
                         net (fo=32, routed)          0.688    10.847    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1[0]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        1.474    12.653    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/s00_axi_aclk
    SLICE_X34Y65         FDRE                                         r  ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[11]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X34Y65         FDRE (Setup_fdre_C_R)       -0.524    12.204    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/freq_div1/cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.622%)  route 0.173ns (51.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.548     0.884    ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y85         FDRE                                         r  ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[26]/Q
                         net (fo=1, routed)           0.173     1.221    ps2_design_1_i/axi_gpio_0/U0/ip2bus_data[26]
    SLICE_X46Y86         FDRE                                         r  ps2_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.819     1.185    ps2_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  ps2_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.052     1.202    ps2_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.656     0.992    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.178     1.311    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y97         SRL16E                                       r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.844     1.210    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.504%)  route 0.191ns (57.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.656     0.992    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.191     1.324    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y97         SRL16E                                       r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.844     1.210    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.555     0.891    ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y92         FDRE                                         r  ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.134     1.166    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y92         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.824     1.190    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.558     0.894    ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y94         FDRE                                         r  ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.173    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X32Y93         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.825     1.191    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.471%)  route 0.246ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.656     0.992    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.246     1.379    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y97         SRL16E                                       r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.844     1.210    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.555     0.891    ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y92         FDRE                                         r  ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ps2_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.170     1.202    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y91         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.824     1.190    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.233%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.572     0.908    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y84         FDRE                                         r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.171     1.219    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y85         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.838     1.204    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.548     0.884    ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y85         FDSE                                         r  ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.141     1.025 r  ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/Q
                         net (fo=1, routed)           0.054     1.079    ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[5]
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.124 r  ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.124    ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[6]
    SLICE_X50Y85         FDRE                                         r  ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.815     1.181    ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y85         FDRE                                         r  ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[26]/C
                         clock pessimism             -0.284     0.897    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.121     1.018    ps2_design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.572     0.908    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y86         FDRE                                         r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.099     1.148    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X30Y87         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps2_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1293, routed)        0.840     1.206    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps2_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26    ps2_design_1_i/test_new2_0/inst/test_new2_v1_0_S00_AXI_inst/buzzer/pitch_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ps2_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y84    ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y84    ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y85    ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y85    ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y85    ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y85    ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y85    ps2_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82    ps2_design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   ps2_design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK



