
debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4d0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  0800d770  0800d770  0000e770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800daf4  0800daf4  0000eaf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800dafc  0800dafc  0000eafc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800db00  0800db00  0000eb00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000008c  24000000  0800db04  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004d40  2400008c  0800db90  0000f08c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004dcc  0800db90  0000fdcc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f08c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00027cee  00000000  00000000  0000f0ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000047c6  00000000  00000000  00036da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ec8  00000000  00000000  0003b570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017e4  00000000  00000000  0003d438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d411  00000000  00000000  0003ec1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002460a  00000000  00000000  0007c02d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00181332  00000000  00000000  000a0637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00221969  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008bf0  00000000  00000000  002219ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000048  00000000  00000000  0022a59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400008c 	.word	0x2400008c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d758 	.word	0x0800d758

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000090 	.word	0x24000090
 80002dc:	0800d758 	.word	0x0800d758

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <ms5611_cs_low>:
#define MS5611_SPI_TIMEOUT_MS      50U
/* Must match OSR in MS5611_CMD_CONVERT_D1/D2 (OSR=256). */
#define MS5611_CONVERSION_DELAY_MS 1U

/* SPI helpers */
static inline void ms5611_cs_low(void) {
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(CS_BARO_GPIO_Port, CS_BARO_Pin, GPIO_PIN_RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2102      	movs	r1, #2
 80006b4:	4802      	ldr	r0, [pc, #8]	@ (80006c0 <ms5611_cs_low+0x14>)
 80006b6:	f003 faf1 	bl	8003c9c <HAL_GPIO_WritePin>
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	58020400 	.word	0x58020400

080006c4 <ms5611_cs_high>:

static inline void ms5611_cs_high(void) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(CS_BARO_GPIO_Port, CS_BARO_Pin, GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2102      	movs	r1, #2
 80006cc:	4802      	ldr	r0, [pc, #8]	@ (80006d8 <ms5611_cs_high+0x14>)
 80006ce:	f003 fae5 	bl	8003c9c <HAL_GPIO_WritePin>
}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	58020400 	.word	0x58020400

080006dc <ms5611_lock>:

static uint8_t ms5611_lock(void) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  if (spi1MutexHandle == NULL) {
 80006e0:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <ms5611_lock+0x30>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d101      	bne.n	80006ec <ms5611_lock+0x10>
    return 1U;
 80006e8:	2301      	movs	r3, #1
 80006ea:	e00c      	b.n	8000706 <ms5611_lock+0x2a>
  }
  return (osMutexAcquire(spi1MutexHandle, osWaitForever) == osOK) ? 0U : 1U;
 80006ec:	4b07      	ldr	r3, [pc, #28]	@ (800070c <ms5611_lock+0x30>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80006f4:	4618      	mov	r0, r3
 80006f6:	f008 fdf3 	bl	80092e0 <osMutexAcquire>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	bf14      	ite	ne
 8000700:	2301      	movne	r3, #1
 8000702:	2300      	moveq	r3, #0
 8000704:	b2db      	uxtb	r3, r3
}
 8000706:	4618      	mov	r0, r3
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	240000bc 	.word	0x240000bc

08000710 <ms5611_unlock>:

static void ms5611_unlock(void) {
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  (void)osMutexRelease(spi1MutexHandle);
 8000714:	4b03      	ldr	r3, [pc, #12]	@ (8000724 <ms5611_unlock+0x14>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4618      	mov	r0, r3
 800071a:	f008 fe2c 	bl	8009376 <osMutexRelease>
}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	240000bc 	.word	0x240000bc

08000728 <ms5611_spi_cmd>:

static uint8_t ms5611_spi_cmd(uint8_t cmd) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status;

  if (ms5611_spi == NULL) {
 8000732:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <ms5611_spi_cmd+0x58>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d101      	bne.n	800073e <ms5611_spi_cmd+0x16>
    return 1U;
 800073a:	2301      	movs	r3, #1
 800073c:	e01b      	b.n	8000776 <ms5611_spi_cmd+0x4e>
  }
  if (ms5611_lock() != 0U) {
 800073e:	f7ff ffcd 	bl	80006dc <ms5611_lock>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <ms5611_spi_cmd+0x24>
    return 1U;
 8000748:	2301      	movs	r3, #1
 800074a:	e014      	b.n	8000776 <ms5611_spi_cmd+0x4e>
  }

  ms5611_cs_low();
 800074c:	f7ff ffae 	bl	80006ac <ms5611_cs_low>
  status = HAL_SPI_Transmit(ms5611_spi, &cmd, 1, MS5611_SPI_TIMEOUT_MS);
 8000750:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <ms5611_spi_cmd+0x58>)
 8000752:	6818      	ldr	r0, [r3, #0]
 8000754:	1df9      	adds	r1, r7, #7
 8000756:	2332      	movs	r3, #50	@ 0x32
 8000758:	2201      	movs	r2, #1
 800075a:	f006 fa6b 	bl	8006c34 <HAL_SPI_Transmit>
 800075e:	4603      	mov	r3, r0
 8000760:	73fb      	strb	r3, [r7, #15]
  ms5611_cs_high();
 8000762:	f7ff ffaf 	bl	80006c4 <ms5611_cs_high>

  ms5611_unlock();
 8000766:	f7ff ffd3 	bl	8000710 <ms5611_unlock>
  return (status == HAL_OK) ? 0U : 1U;
 800076a:	7bfb      	ldrb	r3, [r7, #15]
 800076c:	2b00      	cmp	r3, #0
 800076e:	bf14      	ite	ne
 8000770:	2301      	movne	r3, #1
 8000772:	2300      	moveq	r3, #0
 8000774:	b2db      	uxtb	r3, r3
}
 8000776:	4618      	mov	r0, r3
 8000778:	3710      	adds	r7, #16
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	240000b8 	.word	0x240000b8

08000784 <ms5611_read_adc24>:

/* ADC read */
static uint8_t ms5611_read_adc24(uint32_t *out)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af02      	add	r7, sp, #8
 800078a:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = { MS5611_CMD_READ_ADC, 0x00, 0x00, 0x00 };
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
  uint8_t rx[4] = {0};
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]

  if (ms5611_spi == NULL || out == NULL) {
 8000794:	4b1a      	ldr	r3, [pc, #104]	@ (8000800 <ms5611_read_adc24+0x7c>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d002      	beq.n	80007a2 <ms5611_read_adc24+0x1e>
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d101      	bne.n	80007a6 <ms5611_read_adc24+0x22>
    return 1U;
 80007a2:	2301      	movs	r3, #1
 80007a4:	e028      	b.n	80007f8 <ms5611_read_adc24+0x74>
  }
  if (ms5611_lock() != 0U) {
 80007a6:	f7ff ff99 	bl	80006dc <ms5611_lock>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <ms5611_read_adc24+0x30>
    return 1U;
 80007b0:	2301      	movs	r3, #1
 80007b2:	e021      	b.n	80007f8 <ms5611_read_adc24+0x74>
  }

  ms5611_cs_low();
 80007b4:	f7ff ff7a 	bl	80006ac <ms5611_cs_low>
  HAL_StatusTypeDef st = HAL_SPI_TransmitReceive(ms5611_spi, tx, rx, sizeof(tx), MS5611_SPI_TIMEOUT_MS);
 80007b8:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <ms5611_read_adc24+0x7c>)
 80007ba:	6818      	ldr	r0, [r3, #0]
 80007bc:	f107 020c 	add.w	r2, r7, #12
 80007c0:	f107 0110 	add.w	r1, r7, #16
 80007c4:	2332      	movs	r3, #50	@ 0x32
 80007c6:	9300      	str	r3, [sp, #0]
 80007c8:	2304      	movs	r3, #4
 80007ca:	f006 fc21 	bl	8007010 <HAL_SPI_TransmitReceive>
 80007ce:	4603      	mov	r3, r0
 80007d0:	75fb      	strb	r3, [r7, #23]
  ms5611_cs_high();
 80007d2:	f7ff ff77 	bl	80006c4 <ms5611_cs_high>

  ms5611_unlock();
 80007d6:	f7ff ff9b 	bl	8000710 <ms5611_unlock>

  if (st != HAL_OK) return 2U;
 80007da:	7dfb      	ldrb	r3, [r7, #23]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <ms5611_read_adc24+0x60>
 80007e0:	2302      	movs	r3, #2
 80007e2:	e009      	b.n	80007f8 <ms5611_read_adc24+0x74>

  *out = ((uint32_t)rx[1] << 16) | ((uint32_t)rx[2] << 8) | (uint32_t)rx[3];
 80007e4:	7b7b      	ldrb	r3, [r7, #13]
 80007e6:	041a      	lsls	r2, r3, #16
 80007e8:	7bbb      	ldrb	r3, [r7, #14]
 80007ea:	021b      	lsls	r3, r3, #8
 80007ec:	4313      	orrs	r3, r2
 80007ee:	7bfa      	ldrb	r2, [r7, #15]
 80007f0:	431a      	orrs	r2, r3
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	601a      	str	r2, [r3, #0]
  return 0U;
 80007f6:	2300      	movs	r3, #0
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	3718      	adds	r7, #24
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	240000b8 	.word	0x240000b8

08000804 <ms5611_read_prom16>:

/* PROM read */
static uint8_t ms5611_read_prom16(uint8_t prom_cmd, uint16_t *out)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af02      	add	r7, sp, #8
 800080a:	4603      	mov	r3, r0
 800080c:	6039      	str	r1, [r7, #0]
 800080e:	71fb      	strb	r3, [r7, #7]
  uint8_t tx[3] = { prom_cmd, 0x00, 0x00 };
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	733b      	strb	r3, [r7, #12]
 8000814:	2300      	movs	r3, #0
 8000816:	737b      	strb	r3, [r7, #13]
 8000818:	2300      	movs	r3, #0
 800081a:	73bb      	strb	r3, [r7, #14]
  uint8_t rx[3] = { 0 };
 800081c:	f107 0308 	add.w	r3, r7, #8
 8000820:	2100      	movs	r1, #0
 8000822:	460a      	mov	r2, r1
 8000824:	801a      	strh	r2, [r3, #0]
 8000826:	460a      	mov	r2, r1
 8000828:	709a      	strb	r2, [r3, #2]

  if (ms5611_spi == NULL || out == NULL) {
 800082a:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <ms5611_read_prom16+0x98>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d002      	beq.n	8000838 <ms5611_read_prom16+0x34>
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d101      	bne.n	800083c <ms5611_read_prom16+0x38>
    return 1U;
 8000838:	2301      	movs	r3, #1
 800083a:	e02a      	b.n	8000892 <ms5611_read_prom16+0x8e>
  }
  if (ms5611_lock() != 0U) {
 800083c:	f7ff ff4e 	bl	80006dc <ms5611_lock>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <ms5611_read_prom16+0x46>
    return 1U;
 8000846:	2301      	movs	r3, #1
 8000848:	e023      	b.n	8000892 <ms5611_read_prom16+0x8e>
  }

  ms5611_cs_low();
 800084a:	f7ff ff2f 	bl	80006ac <ms5611_cs_low>
  HAL_StatusTypeDef st =
      HAL_SPI_TransmitReceive(ms5611_spi, tx, rx, sizeof(tx), MS5611_SPI_TIMEOUT_MS);
 800084e:	4b13      	ldr	r3, [pc, #76]	@ (800089c <ms5611_read_prom16+0x98>)
 8000850:	6818      	ldr	r0, [r3, #0]
 8000852:	f107 0208 	add.w	r2, r7, #8
 8000856:	f107 010c 	add.w	r1, r7, #12
 800085a:	2332      	movs	r3, #50	@ 0x32
 800085c:	9300      	str	r3, [sp, #0]
 800085e:	2303      	movs	r3, #3
 8000860:	f006 fbd6 	bl	8007010 <HAL_SPI_TransmitReceive>
 8000864:	4603      	mov	r3, r0
 8000866:	73fb      	strb	r3, [r7, #15]
  ms5611_cs_high();
 8000868:	f7ff ff2c 	bl	80006c4 <ms5611_cs_high>

  ms5611_unlock();
 800086c:	f7ff ff50 	bl	8000710 <ms5611_unlock>

  if (st != HAL_OK) return 2U;
 8000870:	7bfb      	ldrb	r3, [r7, #15]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <ms5611_read_prom16+0x76>
 8000876:	2302      	movs	r3, #2
 8000878:	e00b      	b.n	8000892 <ms5611_read_prom16+0x8e>

  // rx[0] is garbage during command phase; data is in rx[1], rx[2]
  *out = (uint16_t)((rx[1] << 8) | rx[2]);
 800087a:	7a7b      	ldrb	r3, [r7, #9]
 800087c:	b21b      	sxth	r3, r3
 800087e:	021b      	lsls	r3, r3, #8
 8000880:	b21a      	sxth	r2, r3
 8000882:	7abb      	ldrb	r3, [r7, #10]
 8000884:	b21b      	sxth	r3, r3
 8000886:	4313      	orrs	r3, r2
 8000888:	b21b      	sxth	r3, r3
 800088a:	b29a      	uxth	r2, r3
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	801a      	strh	r2, [r3, #0]
  return 0U;
 8000890:	2300      	movs	r3, #0
}
 8000892:	4618      	mov	r0, r3
 8000894:	3710      	adds	r7, #16
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	240000b8 	.word	0x240000b8

080008a0 <MS5611_init>:
/**
  @brief Init MS5611 driver and cache PROM coefficients.
  @param spi Selected SPI
  @return 0 on success, non-zero on error
*/
uint8_t MS5611_init(SPI_HandleTypeDef *spi) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  if (spi == NULL) {
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d101      	bne.n	80008b2 <MS5611_init+0x12>
    return 1U;
 80008ae:	2301      	movs	r3, #1
 80008b0:	e012      	b.n	80008d8 <MS5611_init+0x38>
  }

  ms5611_spi = spi;
 80008b2:	4a0b      	ldr	r2, [pc, #44]	@ (80008e0 <MS5611_init+0x40>)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	6013      	str	r3, [r2, #0]
  ms5611_cs_high();
 80008b8:	f7ff ff04 	bl	80006c4 <ms5611_cs_high>

  if (ms5611_spi_cmd(MS5611_CMD_RESET) != 0U) {
 80008bc:	201e      	movs	r0, #30
 80008be:	f7ff ff33 	bl	8000728 <ms5611_spi_cmd>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MS5611_init+0x2c>
    return 2U;
 80008c8:	2302      	movs	r3, #2
 80008ca:	e005      	b.n	80008d8 <MS5611_init+0x38>
  }

  osDelay(3);
 80008cc:	2003      	movs	r0, #3
 80008ce:	f008 fc66 	bl	800919e <osDelay>

  return MS5611_read_PROM();
 80008d2:	f000 f807 	bl	80008e4 <MS5611_read_PROM>
 80008d6:	4603      	mov	r3, r0
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	240000b8 	.word	0x240000b8

080008e4 <MS5611_read_PROM>:
/**
  @brief Read PROM coefficients into driver cache.
  @return 0 on success, non-zero on error
*/
static uint8_t MS5611_read_PROM(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0
  uint16_t *prom_ptr = (uint16_t *)&ms5611_prom_data;
 80008ea:	4b19      	ldr	r3, [pc, #100]	@ (8000950 <MS5611_read_PROM+0x6c>)
 80008ec:	60bb      	str	r3, [r7, #8]

  if (ms5611_spi == NULL) {
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <MS5611_read_PROM+0x70>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d101      	bne.n	80008fa <MS5611_read_PROM+0x16>
    return 1U;
 80008f6:	2301      	movs	r3, #1
 80008f8:	e026      	b.n	8000948 <MS5611_read_PROM+0x64>
  }

  for (int i = 0; i < 8; i++) {
 80008fa:	2300      	movs	r3, #0
 80008fc:	60fb      	str	r3, [r7, #12]
 80008fe:	e01f      	b.n	8000940 <MS5611_read_PROM+0x5c>
    uint16_t val = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	80fb      	strh	r3, [r7, #6]

    if (ms5611_read_prom16(MS5611_CMD_READ_PROM(i), &val) != 0U) {
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	b25b      	sxtb	r3, r3
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	b25b      	sxtb	r3, r3
 800090c:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8000910:	b25b      	sxtb	r3, r3
 8000912:	b2db      	uxtb	r3, r3
 8000914:	1dba      	adds	r2, r7, #6
 8000916:	4611      	mov	r1, r2
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff ff73 	bl	8000804 <ms5611_read_prom16>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MS5611_read_PROM+0x44>
      return 2U;
 8000924:	2302      	movs	r3, #2
 8000926:	e00f      	b.n	8000948 <MS5611_read_PROM+0x64>
    }

    *(prom_ptr + i) = val;
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	68ba      	ldr	r2, [r7, #8]
 800092e:	4413      	add	r3, r2
 8000930:	88fa      	ldrh	r2, [r7, #6]
 8000932:	801a      	strh	r2, [r3, #0]
    osDelay(10);
 8000934:	200a      	movs	r0, #10
 8000936:	f008 fc32 	bl	800919e <osDelay>
  for (int i = 0; i < 8; i++) {
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	3301      	adds	r3, #1
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	2b07      	cmp	r3, #7
 8000944:	dddc      	ble.n	8000900 <MS5611_read_PROM+0x1c>
  }

  return 0U;
 8000946:	2300      	movs	r3, #0
}
 8000948:	4618      	mov	r0, r3
 800094a:	3710      	adds	r7, #16
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	240000a8 	.word	0x240000a8
 8000954:	240000b8 	.word	0x240000b8

08000958 <MS5611_get_data>:
/**
  @brief Read pressure and temperature into MS5611_data.
  @param data Output structure for barometer data
  @return 0 on success, non-zero on error
*/
uint8_t MS5611_get_data(M5611_data *data) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  uint32_t D1;
  uint32_t D2;

  if (data == NULL || ms5611_spi == NULL || spi1MutexHandle == NULL) {
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d007      	beq.n	8000976 <MS5611_get_data+0x1e>
 8000966:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <MS5611_get_data+0x54>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d003      	beq.n	8000976 <MS5611_get_data+0x1e>
 800096e:	4b10      	ldr	r3, [pc, #64]	@ (80009b0 <MS5611_get_data+0x58>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d101      	bne.n	800097a <MS5611_get_data+0x22>
    return 1U;
 8000976:	2301      	movs	r3, #1
 8000978:	e013      	b.n	80009a2 <MS5611_get_data+0x4a>
  }

  if (ms5611_read_raw(&D1, &D2) != 0U) {
 800097a:	f107 0208 	add.w	r2, r7, #8
 800097e:	f107 030c 	add.w	r3, r7, #12
 8000982:	4611      	mov	r1, r2
 8000984:	4618      	mov	r0, r3
 8000986:	f000 f815 	bl	80009b4 <ms5611_read_raw>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MS5611_get_data+0x3c>
    return 2U;
 8000990:	2302      	movs	r3, #2
 8000992:	e006      	b.n	80009a2 <MS5611_get_data+0x4a>
  }

  (void)calculate_pressure(D1, D2, data);
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	68b9      	ldr	r1, [r7, #8]
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	4618      	mov	r0, r3
 800099c:	f000 f842 	bl	8000a24 <calculate_pressure>

  return 0U;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3710      	adds	r7, #16
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	240000b8 	.word	0x240000b8
 80009b0:	240000bc 	.word	0x240000bc

080009b4 <ms5611_read_raw>:

  *out = ms5611_prom_data;
}
#endif

static uint8_t ms5611_read_raw(uint32_t *D1, uint32_t *D2) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  if (D1 == NULL || D2 == NULL) {
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d002      	beq.n	80009ca <ms5611_read_raw+0x16>
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d101      	bne.n	80009ce <ms5611_read_raw+0x1a>
    return 1U;
 80009ca:	2301      	movs	r3, #1
 80009cc:	e026      	b.n	8000a1c <ms5611_read_raw+0x68>
  }

  if (ms5611_spi_cmd(MS5611_CMD_CONVERT_D1) != 0U) {
 80009ce:	2040      	movs	r0, #64	@ 0x40
 80009d0:	f7ff feaa 	bl	8000728 <ms5611_spi_cmd>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <ms5611_read_raw+0x2a>
    return 2U;
 80009da:	2302      	movs	r3, #2
 80009dc:	e01e      	b.n	8000a1c <ms5611_read_raw+0x68>
  }
  osDelay(MS5611_CONVERSION_DELAY_MS);
 80009de:	2001      	movs	r0, #1
 80009e0:	f008 fbdd 	bl	800919e <osDelay>
  if (ms5611_read_adc24(D1) != 0U) {
 80009e4:	6878      	ldr	r0, [r7, #4]
 80009e6:	f7ff fecd 	bl	8000784 <ms5611_read_adc24>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <ms5611_read_raw+0x40>
    return 3U;
 80009f0:	2303      	movs	r3, #3
 80009f2:	e013      	b.n	8000a1c <ms5611_read_raw+0x68>
  }

  if (ms5611_spi_cmd(MS5611_CMD_CONVERT_D2) != 0U) {
 80009f4:	2050      	movs	r0, #80	@ 0x50
 80009f6:	f7ff fe97 	bl	8000728 <ms5611_spi_cmd>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <ms5611_read_raw+0x50>
    return 4U;
 8000a00:	2304      	movs	r3, #4
 8000a02:	e00b      	b.n	8000a1c <ms5611_read_raw+0x68>
  }
  osDelay(MS5611_CONVERSION_DELAY_MS);
 8000a04:	2001      	movs	r0, #1
 8000a06:	f008 fbca 	bl	800919e <osDelay>
  if (ms5611_read_adc24(D2) != 0U) {
 8000a0a:	6838      	ldr	r0, [r7, #0]
 8000a0c:	f7ff feba 	bl	8000784 <ms5611_read_adc24>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <ms5611_read_raw+0x66>
    return 5U;
 8000a16:	2305      	movs	r3, #5
 8000a18:	e000      	b.n	8000a1c <ms5611_read_raw+0x68>
  }

  return 0U;
 8000a1a:	2300      	movs	r3, #0
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3708      	adds	r7, #8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <calculate_pressure>:

/* Compensation math */
static int32_t calculate_pressure(uint32_t D1, uint32_t D2, M5611_data* data) {
 8000a24:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000a28:	b0d5      	sub	sp, #340	@ 0x154
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8000a30:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8000a34:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
  int32_t dT = ((int32_t)D2) - ((int32_t)ms5611_prom_data.T_REF << 8);
 8000a38:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000a3c:	4bdb      	ldr	r3, [pc, #876]	@ (8000dac <calculate_pressure+0x388>)
 8000a3e:	895b      	ldrh	r3, [r3, #10]
 8000a40:	021b      	lsls	r3, r3, #8
 8000a42:	1ad3      	subs	r3, r2, r3
 8000a44:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  int32_t TEMP = 2000 + (int32_t)(((int64_t)dT * ms5611_prom_data.TEMPSENS) / (1LL << 23));
 8000a48:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000a4c:	17da      	asrs	r2, r3, #31
 8000a4e:	469a      	mov	sl, r3
 8000a50:	4693      	mov	fp, r2
 8000a52:	4bd6      	ldr	r3, [pc, #856]	@ (8000dac <calculate_pressure+0x388>)
 8000a54:	899b      	ldrh	r3, [r3, #12]
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	2200      	movs	r2, #0
 8000a5a:	461c      	mov	r4, r3
 8000a5c:	4615      	mov	r5, r2
 8000a5e:	fb04 f20b 	mul.w	r2, r4, fp
 8000a62:	fb0a f305 	mul.w	r3, sl, r5
 8000a66:	4413      	add	r3, r2
 8000a68:	fbaa 8904 	umull	r8, r9, sl, r4
 8000a6c:	444b      	add	r3, r9
 8000a6e:	4699      	mov	r9, r3
 8000a70:	4642      	mov	r2, r8
 8000a72:	464b      	mov	r3, r9
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	da07      	bge.n	8000a88 <calculate_pressure+0x64>
 8000a78:	49cd      	ldr	r1, [pc, #820]	@ (8000db0 <calculate_pressure+0x38c>)
 8000a7a:	1851      	adds	r1, r2, r1
 8000a7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8000a7e:	f143 0300 	adc.w	r3, r3, #0
 8000a82:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a84:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000a88:	f04f 0000 	mov.w	r0, #0
 8000a8c:	f04f 0100 	mov.w	r1, #0
 8000a90:	0dd0      	lsrs	r0, r2, #23
 8000a92:	ea40 2043 	orr.w	r0, r0, r3, lsl #9
 8000a96:	15d9      	asrs	r1, r3, #23
 8000a98:	4602      	mov	r2, r0
 8000a9a:	460b      	mov	r3, r1
 8000a9c:	4613      	mov	r3, r2
 8000a9e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000aa2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

  int64_t OFF = ((int64_t)ms5611_prom_data.OFF << 16) + ((int64_t)ms5611_prom_data.TCO * dT >> 7);
 8000aa6:	4bc1      	ldr	r3, [pc, #772]	@ (8000dac <calculate_pressure+0x388>)
 8000aa8:	889b      	ldrh	r3, [r3, #4]
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	2200      	movs	r2, #0
 8000aae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000ab2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8000ab6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8000aba:	460b      	mov	r3, r1
 8000abc:	0c1b      	lsrs	r3, r3, #16
 8000abe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000ac2:	460b      	mov	r3, r1
 8000ac4:	041b      	lsls	r3, r3, #16
 8000ac6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8000aca:	4bb8      	ldr	r3, [pc, #736]	@ (8000dac <calculate_pressure+0x388>)
 8000acc:	891b      	ldrh	r3, [r3, #8]
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000ad6:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8000ada:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000ade:	17da      	asrs	r2, r3, #31
 8000ae0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000ae4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000ae8:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8000aec:	462b      	mov	r3, r5
 8000aee:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8000af2:	4642      	mov	r2, r8
 8000af4:	fb02 f203 	mul.w	r2, r2, r3
 8000af8:	464b      	mov	r3, r9
 8000afa:	4621      	mov	r1, r4
 8000afc:	fb01 f303 	mul.w	r3, r1, r3
 8000b00:	4413      	add	r3, r2
 8000b02:	4622      	mov	r2, r4
 8000b04:	4641      	mov	r1, r8
 8000b06:	fba2 1201 	umull	r1, r2, r2, r1
 8000b0a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8000b0e:	460a      	mov	r2, r1
 8000b10:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8000b14:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000b18:	4413      	add	r3, r2
 8000b1a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000b1e:	f04f 0200 	mov.w	r2, #0
 8000b22:	f04f 0300 	mov.w	r3, #0
 8000b26:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000b2a:	4621      	mov	r1, r4
 8000b2c:	09ca      	lsrs	r2, r1, #7
 8000b2e:	4629      	mov	r1, r5
 8000b30:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 8000b34:	4629      	mov	r1, r5
 8000b36:	11cb      	asrs	r3, r1, #7
 8000b38:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8000b3c:	4621      	mov	r1, r4
 8000b3e:	1889      	adds	r1, r1, r2
 8000b40:	62b9      	str	r1, [r7, #40]	@ 0x28
 8000b42:	4629      	mov	r1, r5
 8000b44:	eb43 0101 	adc.w	r1, r3, r1
 8000b48:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8000b4a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000b4e:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
  int64_t SENS = ((int64_t)ms5611_prom_data.SENS << 15) + ((int64_t)ms5611_prom_data.TCS * dT >> 8);
 8000b52:	4b96      	ldr	r3, [pc, #600]	@ (8000dac <calculate_pressure+0x388>)
 8000b54:	885b      	ldrh	r3, [r3, #2]
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000b5e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000b62:	f04f 0000 	mov.w	r0, #0
 8000b66:	f04f 0100 	mov.w	r1, #0
 8000b6a:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8000b6e:	462b      	mov	r3, r5
 8000b70:	03d9      	lsls	r1, r3, #15
 8000b72:	4623      	mov	r3, r4
 8000b74:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
 8000b78:	4623      	mov	r3, r4
 8000b7a:	03d8      	lsls	r0, r3, #15
 8000b7c:	4b8b      	ldr	r3, [pc, #556]	@ (8000dac <calculate_pressure+0x388>)
 8000b7e:	88db      	ldrh	r3, [r3, #6]
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	2200      	movs	r2, #0
 8000b84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000b88:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000b8c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000b90:	17da      	asrs	r2, r3, #31
 8000b92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000b96:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000b9a:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8000b9e:	464b      	mov	r3, r9
 8000ba0:	e9d7 ab2a 	ldrd	sl, fp, [r7, #168]	@ 0xa8
 8000ba4:	4652      	mov	r2, sl
 8000ba6:	fb02 f203 	mul.w	r2, r2, r3
 8000baa:	465b      	mov	r3, fp
 8000bac:	4644      	mov	r4, r8
 8000bae:	fb04 f303 	mul.w	r3, r4, r3
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4642      	mov	r2, r8
 8000bb6:	4654      	mov	r4, sl
 8000bb8:	fba2 4204 	umull	r4, r2, r2, r4
 8000bbc:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8000bc0:	4622      	mov	r2, r4
 8000bc2:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 8000bc6:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8000bca:	4413      	add	r3, r2
 8000bcc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000bd0:	f04f 0200 	mov.w	r2, #0
 8000bd4:	f04f 0300 	mov.w	r3, #0
 8000bd8:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8000bdc:	4644      	mov	r4, r8
 8000bde:	0a22      	lsrs	r2, r4, #8
 8000be0:	464c      	mov	r4, r9
 8000be2:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8000be6:	464c      	mov	r4, r9
 8000be8:	1223      	asrs	r3, r4, #8
 8000bea:	1884      	adds	r4, r0, r2
 8000bec:	623c      	str	r4, [r7, #32]
 8000bee:	eb41 0303 	adc.w	r3, r1, r3
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bf4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8000bf8:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120

  // Second order temperature compensation
  int64_t OFF2, SENS2;
  int32_t T2;
  if (TEMP < 2000) {
 8000bfc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000c00:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000c04:	f280 811a 	bge.w	8000e3c <calculate_pressure+0x418>
    T2 = (int64_t)(dT * dT) >> 31;
 8000c08:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000c0c:	fb03 f303 	mul.w	r3, r3, r3
 8000c10:	17db      	asrs	r3, r3, #31
 8000c12:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    OFF2 = (int64_t)(5 * (((int64_t)TEMP - 2000) * ((int64_t)TEMP - 2000)) >> 1);
 8000c16:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000c1a:	17da      	asrs	r2, r3, #31
 8000c1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000c20:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000c24:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8000c28:	460b      	mov	r3, r1
 8000c2a:	f5b3 63fa 	subs.w	r3, r3, #2000	@ 0x7d0
 8000c2e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000c32:	4613      	mov	r3, r2
 8000c34:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000c38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000c3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000c40:	17da      	asrs	r2, r3, #31
 8000c42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000c46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8000c4a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8000c4e:	460b      	mov	r3, r1
 8000c50:	f5b3 63fa 	subs.w	r3, r3, #2000	@ 0x7d0
 8000c54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000c58:	4613      	mov	r3, r2
 8000c5a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000c5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000c62:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8000c66:	462b      	mov	r3, r5
 8000c68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8000c6c:	4642      	mov	r2, r8
 8000c6e:	fb02 f203 	mul.w	r2, r2, r3
 8000c72:	464b      	mov	r3, r9
 8000c74:	4621      	mov	r1, r4
 8000c76:	fb01 f303 	mul.w	r3, r1, r3
 8000c7a:	4413      	add	r3, r2
 8000c7c:	4622      	mov	r2, r4
 8000c7e:	4641      	mov	r1, r8
 8000c80:	fba2 1201 	umull	r1, r2, r2, r1
 8000c84:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8000c88:	460a      	mov	r2, r1
 8000c8a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8000c8e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000c92:	4413      	add	r3, r2
 8000c94:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000c98:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8000c9c:	4622      	mov	r2, r4
 8000c9e:	462b      	mov	r3, r5
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	f04f 0100 	mov.w	r1, #0
 8000ca8:	0099      	lsls	r1, r3, #2
 8000caa:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000cae:	0090      	lsls	r0, r2, #2
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	4621      	mov	r1, r4
 8000cb6:	1851      	adds	r1, r2, r1
 8000cb8:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8000cbc:	4629      	mov	r1, r5
 8000cbe:	eb43 0101 	adc.w	r1, r3, r1
 8000cc2:	f8c7 1084 	str.w	r1, [r7, #132]	@ 0x84
 8000cc6:	f04f 0200 	mov.w	r2, #0
 8000cca:	f04f 0300 	mov.w	r3, #0
 8000cce:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8000cd2:	4621      	mov	r1, r4
 8000cd4:	084a      	lsrs	r2, r1, #1
 8000cd6:	4629      	mov	r1, r5
 8000cd8:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8000cdc:	4629      	mov	r1, r5
 8000cde:	104b      	asrs	r3, r1, #1
 8000ce0:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
    SENS2 = (int64_t)(5 * (int64_t)(((int64_t)TEMP - 2000) * ((int64_t)TEMP - 2000)) >> 2);
 8000ce4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000ce8:	17da      	asrs	r2, r3, #31
 8000cea:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000cec:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000cee:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	f5b3 63fa 	subs.w	r3, r3, #2000	@ 0x7d0
 8000cf8:	673b      	str	r3, [r7, #112]	@ 0x70
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000d00:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d02:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000d06:	17da      	asrs	r2, r3, #31
 8000d08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000d0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000d0c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8000d10:	460b      	mov	r3, r1
 8000d12:	f5b3 63fa 	subs.w	r3, r3, #2000	@ 0x7d0
 8000d16:	663b      	str	r3, [r7, #96]	@ 0x60
 8000d18:	4613      	mov	r3, r2
 8000d1a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000d1e:	667b      	str	r3, [r7, #100]	@ 0x64
 8000d20:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8000d24:	462b      	mov	r3, r5
 8000d26:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8000d2a:	4642      	mov	r2, r8
 8000d2c:	fb02 f203 	mul.w	r2, r2, r3
 8000d30:	464b      	mov	r3, r9
 8000d32:	4621      	mov	r1, r4
 8000d34:	fb01 f303 	mul.w	r3, r1, r3
 8000d38:	4413      	add	r3, r2
 8000d3a:	4622      	mov	r2, r4
 8000d3c:	4641      	mov	r1, r8
 8000d3e:	fba2 1201 	umull	r1, r2, r2, r1
 8000d42:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8000d46:	460a      	mov	r2, r1
 8000d48:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8000d4c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000d50:	4413      	add	r3, r2
 8000d52:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000d56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8000d5a:	4622      	mov	r2, r4
 8000d5c:	462b      	mov	r3, r5
 8000d5e:	f04f 0000 	mov.w	r0, #0
 8000d62:	f04f 0100 	mov.w	r1, #0
 8000d66:	0099      	lsls	r1, r3, #2
 8000d68:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000d6c:	0090      	lsls	r0, r2, #2
 8000d6e:	4602      	mov	r2, r0
 8000d70:	460b      	mov	r3, r1
 8000d72:	4621      	mov	r1, r4
 8000d74:	1851      	adds	r1, r2, r1
 8000d76:	65b9      	str	r1, [r7, #88]	@ 0x58
 8000d78:	4629      	mov	r1, r5
 8000d7a:	eb43 0101 	adc.w	r1, r3, r1
 8000d7e:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8000d80:	f04f 0200 	mov.w	r2, #0
 8000d84:	f04f 0300 	mov.w	r3, #0
 8000d88:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8000d8c:	4621      	mov	r1, r4
 8000d8e:	088a      	lsrs	r2, r1, #2
 8000d90:	4629      	mov	r1, r5
 8000d92:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 8000d96:	4629      	mov	r1, r5
 8000d98:	108b      	asrs	r3, r1, #2
 8000d9a:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
    if (TEMP < -1500) {
 8000d9e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8000da2:	4b04      	ldr	r3, [pc, #16]	@ (8000db4 <calculate_pressure+0x390>)
 8000da4:	429a      	cmp	r2, r3
 8000da6:	da58      	bge.n	8000e5a <calculate_pressure+0x436>
 8000da8:	e006      	b.n	8000db8 <calculate_pressure+0x394>
 8000daa:	bf00      	nop
 8000dac:	240000a8 	.word	0x240000a8
 8000db0:	007fffff 	.word	0x007fffff
 8000db4:	fffffa24 	.word	0xfffffa24
      OFF2 = OFF2 + (int64_t)(7 * ((TEMP + 1500) * (TEMP + 1500)));
 8000db8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000dbc:	f203 52dc 	addw	r2, r3, #1500	@ 0x5dc
 8000dc0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000dc4:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000dc8:	fb03 f202 	mul.w	r2, r3, r2
 8000dcc:	4613      	mov	r3, r2
 8000dce:	00db      	lsls	r3, r3, #3
 8000dd0:	1a9b      	subs	r3, r3, r2
 8000dd2:	17da      	asrs	r2, r3, #31
 8000dd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8000dd6:	657a      	str	r2, [r7, #84]	@ 0x54
 8000dd8:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000ddc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8000de0:	4621      	mov	r1, r4
 8000de2:	1851      	adds	r1, r2, r1
 8000de4:	61b9      	str	r1, [r7, #24]
 8000de6:	4629      	mov	r1, r5
 8000de8:	eb43 0101 	adc.w	r1, r3, r1
 8000dec:	61f9      	str	r1, [r7, #28]
 8000dee:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8000df2:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
      SENS2 = SENS2 + (int64_t)(11 * ((TEMP + 1500) * (TEMP + 1500)) >> 1);
 8000df6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000dfa:	f203 52dc 	addw	r2, r3, #1500	@ 0x5dc
 8000dfe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000e02:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000e06:	fb03 f202 	mul.w	r2, r3, r2
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	4413      	add	r3, r2
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	4413      	add	r3, r2
 8000e14:	105b      	asrs	r3, r3, #1
 8000e16:	17da      	asrs	r2, r3, #31
 8000e18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000e1a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000e1c:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8000e20:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8000e24:	4621      	mov	r1, r4
 8000e26:	1851      	adds	r1, r2, r1
 8000e28:	6139      	str	r1, [r7, #16]
 8000e2a:	4629      	mov	r1, r5
 8000e2c:	eb43 0101 	adc.w	r1, r3, r1
 8000e30:	6179      	str	r1, [r7, #20]
 8000e32:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000e36:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
 8000e3a:	e00e      	b.n	8000e5a <calculate_pressure+0x436>
    }
  } else {
    T2 = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    OFF2 = 0;
 8000e42:	f04f 0200 	mov.w	r2, #0
 8000e46:	f04f 0300 	mov.w	r3, #0
 8000e4a:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
    SENS2 = 0;
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	f04f 0300 	mov.w	r3, #0
 8000e56:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
  }

  TEMP = TEMP - T2;
 8000e5a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8000e5e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e62:	1ad3      	subs	r3, r2, r3
 8000e64:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  OFF = OFF - OFF2;
 8000e68:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8000e6c:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000e70:	1a84      	subs	r4, r0, r2
 8000e72:	60bc      	str	r4, [r7, #8]
 8000e74:	eb61 0303 	sbc.w	r3, r1, r3
 8000e78:	60fb      	str	r3, [r7, #12]
 8000e7a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000e7e:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
  SENS = SENS - SENS2;
 8000e82:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8000e86:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8000e8a:	1a84      	subs	r4, r0, r2
 8000e8c:	603c      	str	r4, [r7, #0]
 8000e8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000e98:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120

  int32_t PRESSURE = (int32_t)((((int64_t)D1 * SENS >> 21) - OFF) >> 15);
 8000e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	643b      	str	r3, [r7, #64]	@ 0x40
 8000ea4:	647a      	str	r2, [r7, #68]	@ 0x44
 8000ea6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000eaa:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8000eae:	462a      	mov	r2, r5
 8000eb0:	fb02 f203 	mul.w	r2, r2, r3
 8000eb4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000eb8:	4621      	mov	r1, r4
 8000eba:	fb01 f303 	mul.w	r3, r1, r3
 8000ebe:	4413      	add	r3, r2
 8000ec0:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000ec4:	4621      	mov	r1, r4
 8000ec6:	fba2 1201 	umull	r1, r2, r2, r1
 8000eca:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8000ece:	460a      	mov	r2, r1
 8000ed0:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000ed4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000ed8:	4413      	add	r3, r2
 8000eda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	f04f 0300 	mov.w	r3, #0
 8000ee6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000eea:	4621      	mov	r1, r4
 8000eec:	0d4a      	lsrs	r2, r1, #21
 8000eee:	4629      	mov	r1, r5
 8000ef0:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 8000ef4:	4629      	mov	r1, r5
 8000ef6:	154b      	asrs	r3, r1, #21
 8000ef8:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8000efc:	1a14      	subs	r4, r2, r0
 8000efe:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000f00:	eb63 0301 	sbc.w	r3, r3, r1
 8000f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	f04f 0300 	mov.w	r3, #0
 8000f0e:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8000f12:	4621      	mov	r1, r4
 8000f14:	0bca      	lsrs	r2, r1, #15
 8000f16:	4629      	mov	r1, r5
 8000f18:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8000f1c:	4629      	mov	r1, r5
 8000f1e:	13cb      	asrs	r3, r1, #15
 8000f20:	4613      	mov	r3, r2
 8000f22:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

  data->temp = TEMP;
 8000f26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f2a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8000f2e:	601a      	str	r2, [r3, #0]
  data->pressure = PRESSURE;
 8000f30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f34:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000f38:	605a      	str	r2, [r3, #4]
  return 0;
 8000f3a:	2300      	movs	r3, #0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8000f42:	46bd      	mov	sp, r7
 8000f44:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <MX_FREERTOS_Init>:
/* USER CODE END FunctionPrototypes */

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void MX_FREERTOS_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
  const osMutexAttr_t spi1Mutex_attributes = {
 8000f52:	463b      	mov	r3, r7
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <MX_FREERTOS_Init+0x2c>)
 8000f60:	603b      	str	r3, [r7, #0]
    .name = "spi1Mutex"
  };

  spi1MutexHandle = osMutexNew(&spi1Mutex_attributes);
 8000f62:	463b      	mov	r3, r7
 8000f64:	4618      	mov	r0, r3
 8000f66:	f008 f935 	bl	80091d4 <osMutexNew>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4a03      	ldr	r2, [pc, #12]	@ (8000f7c <MX_FREERTOS_Init+0x30>)
 8000f6e:	6013      	str	r3, [r2, #0]
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	0800d770 	.word	0x0800d770
 8000f7c:	240000bc 	.word	0x240000bc

08000f80 <CAN_RxAppInit>:
static FDCAN_RxHeaderTypeDef g_rxHeader;
static uint8_t g_rxData[8];
static volatile uint32_t g_validFrameCount = 0U;

static void CAN_RxAppInit(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08a      	sub	sp, #40	@ 0x28
 8000f84:	af02      	add	r7, sp, #8
    FDCAN_FilterTypeDef sFilter = {0};
 8000f86:	463b      	mov	r3, r7
 8000f88:	2220      	movs	r2, #32
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f00b fd7d 	bl	800ca8c <memset>

    /* Accept all standard IDs into FIFO0 (mask=0 => don't care). */
    sFilter.IdType       = FDCAN_STANDARD_ID;
 8000f92:	2300      	movs	r3, #0
 8000f94:	603b      	str	r3, [r7, #0]
    sFilter.FilterIndex  = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	607b      	str	r3, [r7, #4]
    sFilter.FilterType   = FDCAN_FILTER_MASK;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	60bb      	str	r3, [r7, #8]
    sFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	60fb      	str	r3, [r7, #12]
    sFilter.FilterID1    = 0x000;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
    sFilter.FilterID2    = 0x000;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]

    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilter) != HAL_OK) {
 8000faa:	463b      	mov	r3, r7
 8000fac:	4619      	mov	r1, r3
 8000fae:	481d      	ldr	r0, [pc, #116]	@ (8001024 <CAN_RxAppInit+0xa4>)
 8000fb0:	f001 fc76 	bl	80028a0 <HAL_FDCAN_ConfigFilter>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d004      	beq.n	8000fc4 <CAN_RxAppInit+0x44>
        CANRX_LOG("ConfigFilter failed");
 8000fba:	481b      	ldr	r0, [pc, #108]	@ (8001028 <CAN_RxAppInit+0xa8>)
 8000fbc:	f00b fd5e 	bl	800ca7c <puts>
        Error_Handler();
 8000fc0:	f000 fbcc 	bl	800175c <Error_Handler>
    }

    /* Route non-matching std/ext IDs to FIFO0 too; reject remote frames. */
    if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4815      	ldr	r0, [pc, #84]	@ (8001024 <CAN_RxAppInit+0xa4>)
 8000fd0:	f001 fcdc 	bl	800298c <HAL_FDCAN_ConfigGlobalFilter>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d004      	beq.n	8000fe4 <CAN_RxAppInit+0x64>
                                    FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_ACCEPT_IN_RX_FIFO0,
                                    FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE) != HAL_OK) {
        CANRX_LOG("GlobalFilter failed");
 8000fda:	4814      	ldr	r0, [pc, #80]	@ (800102c <CAN_RxAppInit+0xac>)
 8000fdc:	f00b fd4e 	bl	800ca7c <puts>
        Error_Handler();
 8000fe0:	f000 fbbc 	bl	800175c <Error_Handler>

    /*
     * Enable notification before Start so the first received frame after Start
     * cannot be missed in the small timing window.
     */
    if (HAL_FDCAN_ActivateNotification(&hfdcan1,
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	480e      	ldr	r0, [pc, #56]	@ (8001024 <CAN_RxAppInit+0xa4>)
 8000fea:	f001 ff1f 	bl	8002e2c <HAL_FDCAN_ActivateNotification>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d004      	beq.n	8000ffe <CAN_RxAppInit+0x7e>
                                       FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
                                       0) != HAL_OK) {
        CANRX_LOG("ActivateNotification failed");
 8000ff4:	480e      	ldr	r0, [pc, #56]	@ (8001030 <CAN_RxAppInit+0xb0>)
 8000ff6:	f00b fd41 	bl	800ca7c <puts>
        Error_Handler();
 8000ffa:	f000 fbaf 	bl	800175c <Error_Handler>
    }

    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000ffe:	4809      	ldr	r0, [pc, #36]	@ (8001024 <CAN_RxAppInit+0xa4>)
 8001000:	f001 fcf1 	bl	80029e6 <HAL_FDCAN_Start>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d004      	beq.n	8001014 <CAN_RxAppInit+0x94>
        CANRX_LOG("Start failed");
 800100a:	480a      	ldr	r0, [pc, #40]	@ (8001034 <CAN_RxAppInit+0xb4>)
 800100c:	f00b fd36 	bl	800ca7c <puts>
        Error_Handler();
 8001010:	f000 fba4 	bl	800175c <Error_Handler>
    }

    CANRX_LOG("FDCAN1 started, FIFO0 IRQ enabled");
 8001014:	4808      	ldr	r0, [pc, #32]	@ (8001038 <CAN_RxAppInit+0xb8>)
 8001016:	f00b fd31 	bl	800ca7c <puts>
}
 800101a:	bf00      	nop
 800101c:	3720      	adds	r7, #32
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	24000108 	.word	0x24000108
 8001028:	0800d77c 	.word	0x0800d77c
 800102c:	0800d79c 	.word	0x0800d79c
 8001030:	0800d7bc 	.word	0x0800d7bc
 8001034:	0800d7e4 	.word	0x0800d7e4
 8001038:	0800d7fc 	.word	0x0800d7fc

0800103c <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
    if ((hfdcan->Instance == FDCAN1) &&
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a0b      	ldr	r2, [pc, #44]	@ (8001078 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d10e      	bne.n	800106e <HAL_FDCAN_RxFifo0Callback+0x32>
        ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0U) &&
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	f003 0301 	and.w	r3, r3, #1
    if ((hfdcan->Instance == FDCAN1) &&
 8001056:	2b00      	cmp	r3, #0
 8001058:	d009      	beq.n	800106e <HAL_FDCAN_RxFifo0Callback+0x32>
        (CanRxTaskHandle != NULL))
 800105a:	4b08      	ldr	r3, [pc, #32]	@ (800107c <HAL_FDCAN_RxFifo0Callback+0x40>)
 800105c:	681b      	ldr	r3, [r3, #0]
        ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0U) &&
 800105e:	2b00      	cmp	r3, #0
 8001060:	d005      	beq.n	800106e <HAL_FDCAN_RxFifo0Callback+0x32>
    {
        (void)osThreadFlagsSet(CanRxTaskHandle, CANRX_FLAG_FIFO0_PENDING);
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <HAL_FDCAN_RxFifo0Callback+0x40>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2101      	movs	r1, #1
 8001068:	4618      	mov	r0, r3
 800106a:	f007 ffc9 	bl	8009000 <osThreadFlagsSet>
    }
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	4000a000 	.word	0x4000a000
 800107c:	24000238 	.word	0x24000238

08001080 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001084:	f001 f882 	bl	800218c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001088:	f000 f884 	bl	8001194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108c:	f000 f9ba 	bl	8001404 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001090:	f000 f962 	bl	8001358 <MX_SPI1_Init>
  MX_FDCAN1_Init();
 8001094:	f000 f8fc 	bl	8001290 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001098:	f007 feca 	bl	8008e30 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  MX_FREERTOS_Init();
 800109c:	f7ff ff56 	bl	8000f4c <MX_FREERTOS_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  canTxQueue = osMessageQueueNew(4, sizeof(CanAppMsg_t), NULL);
 80010a0:	2200      	movs	r2, #0
 80010a2:	21c9      	movs	r1, #201	@ 0xc9
 80010a4:	2004      	movs	r0, #4
 80010a6:	f008 f9a3 	bl	80093f0 <osMessageQueueNew>
 80010aa:	4603      	mov	r3, r0
 80010ac:	4a2a      	ldr	r2, [pc, #168]	@ (8001158 <main+0xd8>)
 80010ae:	6013      	str	r3, [r2, #0]
  if (canTxQueue == NULL) {
 80010b0:	4b29      	ldr	r3, [pc, #164]	@ (8001158 <main+0xd8>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d104      	bne.n	80010c2 <main+0x42>
    printf("[CAN] Failed to create canTxQueue\r\n");
 80010b8:	4828      	ldr	r0, [pc, #160]	@ (800115c <main+0xdc>)
 80010ba:	f00b fcdf 	bl	800ca7c <puts>
    Error_Handler();
 80010be:	f000 fb4d 	bl	800175c <Error_Handler>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task1 */
  Task1Handle = osThreadNew(StartTask1, NULL, &Task1_attributes);
 80010c2:	4a27      	ldr	r2, [pc, #156]	@ (8001160 <main+0xe0>)
 80010c4:	2100      	movs	r1, #0
 80010c6:	4827      	ldr	r0, [pc, #156]	@ (8001164 <main+0xe4>)
 80010c8:	f007 fefc 	bl	8008ec4 <osThreadNew>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a26      	ldr	r2, [pc, #152]	@ (8001168 <main+0xe8>)
 80010d0:	6013      	str	r3, [r2, #0]

  /* creation of Task2 */
  Task2Handle = osThreadNew(StartTask2, NULL, &Task2_attributes);
 80010d2:	4a26      	ldr	r2, [pc, #152]	@ (800116c <main+0xec>)
 80010d4:	2100      	movs	r1, #0
 80010d6:	4826      	ldr	r0, [pc, #152]	@ (8001170 <main+0xf0>)
 80010d8:	f007 fef4 	bl	8008ec4 <osThreadNew>
 80010dc:	4603      	mov	r3, r0
 80010de:	4a25      	ldr	r2, [pc, #148]	@ (8001174 <main+0xf4>)
 80010e0:	6013      	str	r3, [r2, #0]

  /* creation of CanRxTask */
  CanRxTaskHandle = osThreadNew(StartCanRxTask, NULL, &CanRxTask_attributes);
 80010e2:	4a25      	ldr	r2, [pc, #148]	@ (8001178 <main+0xf8>)
 80010e4:	2100      	movs	r1, #0
 80010e6:	4825      	ldr	r0, [pc, #148]	@ (800117c <main+0xfc>)
 80010e8:	f007 feec 	bl	8008ec4 <osThreadNew>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4a24      	ldr	r2, [pc, #144]	@ (8001180 <main+0x100>)
 80010f0:	6013      	str	r3, [r2, #0]

  /* creation of CanTxTask */
  CanTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &CanTxTask_attributes);
 80010f2:	4a24      	ldr	r2, [pc, #144]	@ (8001184 <main+0x104>)
 80010f4:	2100      	movs	r1, #0
 80010f6:	4824      	ldr	r0, [pc, #144]	@ (8001188 <main+0x108>)
 80010f8:	f007 fee4 	bl	8008ec4 <osThreadNew>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4a23      	ldr	r2, [pc, #140]	@ (800118c <main+0x10c>)
 8001100:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8001102:	2000      	movs	r0, #0
 8001104:	f000 fe7a 	bl	8001dfc <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8001108:	2001      	movs	r0, #1
 800110a:	f000 fe77 	bl	8001dfc <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800110e:	2002      	movs	r0, #2
 8001110:	f000 fe74 	bl	8001dfc <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8001114:	2101      	movs	r1, #1
 8001116:	2000      	movs	r0, #0
 8001118:	f000 fee6 	bl	8001ee8 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800111c:	4b1c      	ldr	r3, [pc, #112]	@ (8001190 <main+0x110>)
 800111e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001122:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8001124:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <main+0x110>)
 8001126:	2200      	movs	r2, #0
 8001128:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800112a:	4b19      	ldr	r3, [pc, #100]	@ (8001190 <main+0x110>)
 800112c:	2200      	movs	r2, #0
 800112e:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8001130:	4b17      	ldr	r3, [pc, #92]	@ (8001190 <main+0x110>)
 8001132:	2200      	movs	r2, #0
 8001134:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8001136:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <main+0x110>)
 8001138:	2200      	movs	r2, #0
 800113a:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800113c:	4914      	ldr	r1, [pc, #80]	@ (8001190 <main+0x110>)
 800113e:	2000      	movs	r0, #0
 8001140:	f000 ff62 	bl	8002008 <BSP_COM_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <main+0xce>
  {
    Error_Handler();
 800114a:	f000 fb07 	bl	800175c <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 800114e:	f007 fe93 	bl	8008e78 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001152:	bf00      	nop
 8001154:	e7fd      	b.n	8001152 <main+0xd2>
 8001156:	bf00      	nop
 8001158:	240000f4 	.word	0x240000f4
 800115c:	0800d850 	.word	0x0800d850
 8001160:	0800d9ec 	.word	0x0800d9ec
 8001164:	080014f1 	.word	0x080014f1
 8001168:	24000230 	.word	0x24000230
 800116c:	0800da10 	.word	0x0800da10
 8001170:	0800155d 	.word	0x0800155d
 8001174:	24000234 	.word	0x24000234
 8001178:	0800da34 	.word	0x0800da34
 800117c:	08001571 	.word	0x08001571
 8001180:	24000238 	.word	0x24000238
 8001184:	0800da58 	.word	0x0800da58
 8001188:	08001651 	.word	0x08001651
 800118c:	2400023c 	.word	0x2400023c
 8001190:	240000f8 	.word	0x240000f8

08001194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b09c      	sub	sp, #112	@ 0x70
 8001198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800119e:	224c      	movs	r2, #76	@ 0x4c
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f00b fc72 	bl	800ca8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a8:	1d3b      	adds	r3, r7, #4
 80011aa:	2220      	movs	r2, #32
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f00b fc6c 	bl	800ca8c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80011b4:	2002      	movs	r0, #2
 80011b6:	f002 fd8b 	bl	8003cd0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011ba:	2300      	movs	r3, #0
 80011bc:	603b      	str	r3, [r7, #0]
 80011be:	4b32      	ldr	r3, [pc, #200]	@ (8001288 <SystemClock_Config+0xf4>)
 80011c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011c2:	4a31      	ldr	r2, [pc, #196]	@ (8001288 <SystemClock_Config+0xf4>)
 80011c4:	f023 0301 	bic.w	r3, r3, #1
 80011c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80011ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001288 <SystemClock_Config+0xf4>)
 80011cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	4b2d      	ldr	r3, [pc, #180]	@ (800128c <SystemClock_Config+0xf8>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011dc:	4a2b      	ldr	r2, [pc, #172]	@ (800128c <SystemClock_Config+0xf8>)
 80011de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011e2:	6193      	str	r3, [r2, #24]
 80011e4:	4b29      	ldr	r3, [pc, #164]	@ (800128c <SystemClock_Config+0xf8>)
 80011e6:	699b      	ldr	r3, [r3, #24]
 80011e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011ec:	603b      	str	r3, [r7, #0]
 80011ee:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80011f0:	bf00      	nop
 80011f2:	4b26      	ldr	r3, [pc, #152]	@ (800128c <SystemClock_Config+0xf8>)
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80011fe:	d1f8      	bne.n	80011f2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001200:	2302      	movs	r3, #2
 8001202:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001204:	2301      	movs	r3, #1
 8001206:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001208:	2340      	movs	r3, #64	@ 0x40
 800120a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800120c:	2302      	movs	r3, #2
 800120e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001210:	2300      	movs	r3, #0
 8001212:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001214:	2304      	movs	r3, #4
 8001216:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 9;
 8001218:	2309      	movs	r3, #9
 800121a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800121c:	2302      	movs	r3, #2
 800121e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001220:	2303      	movs	r3, #3
 8001222:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001224:	2302      	movs	r3, #2
 8001226:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001228:	230c      	movs	r3, #12
 800122a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800122c:	2302      	movs	r3, #2
 800122e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8001230:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001234:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001236:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800123a:	4618      	mov	r0, r3
 800123c:	f002 fd82 	bl	8003d44 <HAL_RCC_OscConfig>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001246:	f000 fa89 	bl	800175c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124a:	233f      	movs	r3, #63	@ 0x3f
 800124c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800124e:	2300      	movs	r3, #0
 8001250:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	2101      	movs	r1, #1
 800126e:	4618      	mov	r0, r3
 8001270:	f003 f9c2 	bl	80045f8 <HAL_RCC_ClockConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0xea>
  {
    Error_Handler();
 800127a:	f000 fa6f 	bl	800175c <Error_Handler>
  }
}
 800127e:	bf00      	nop
 8001280:	3770      	adds	r7, #112	@ 0x70
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	58000400 	.word	0x58000400
 800128c:	58024800 	.word	0x58024800

08001290 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001294:	4b2e      	ldr	r3, [pc, #184]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 8001296:	4a2f      	ldr	r2, [pc, #188]	@ (8001354 <MX_FDCAN1_Init+0xc4>)
 8001298:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800129a:	4b2d      	ldr	r3, [pc, #180]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80012a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80012a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80012ac:	4b28      	ldr	r3, [pc, #160]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80012b2:	4b27      	ldr	r3, [pc, #156]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80012b8:	4b25      	ldr	r3, [pc, #148]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012ba:	2210      	movs	r2, #16
 80012bc:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80012be:	4b24      	ldr	r3, [pc, #144]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80012c4:	4b22      	ldr	r3, [pc, #136]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012c6:	220d      	movs	r2, #13
 80012c8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80012ca:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012cc:	2202      	movs	r2, #2
 80012ce:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80012d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80012d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012d8:	2201      	movs	r2, #1
 80012da:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80012dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012de:	2201      	movs	r2, #1
 80012e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80012e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80012e8:	4b19      	ldr	r3, [pc, #100]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80012ee:	4b18      	ldr	r3, [pc, #96]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80012f4:	4b16      	ldr	r3, [pc, #88]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 80012fc:	2208      	movs	r2, #8
 80012fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001300:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 8001302:	2204      	movs	r2, #4
 8001304:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001306:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 8001308:	2200      	movs	r2, #0
 800130a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800130c:	4b10      	ldr	r3, [pc, #64]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 800130e:	2204      	movs	r2, #4
 8001310:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8001312:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 8001314:	2200      	movs	r2, #0
 8001316:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001318:	4b0d      	ldr	r3, [pc, #52]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 800131a:	2204      	movs	r2, #4
 800131c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800131e:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 8001320:	2200      	movs	r2, #0
 8001322:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001324:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 8001326:	2200      	movs	r2, #0
 8001328:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 800132a:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 800132c:	2208      	movs	r2, #8
 800132e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001330:	4b07      	ldr	r3, [pc, #28]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 8001332:	2200      	movs	r2, #0
 8001334:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001336:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 8001338:	2204      	movs	r2, #4
 800133a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800133c:	4804      	ldr	r0, [pc, #16]	@ (8001350 <MX_FDCAN1_Init+0xc0>)
 800133e:	f001 f8d1 	bl	80024e4 <HAL_FDCAN_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001348:	f000 fa08 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	24000108 	.word	0x24000108
 8001354:	4000a000 	.word	0x4000a000

08001358 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800135c:	4b27      	ldr	r3, [pc, #156]	@ (80013fc <MX_SPI1_Init+0xa4>)
 800135e:	4a28      	ldr	r2, [pc, #160]	@ (8001400 <MX_SPI1_Init+0xa8>)
 8001360:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001362:	4b26      	ldr	r3, [pc, #152]	@ (80013fc <MX_SPI1_Init+0xa4>)
 8001364:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001368:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800136a:	4b24      	ldr	r3, [pc, #144]	@ (80013fc <MX_SPI1_Init+0xa4>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001370:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <MX_SPI1_Init+0xa4>)
 8001372:	2207      	movs	r2, #7
 8001374:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001376:	4b21      	ldr	r3, [pc, #132]	@ (80013fc <MX_SPI1_Init+0xa4>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800137c:	4b1f      	ldr	r3, [pc, #124]	@ (80013fc <MX_SPI1_Init+0xa4>)
 800137e:	2200      	movs	r2, #0
 8001380:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001382:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <MX_SPI1_Init+0xa4>)
 8001384:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001388:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800138a:	4b1c      	ldr	r3, [pc, #112]	@ (80013fc <MX_SPI1_Init+0xa4>)
 800138c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001390:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001392:	4b1a      	ldr	r3, [pc, #104]	@ (80013fc <MX_SPI1_Init+0xa4>)
 8001394:	2200      	movs	r2, #0
 8001396:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001398:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <MX_SPI1_Init+0xa4>)
 800139a:	2200      	movs	r2, #0
 800139c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800139e:	4b17      	ldr	r3, [pc, #92]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80013a4:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80013aa:	4b14      	ldr	r3, [pc, #80]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80013b0:	4b12      	ldr	r3, [pc, #72]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80013b6:	4b11      	ldr	r3, [pc, #68]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80013bc:	4b0f      	ldr	r3, [pc, #60]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013be:	2200      	movs	r2, #0
 80013c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80013c2:	4b0e      	ldr	r3, [pc, #56]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80013c8:	4b0c      	ldr	r3, [pc, #48]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80013ce:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80013d4:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80013da:	4b08      	ldr	r3, [pc, #32]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013dc:	2200      	movs	r2, #0
 80013de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013e6:	4805      	ldr	r0, [pc, #20]	@ (80013fc <MX_SPI1_Init+0xa4>)
 80013e8:	f005 fb00 	bl	80069ec <HAL_SPI_Init>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 80013f2:	f000 f9b3 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	240001a8 	.word	0x240001a8
 8001400:	40013000 	.word	0x40013000

08001404 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	@ 0x28
 8001408:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800141a:	4b33      	ldr	r3, [pc, #204]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 800141c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001420:	4a31      	ldr	r2, [pc, #196]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 8001422:	f043 0304 	orr.w	r3, r3, #4
 8001426:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800142a:	4b2f      	ldr	r3, [pc, #188]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 800142c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001438:	4b2b      	ldr	r3, [pc, #172]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 800143a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800143e:	4a2a      	ldr	r2, [pc, #168]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 8001440:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001444:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001448:	4b27      	ldr	r3, [pc, #156]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 800144a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800144e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001456:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 8001458:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800145c:	4a22      	ldr	r2, [pc, #136]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001466:	4b20      	ldr	r3, [pc, #128]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 8001468:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001474:	4b1c      	ldr	r3, [pc, #112]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 8001476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800147a:	4a1b      	ldr	r2, [pc, #108]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001484:	4b18      	ldr	r3, [pc, #96]	@ (80014e8 <MX_GPIO_Init+0xe4>)
 8001486:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_BARO_GPIO_Port, CS_BARO_Pin, GPIO_PIN_SET);
 8001492:	2201      	movs	r2, #1
 8001494:	2102      	movs	r1, #2
 8001496:	4815      	ldr	r0, [pc, #84]	@ (80014ec <MX_GPIO_Init+0xe8>)
 8001498:	f002 fc00 	bl	8003c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_BARO_Pin */
  GPIO_InitStruct.Pin = CS_BARO_Pin;
 800149c:	2302      	movs	r3, #2
 800149e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a4:	2301      	movs	r3, #1
 80014a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a8:	2302      	movs	r3, #2
 80014aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_BARO_GPIO_Port, &GPIO_InitStruct);
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	4619      	mov	r1, r3
 80014b2:	480e      	ldr	r0, [pc, #56]	@ (80014ec <MX_GPIO_Init+0xe8>)
 80014b4:	f002 fa42 	bl	800393c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* PB7 used as RX match indicator LED pulse output. */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2180      	movs	r1, #128	@ 0x80
 80014bc:	480b      	ldr	r0, [pc, #44]	@ (80014ec <MX_GPIO_Init+0xe8>)
 80014be:	f002 fbed 	bl	8003c9c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014c2:	2380      	movs	r3, #128	@ 0x80
 80014c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	4804      	ldr	r0, [pc, #16]	@ (80014ec <MX_GPIO_Init+0xe8>)
 80014da:	f002 fa2f 	bl	800393c <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014de:	bf00      	nop
 80014e0:	3728      	adds	r7, #40	@ 0x28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	58024400 	.word	0x58024400
 80014ec:	58020400 	.word	0x58020400

080014f0 <StartTask1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1 */
void StartTask1(void *argument)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  M5611_data baro_data;

  (void)MS5611_init(&hspi1);
 80014f8:	4815      	ldr	r0, [pc, #84]	@ (8001550 <StartTask1+0x60>)
 80014fa:	f7ff f9d1 	bl	80008a0 <MS5611_init>

  /* Infinite loop */
  for(;;)
  {
    if (MS5611_get_data(&baro_data) == 0U) {
 80014fe:	f107 0308 	add.w	r3, r7, #8
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fa28 	bl	8000958 <MS5611_get_data>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d11a      	bne.n	8001544 <StartTask1+0x54>
      /* TODO: store/publish baro_data */
      printf("Task-1 Temp: %ld.%02ld C, Pressure: %ld Pa\r\n",
       baro_data.temp/100, labs(baro_data.temp%100), baro_data.pressure);
 800150e:	68bb      	ldr	r3, [r7, #8]
      printf("Task-1 Temp: %ld.%02ld C, Pressure: %ld Pa\r\n",
 8001510:	4a10      	ldr	r2, [pc, #64]	@ (8001554 <StartTask1+0x64>)
 8001512:	fb82 1203 	smull	r1, r2, r2, r3
 8001516:	1152      	asrs	r2, r2, #5
 8001518:	17db      	asrs	r3, r3, #31
 800151a:	1ad0      	subs	r0, r2, r3
       baro_data.temp/100, labs(baro_data.temp%100), baro_data.pressure);
 800151c:	68ba      	ldr	r2, [r7, #8]
 800151e:	4b0d      	ldr	r3, [pc, #52]	@ (8001554 <StartTask1+0x64>)
 8001520:	fb83 1302 	smull	r1, r3, r3, r2
 8001524:	1159      	asrs	r1, r3, #5
 8001526:	17d3      	asrs	r3, r2, #31
 8001528:	1acb      	subs	r3, r1, r3
 800152a:	2164      	movs	r1, #100	@ 0x64
 800152c:	fb01 f303 	mul.w	r3, r1, r3
 8001530:	1ad3      	subs	r3, r2, r3
      printf("Task-1 Temp: %ld.%02ld C, Pressure: %ld Pa\r\n",
 8001532:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001536:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	4601      	mov	r1, r0
 800153e:	4806      	ldr	r0, [pc, #24]	@ (8001558 <StartTask1+0x68>)
 8001540:	f00b fa34 	bl	800c9ac <iprintf>
    }
    osDelay(10000);
 8001544:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001548:	f007 fe29 	bl	800919e <osDelay>
    if (MS5611_get_data(&baro_data) == 0U) {
 800154c:	e7d7      	b.n	80014fe <StartTask1+0xe>
 800154e:	bf00      	nop
 8001550:	240001a8 	.word	0x240001a8
 8001554:	51eb851f 	.word	0x51eb851f
 8001558:	0800d874 	.word	0x0800d874

0800155c <StartTask2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask2 */
void StartTask2(void *argument)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask2 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8001564:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001568:	f007 fe19 	bl	800919e <osDelay>
 800156c:	e7fa      	b.n	8001564 <StartTask2+0x8>
	...

08001570 <StartCanRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanRxTask */
void StartCanRxTask(void *argument)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

  /*
   * Thread handle is already assigned in main before scheduler start,
   * but refreshing it here guarantees ISR notification target is valid.
   */
  CanRxTaskHandle = osThreadGetId();
 8001578:	f007 fd36 	bl	8008fe8 <osThreadGetId>
 800157c:	4603      	mov	r3, r0
 800157e:	4a2c      	ldr	r2, [pc, #176]	@ (8001630 <StartCanRxTask+0xc0>)
 8001580:	6013      	str	r3, [r2, #0]
  CAN_RxAppInit();
 8001582:	f7ff fcfd 	bl	8000f80 <CAN_RxAppInit>

  for (;;)
  {
    flags = osThreadFlagsWait(CANRX_FLAG_FIFO0_PENDING, osFlagsWaitAny, osWaitForever);
 8001586:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800158a:	2100      	movs	r1, #0
 800158c:	2001      	movs	r0, #1
 800158e:	f007 fd85 	bl	800909c <osThreadFlagsWait>
 8001592:	60f8      	str	r0, [r7, #12]
    if ((flags & osFlagsError) != 0U) {
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2b00      	cmp	r3, #0
 8001598:	db47      	blt.n	800162a <StartCanRxTask+0xba>
      continue;
    }

    while (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0U)
 800159a:	e03e      	b.n	800161a <StartCanRxTask+0xaa>
    {
      if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &g_rxHeader, g_rxData) != HAL_OK)
 800159c:	4b25      	ldr	r3, [pc, #148]	@ (8001634 <StartCanRxTask+0xc4>)
 800159e:	4a26      	ldr	r2, [pc, #152]	@ (8001638 <StartCanRxTask+0xc8>)
 80015a0:	2140      	movs	r1, #64	@ 0x40
 80015a2:	4826      	ldr	r0, [pc, #152]	@ (800163c <StartCanRxTask+0xcc>)
 80015a4:	f001 faa6 	bl	8002af4 <HAL_FDCAN_GetRxMessage>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d003      	beq.n	80015b6 <StartCanRxTask+0x46>
      {
        CANRX_LOG("GetRxMessage failed");
 80015ae:	4824      	ldr	r0, [pc, #144]	@ (8001640 <StartCanRxTask+0xd0>)
 80015b0:	f00b fa64 	bl	800ca7c <puts>
        break;
 80015b4:	e03a      	b.n	800162c <StartCanRxTask+0xbc>
      }

      if ((g_rxHeader.IdType == FDCAN_STANDARD_ID) &&
 80015b6:	4b20      	ldr	r3, [pc, #128]	@ (8001638 <StartCanRxTask+0xc8>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d12d      	bne.n	800161a <StartCanRxTask+0xaa>
          (g_rxHeader.Identifier == CANRX_MATCH_STD_ID) &&
 80015be:	4b1e      	ldr	r3, [pc, #120]	@ (8001638 <StartCanRxTask+0xc8>)
 80015c0:	681b      	ldr	r3, [r3, #0]
      if ((g_rxHeader.IdType == FDCAN_STANDARD_ID) &&
 80015c2:	f240 1203 	movw	r2, #259	@ 0x103
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d127      	bne.n	800161a <StartCanRxTask+0xaa>
          (g_rxHeader.DataLength >= FDCAN_DLC_BYTES_2) &&
 80015ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001638 <StartCanRxTask+0xc8>)
 80015cc:	68db      	ldr	r3, [r3, #12]
          (g_rxHeader.Identifier == CANRX_MATCH_STD_ID) &&
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d923      	bls.n	800161a <StartCanRxTask+0xaa>
          (g_rxData[0] == CANRX_MATCH_B0) &&
 80015d2:	4b18      	ldr	r3, [pc, #96]	@ (8001634 <StartCanRxTask+0xc4>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
          (g_rxHeader.DataLength >= FDCAN_DLC_BYTES_2) &&
 80015d6:	2b32      	cmp	r3, #50	@ 0x32
 80015d8:	d11f      	bne.n	800161a <StartCanRxTask+0xaa>
          (g_rxData[1] == CANRX_MATCH_B1))
 80015da:	4b16      	ldr	r3, [pc, #88]	@ (8001634 <StartCanRxTask+0xc4>)
 80015dc:	785b      	ldrb	r3, [r3, #1]
          (g_rxData[0] == CANRX_MATCH_B0) &&
 80015de:	2baa      	cmp	r3, #170	@ 0xaa
 80015e0:	d11b      	bne.n	800161a <StartCanRxTask+0xaa>
      {
        g_validFrameCount++;
 80015e2:	4b18      	ldr	r3, [pc, #96]	@ (8001644 <StartCanRxTask+0xd4>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	3301      	adds	r3, #1
 80015e8:	4a16      	ldr	r2, [pc, #88]	@ (8001644 <StartCanRxTask+0xd4>)
 80015ea:	6013      	str	r3, [r2, #0]
        CANRX_LOG("valid frame ID=0x%03lX D0=0x%02X D1=0x%02X",
 80015ec:	4b12      	ldr	r3, [pc, #72]	@ (8001638 <StartCanRxTask+0xc8>)
 80015ee:	6819      	ldr	r1, [r3, #0]
 80015f0:	4b10      	ldr	r3, [pc, #64]	@ (8001634 <StartCanRxTask+0xc4>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	461a      	mov	r2, r3
 80015f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <StartCanRxTask+0xc4>)
 80015f8:	785b      	ldrb	r3, [r3, #1]
 80015fa:	4813      	ldr	r0, [pc, #76]	@ (8001648 <StartCanRxTask+0xd8>)
 80015fc:	f00b f9d6 	bl	800c9ac <iprintf>
                  (unsigned long)g_rxHeader.Identifier, g_rxData[0], g_rxData[1]);

        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8001600:	2201      	movs	r2, #1
 8001602:	2180      	movs	r1, #128	@ 0x80
 8001604:	4811      	ldr	r0, [pc, #68]	@ (800164c <StartCanRxTask+0xdc>)
 8001606:	f002 fb49 	bl	8003c9c <HAL_GPIO_WritePin>
        osDelay(100U);
 800160a:	2064      	movs	r0, #100	@ 0x64
 800160c:	f007 fdc7 	bl	800919e <osDelay>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001610:	2200      	movs	r2, #0
 8001612:	2180      	movs	r1, #128	@ 0x80
 8001614:	480d      	ldr	r0, [pc, #52]	@ (800164c <StartCanRxTask+0xdc>)
 8001616:	f002 fb41 	bl	8003c9c <HAL_GPIO_WritePin>
    while (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0U)
 800161a:	2140      	movs	r1, #64	@ 0x40
 800161c:	4807      	ldr	r0, [pc, #28]	@ (800163c <StartCanRxTask+0xcc>)
 800161e:	f001 fbd5 	bl	8002dcc <HAL_FDCAN_GetRxFifoFillLevel>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1b9      	bne.n	800159c <StartCanRxTask+0x2c>
 8001628:	e7ad      	b.n	8001586 <StartCanRxTask+0x16>
      continue;
 800162a:	bf00      	nop
    flags = osThreadFlagsWait(CANRX_FLAG_FIFO0_PENDING, osFlagsWaitAny, osWaitForever);
 800162c:	e7ab      	b.n	8001586 <StartCanRxTask+0x16>
 800162e:	bf00      	nop
 8001630:	24000238 	.word	0x24000238
 8001634:	240000e8 	.word	0x240000e8
 8001638:	240000c0 	.word	0x240000c0
 800163c:	24000108 	.word	0x24000108
 8001640:	0800d8a4 	.word	0x0800d8a4
 8001644:	240000f0 	.word	0x240000f0
 8001648:	0800d8c4 	.word	0x0800d8c4
 800164c:	58020400 	.word	0x58020400

08001650 <StartCanTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanTxTask */
void StartCanTxTask(void *argument)
{
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b093      	sub	sp, #76	@ 0x4c
 8001654:	af04      	add	r7, sp, #16
 8001656:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCanTxTask */
  /* Infinite loop */
  // Make sure CAN_RxAppInit() has been called by some task (RX task usually).
  // If not, you can call it here once, but don't call it from both tasks.
  osDelay(300); // let RX task start/ init CAN first
 8001658:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800165c:	f007 fd9f 	bl	800919e <osDelay>

  FDCAN_TxHeaderTypeDef txHeader = {0};
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2224      	movs	r2, #36	@ 0x24
 8001666:	2100      	movs	r1, #0
 8001668:	4618      	mov	r0, r3
 800166a:	f00b fa0f 	bl	800ca8c <memset>
  uint8_t data[8] = {0};
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]

  // --- Configure TX header (Classic CAN, Standard ID) ---
  txHeader.IdType              = FDCAN_STANDARD_ID;
 8001678:	2300      	movs	r3, #0
 800167a:	61bb      	str	r3, [r7, #24]
  txHeader.Identifier          = TEST_STD_ID;          // 0x123
 800167c:	f240 1323 	movw	r3, #291	@ 0x123
 8001680:	617b      	str	r3, [r7, #20]
  txHeader.TxFrameType         = FDCAN_DATA_FRAME;
 8001682:	2300      	movs	r3, #0
 8001684:	61fb      	str	r3, [r7, #28]
  txHeader.DataLength          = FDCAN_DLC_BYTES_5;    // 5 bytes payload
 8001686:	2305      	movs	r3, #5
 8001688:	623b      	str	r3, [r7, #32]
  txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800168a:	2300      	movs	r3, #0
 800168c:	627b      	str	r3, [r7, #36]	@ 0x24
  txHeader.BitRateSwitch       = FDCAN_BRS_OFF;        // Classic CAN
 800168e:	2300      	movs	r3, #0
 8001690:	62bb      	str	r3, [r7, #40]	@ 0x28
  txHeader.FDFormat            = FDCAN_CLASSIC_CAN;    // must match Classic mode
 8001692:	2300      	movs	r3, #0
 8001694:	62fb      	str	r3, [r7, #44]	@ 0x2c
  txHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 8001696:	2300      	movs	r3, #0
 8001698:	633b      	str	r3, [r7, #48]	@ 0x30
  txHeader.MessageMarker       = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	637b      	str	r3, [r7, #52]	@ 0x34

  printf("[CAN TX] Ready. Sending every 1s (ID=0x%03X)\r\n", (unsigned)TEST_STD_ID);
 800169e:	f240 1123 	movw	r1, #291	@ 0x123
 80016a2:	4820      	ldr	r0, [pc, #128]	@ (8001724 <StartCanTxTask+0xd4>)
 80016a4:	f00b f982 	bl	800c9ac <iprintf>

  for (;;)
  {
	// Put your message in data
	memset(data, 0, sizeof(data));
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	2208      	movs	r2, #8
 80016ae:	2100      	movs	r1, #0
 80016b0:	4618      	mov	r0, r3
 80016b2:	f00b f9eb 	bl	800ca8c <memset>
	memcpy(data, "HELLO", 5);
 80016b6:	f107 030c 	add.w	r3, r7, #12
 80016ba:	2205      	movs	r2, #5
 80016bc:	491a      	ldr	r1, [pc, #104]	@ (8001728 <StartCanTxTask+0xd8>)
 80016be:	4618      	mov	r0, r3
 80016c0:	f00b fa19 	bl	800caf6 <memcpy>

	// Wait for free space in Tx FIFO/Queue
	while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 0)
 80016c4:	e002      	b.n	80016cc <StartCanTxTask+0x7c>
	{
	  osDelay(1);
 80016c6:	2001      	movs	r0, #1
 80016c8:	f007 fd69 	bl	800919e <osDelay>
	while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 0)
 80016cc:	4817      	ldr	r0, [pc, #92]	@ (800172c <StartCanTxTask+0xdc>)
 80016ce:	f001 fb9b 	bl	8002e08 <HAL_FDCAN_GetTxFifoFreeLevel>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0f6      	beq.n	80016c6 <StartCanTxTask+0x76>
	}

	// Queue the frame
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data) == HAL_OK)
 80016d8:	f107 020c 	add.w	r2, r7, #12
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	4619      	mov	r1, r3
 80016e2:	4812      	ldr	r0, [pc, #72]	@ (800172c <StartCanTxTask+0xdc>)
 80016e4:	f001 f9aa 	bl	8002a3c <HAL_FDCAN_AddMessageToTxFifoQ>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d111      	bne.n	8001712 <StartCanTxTask+0xc2>
	{
	  printf("[CAN TX] Sent ID=0x%03X Data=\"%c%c%c%c%c\"\r\n",
			 (unsigned)TEST_STD_ID,
			 data[0], data[1], data[2], data[3], data[4]);
 80016ee:	7b3b      	ldrb	r3, [r7, #12]
	  printf("[CAN TX] Sent ID=0x%03X Data=\"%c%c%c%c%c\"\r\n",
 80016f0:	4618      	mov	r0, r3
			 data[0], data[1], data[2], data[3], data[4]);
 80016f2:	7b7b      	ldrb	r3, [r7, #13]
	  printf("[CAN TX] Sent ID=0x%03X Data=\"%c%c%c%c%c\"\r\n",
 80016f4:	461c      	mov	r4, r3
			 data[0], data[1], data[2], data[3], data[4]);
 80016f6:	7bbb      	ldrb	r3, [r7, #14]
 80016f8:	7bfa      	ldrb	r2, [r7, #15]
 80016fa:	7c39      	ldrb	r1, [r7, #16]
	  printf("[CAN TX] Sent ID=0x%03X Data=\"%c%c%c%c%c\"\r\n",
 80016fc:	9102      	str	r1, [sp, #8]
 80016fe:	9201      	str	r2, [sp, #4]
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	4623      	mov	r3, r4
 8001704:	4602      	mov	r2, r0
 8001706:	f240 1123 	movw	r1, #291	@ 0x123
 800170a:	4809      	ldr	r0, [pc, #36]	@ (8001730 <StartCanTxTask+0xe0>)
 800170c:	f00b f94e 	bl	800c9ac <iprintf>
 8001710:	e002      	b.n	8001718 <StartCanTxTask+0xc8>
	}
	else
	{
	  // If this triggers, it's usually bitrate mismatch / bus not ACKing / not started
	  printf("[CAN TX] AddMessageToTxFifoQ FAILED\r\n");
 8001712:	4808      	ldr	r0, [pc, #32]	@ (8001734 <StartCanTxTask+0xe4>)
 8001714:	f00b f9b2 	bl	800ca7c <puts>
	}

	osDelay(1000);
 8001718:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800171c:	f007 fd3f 	bl	800919e <osDelay>
	memset(data, 0, sizeof(data));
 8001720:	e7c2      	b.n	80016a8 <StartCanTxTask+0x58>
 8001722:	bf00      	nop
 8001724:	0800d8fc 	.word	0x0800d8fc
 8001728:	0800d92c 	.word	0x0800d92c
 800172c:	24000108 	.word	0x24000108
 8001730:	0800d934 	.word	0x0800d934
 8001734:	0800d960 	.word	0x0800d960

08001738 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a04      	ldr	r2, [pc, #16]	@ (8001758 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d101      	bne.n	800174e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800174a:	f000 fd5b 	bl	8002204 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40001000 	.word	0x40001000

0800175c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001760:	b672      	cpsid	i
}
 8001762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <Error_Handler+0x8>

08001768 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176e:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <HAL_MspInit+0x38>)
 8001770:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001774:	4a0a      	ldr	r2, [pc, #40]	@ (80017a0 <HAL_MspInit+0x38>)
 8001776:	f043 0302 	orr.w	r3, r3, #2
 800177a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800177e:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <HAL_MspInit+0x38>)
 8001780:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001784:	f003 0302 	and.w	r3, r3, #2
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800178c:	2200      	movs	r2, #0
 800178e:	210f      	movs	r1, #15
 8001790:	f06f 0001 	mvn.w	r0, #1
 8001794:	f000 fe1a 	bl	80023cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	58024400 	.word	0x58024400

080017a4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b0ba      	sub	sp, #232	@ 0xe8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017bc:	f107 0310 	add.w	r3, r7, #16
 80017c0:	22c0      	movs	r2, #192	@ 0xc0
 80017c2:	2100      	movs	r1, #0
 80017c4:	4618      	mov	r0, r3
 80017c6:	f00b f961 	bl	800ca8c <memset>
  if(hfdcan->Instance==FDCAN1)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a2b      	ldr	r2, [pc, #172]	@ (800187c <HAL_FDCAN_MspInit+0xd8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d14f      	bne.n	8001874 <HAL_FDCAN_MspInit+0xd0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80017d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80017e0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80017e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017e8:	f107 0310 	add.w	r3, r7, #16
 80017ec:	4618      	mov	r0, r3
 80017ee:	f003 fad1 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80017f8:	f7ff ffb0 	bl	800175c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80017fc:	4b20      	ldr	r3, [pc, #128]	@ (8001880 <HAL_FDCAN_MspInit+0xdc>)
 80017fe:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001802:	4a1f      	ldr	r2, [pc, #124]	@ (8001880 <HAL_FDCAN_MspInit+0xdc>)
 8001804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001808:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800180c:	4b1c      	ldr	r3, [pc, #112]	@ (8001880 <HAL_FDCAN_MspInit+0xdc>)
 800180e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181a:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_FDCAN_MspInit+0xdc>)
 800181c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001820:	4a17      	ldr	r2, [pc, #92]	@ (8001880 <HAL_FDCAN_MspInit+0xdc>)
 8001822:	f043 0301 	orr.w	r3, r3, #1
 8001826:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800182a:	4b15      	ldr	r3, [pc, #84]	@ (8001880 <HAL_FDCAN_MspInit+0xdc>)
 800182c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001838:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800183c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001840:	2302      	movs	r3, #2
 8001842:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184c:	2300      	movs	r3, #0
 800184e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001852:	2309      	movs	r3, #9
 8001854:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001858:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800185c:	4619      	mov	r1, r3
 800185e:	4809      	ldr	r0, [pc, #36]	@ (8001884 <HAL_FDCAN_MspInit+0xe0>)
 8001860:	f002 f86c 	bl	800393c <HAL_GPIO_Init>

    /* USER CODE BEGIN FDCAN1_MspInit 1 */
    /* RTOS-safe IRQ priority: must be >= configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY (5). */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8001864:	2200      	movs	r2, #0
 8001866:	2105      	movs	r1, #5
 8001868:	2013      	movs	r0, #19
 800186a:	f000 fdaf 	bl	80023cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800186e:	2013      	movs	r0, #19
 8001870:	f000 fdc6 	bl	8002400 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001874:	bf00      	nop
 8001876:	37e8      	adds	r7, #232	@ 0xe8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	4000a000 	.word	0x4000a000
 8001880:	58024400 	.word	0x58024400
 8001884:	58020000 	.word	0x58020000

08001888 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b0ba      	sub	sp, #232	@ 0xe8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018a0:	f107 0310 	add.w	r3, r7, #16
 80018a4:	22c0      	movs	r2, #192	@ 0xc0
 80018a6:	2100      	movs	r1, #0
 80018a8:	4618      	mov	r0, r3
 80018aa:	f00b f8ef 	bl	800ca8c <memset>
  if(hspi->Instance==SPI1)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a26      	ldr	r2, [pc, #152]	@ (800194c <HAL_SPI_MspInit+0xc4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d144      	bne.n	8001942 <HAL_SPI_MspInit+0xba>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80018b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018bc:	f04f 0300 	mov.w	r3, #0
 80018c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018c8:	f107 0310 	add.w	r3, r7, #16
 80018cc:	4618      	mov	r0, r3
 80018ce:	f003 fa61 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80018d8:	f7ff ff40 	bl	800175c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001950 <HAL_SPI_MspInit+0xc8>)
 80018de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001950 <HAL_SPI_MspInit+0xc8>)
 80018e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80018ec:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <HAL_SPI_MspInit+0xc8>)
 80018ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fa:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <HAL_SPI_MspInit+0xc8>)
 80018fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001900:	4a13      	ldr	r2, [pc, #76]	@ (8001950 <HAL_SPI_MspInit+0xc8>)
 8001902:	f043 0301 	orr.w	r3, r3, #1
 8001906:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800190a:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <HAL_SPI_MspInit+0xc8>)
 800190c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001918:	23e0      	movs	r3, #224	@ 0xe0
 800191a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2300      	movs	r3, #0
 800192c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001930:	2305      	movs	r3, #5
 8001932:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001936:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800193a:	4619      	mov	r1, r3
 800193c:	4805      	ldr	r0, [pc, #20]	@ (8001954 <HAL_SPI_MspInit+0xcc>)
 800193e:	f001 fffd 	bl	800393c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001942:	bf00      	nop
 8001944:	37e8      	adds	r7, #232	@ 0xe8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40013000 	.word	0x40013000
 8001950:	58024400 	.word	0x58024400
 8001954:	58020000 	.word	0x58020000

08001958 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b090      	sub	sp, #64	@ 0x40
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b0f      	cmp	r3, #15
 8001964:	d827      	bhi.n	80019b6 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001966:	2200      	movs	r2, #0
 8001968:	6879      	ldr	r1, [r7, #4]
 800196a:	2036      	movs	r0, #54	@ 0x36
 800196c:	f000 fd2e 	bl	80023cc <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001970:	2036      	movs	r0, #54	@ 0x36
 8001972:	f000 fd45 	bl	8002400 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001976:	4a29      	ldr	r2, [pc, #164]	@ (8001a1c <HAL_InitTick+0xc4>)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800197c:	4b28      	ldr	r3, [pc, #160]	@ (8001a20 <HAL_InitTick+0xc8>)
 800197e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001982:	4a27      	ldr	r2, [pc, #156]	@ (8001a20 <HAL_InitTick+0xc8>)
 8001984:	f043 0310 	orr.w	r3, r3, #16
 8001988:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800198c:	4b24      	ldr	r3, [pc, #144]	@ (8001a20 <HAL_InitTick+0xc8>)
 800198e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001992:	f003 0310 	and.w	r3, r3, #16
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800199a:	f107 0210 	add.w	r2, r7, #16
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	4611      	mov	r1, r2
 80019a4:	4618      	mov	r0, r3
 80019a6:	f003 f9b3 	bl	8004d10 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80019aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80019ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d106      	bne.n	80019c2 <HAL_InitTick+0x6a>
 80019b4:	e001      	b.n	80019ba <HAL_InitTick+0x62>
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e02b      	b.n	8001a12 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80019ba:	f003 f97d 	bl	8004cb8 <HAL_RCC_GetPCLK1Freq>
 80019be:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80019c0:	e004      	b.n	80019cc <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80019c2:	f003 f979 	bl	8004cb8 <HAL_RCC_GetPCLK1Freq>
 80019c6:	4603      	mov	r3, r0
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019ce:	4a15      	ldr	r2, [pc, #84]	@ (8001a24 <HAL_InitTick+0xcc>)
 80019d0:	fba2 2303 	umull	r2, r3, r2, r3
 80019d4:	0c9b      	lsrs	r3, r3, #18
 80019d6:	3b01      	subs	r3, #1
 80019d8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80019da:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <HAL_InitTick+0xd0>)
 80019dc:	4a13      	ldr	r2, [pc, #76]	@ (8001a2c <HAL_InitTick+0xd4>)
 80019de:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80019e0:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <HAL_InitTick+0xd0>)
 80019e2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019e6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80019e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001a28 <HAL_InitTick+0xd0>)
 80019ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019ec:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <HAL_InitTick+0xd0>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a28 <HAL_InitTick+0xd0>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80019fa:	480b      	ldr	r0, [pc, #44]	@ (8001a28 <HAL_InitTick+0xd0>)
 80019fc:	f005 ff2b 	bl	8007856 <HAL_TIM_Base_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d104      	bne.n	8001a10 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001a06:	4808      	ldr	r0, [pc, #32]	@ (8001a28 <HAL_InitTick+0xd0>)
 8001a08:	f005 ff86 	bl	8007918 <HAL_TIM_Base_Start_IT>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	e000      	b.n	8001a12 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3740      	adds	r7, #64	@ 0x40
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	24000024 	.word	0x24000024
 8001a20:	58024400 	.word	0x58024400
 8001a24:	431bde83 	.word	0x431bde83
 8001a28:	24000240 	.word	0x24000240
 8001a2c:	40001000 	.word	0x40001000

08001a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <NMI_Handler+0x4>

08001a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <HardFault_Handler+0x4>

08001a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <MemManage_Handler+0x4>

08001a48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <BusFault_Handler+0x4>

08001a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <UsageFault_Handler+0x4>

08001a58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	f000 faae 	bl	8001fcc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt line 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001a78:	4802      	ldr	r0, [pc, #8]	@ (8001a84 <FDCAN1_IT0_IRQHandler+0x10>)
 8001a7a:	f001 fa51 	bl	8002f20 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	24000108 	.word	0x24000108

08001a88 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a8c:	4802      	ldr	r0, [pc, #8]	@ (8001a98 <TIM6_DAC_IRQHandler+0x10>)
 8001a8e:	f005 ffbb 	bl	8007a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	24000240 	.word	0x24000240

08001a9c <ITM_SendChar>:
#define DEMCR *((volatile uint32_t*) 0xE000EDFCU)
//ITM Register Address
#define ITM_STIMULUS_PORT0 *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch){
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
  // Enable TRCENA
  DEMCR |= (1<<24);
 8001aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae4 <ITM_SendChar+0x48>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8001ae4 <ITM_SendChar+0x48>)
 8001aac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ab0:	6013      	str	r3, [r2, #0]
  // Enable Stimulus Port
  ITM_TRACE_EN |= (1<<0);
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae8 <ITM_SendChar+0x4c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae8 <ITM_SendChar+0x4c>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6013      	str	r3, [r2, #0]
  // Read FIFO Status in bit[0]:
  while(!(ITM_STIMULUS_PORT0 & 1));
 8001abe:	bf00      	nop
 8001ac0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0f8      	beq.n	8001ac0 <ITM_SendChar+0x24>
  // Write to ITM Stimulus Port
  ITM_STIMULUS_PORT0 = ch;
 8001ace:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	6013      	str	r3, [r2, #0]
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	e000edfc 	.word	0xe000edfc
 8001ae8:	e0000e00 	.word	0xe0000e00

08001aec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	e00a      	b.n	8001b14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001afe:	f3af 8000 	nop.w
 8001b02:	4601      	mov	r1, r0
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	1c5a      	adds	r2, r3, #1
 8001b08:	60ba      	str	r2, [r7, #8]
 8001b0a:	b2ca      	uxtb	r2, r1
 8001b0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	3301      	adds	r3, #1
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	dbf0      	blt.n	8001afe <_read+0x12>
  }

  return len;
 8001b1c:	687b      	ldr	r3, [r7, #4]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b086      	sub	sp, #24
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	60f8      	str	r0, [r7, #12]
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	e009      	b.n	8001b4c <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	1c5a      	adds	r2, r3, #1
 8001b3c:	60ba      	str	r2, [r7, #8]
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ffab 	bl	8001a9c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	dbf1      	blt.n	8001b38 <_write+0x12>
  }
  return len;
 8001b54:	687b      	ldr	r3, [r7, #4]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_close>:

int _close(int file)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b083      	sub	sp, #12
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b86:	605a      	str	r2, [r3, #4]
  return 0;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <_isatty>:

int _isatty(int file)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b9e:	2301      	movs	r3, #1
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
	...

08001bc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bd0:	4a14      	ldr	r2, [pc, #80]	@ (8001c24 <_sbrk+0x5c>)
 8001bd2:	4b15      	ldr	r3, [pc, #84]	@ (8001c28 <_sbrk+0x60>)
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bdc:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <_sbrk+0x64>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d102      	bne.n	8001bea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001be4:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <_sbrk+0x64>)
 8001be6:	4a12      	ldr	r2, [pc, #72]	@ (8001c30 <_sbrk+0x68>)
 8001be8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bea:	4b10      	ldr	r3, [pc, #64]	@ (8001c2c <_sbrk+0x64>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d207      	bcs.n	8001c08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bf8:	f00a ff50 	bl	800ca9c <__errno>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	220c      	movs	r2, #12
 8001c00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c06:	e009      	b.n	8001c1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c08:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <_sbrk+0x64>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c0e:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <_sbrk+0x64>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <_sbrk+0x64>)
 8001c18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	24080000 	.word	0x24080000
 8001c28:	00000400 	.word	0x00000400
 8001c2c:	2400028c 	.word	0x2400028c
 8001c30:	24004dd0 	.word	0x24004dd0

08001c34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c38:	4b43      	ldr	r3, [pc, #268]	@ (8001d48 <SystemInit+0x114>)
 8001c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c3e:	4a42      	ldr	r2, [pc, #264]	@ (8001d48 <SystemInit+0x114>)
 8001c40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c48:	4b40      	ldr	r3, [pc, #256]	@ (8001d4c <SystemInit+0x118>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 030f 	and.w	r3, r3, #15
 8001c50:	2b06      	cmp	r3, #6
 8001c52:	d807      	bhi.n	8001c64 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c54:	4b3d      	ldr	r3, [pc, #244]	@ (8001d4c <SystemInit+0x118>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f023 030f 	bic.w	r3, r3, #15
 8001c5c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d4c <SystemInit+0x118>)
 8001c5e:	f043 0307 	orr.w	r3, r3, #7
 8001c62:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001c64:	4b3a      	ldr	r3, [pc, #232]	@ (8001d50 <SystemInit+0x11c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a39      	ldr	r2, [pc, #228]	@ (8001d50 <SystemInit+0x11c>)
 8001c6a:	f043 0301 	orr.w	r3, r3, #1
 8001c6e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c70:	4b37      	ldr	r3, [pc, #220]	@ (8001d50 <SystemInit+0x11c>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001c76:	4b36      	ldr	r3, [pc, #216]	@ (8001d50 <SystemInit+0x11c>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	4935      	ldr	r1, [pc, #212]	@ (8001d50 <SystemInit+0x11c>)
 8001c7c:	4b35      	ldr	r3, [pc, #212]	@ (8001d54 <SystemInit+0x120>)
 8001c7e:	4013      	ands	r3, r2
 8001c80:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c82:	4b32      	ldr	r3, [pc, #200]	@ (8001d4c <SystemInit+0x118>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0308 	and.w	r3, r3, #8
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d007      	beq.n	8001c9e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001d4c <SystemInit+0x118>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f023 030f 	bic.w	r3, r3, #15
 8001c96:	4a2d      	ldr	r2, [pc, #180]	@ (8001d4c <SystemInit+0x118>)
 8001c98:	f043 0307 	orr.w	r3, r3, #7
 8001c9c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d50 <SystemInit+0x11c>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8001d50 <SystemInit+0x11c>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001caa:	4b29      	ldr	r3, [pc, #164]	@ (8001d50 <SystemInit+0x11c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001cb0:	4b27      	ldr	r3, [pc, #156]	@ (8001d50 <SystemInit+0x11c>)
 8001cb2:	4a29      	ldr	r2, [pc, #164]	@ (8001d58 <SystemInit+0x124>)
 8001cb4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001cb6:	4b26      	ldr	r3, [pc, #152]	@ (8001d50 <SystemInit+0x11c>)
 8001cb8:	4a28      	ldr	r2, [pc, #160]	@ (8001d5c <SystemInit+0x128>)
 8001cba:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001cbc:	4b24      	ldr	r3, [pc, #144]	@ (8001d50 <SystemInit+0x11c>)
 8001cbe:	4a28      	ldr	r2, [pc, #160]	@ (8001d60 <SystemInit+0x12c>)
 8001cc0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001cc2:	4b23      	ldr	r3, [pc, #140]	@ (8001d50 <SystemInit+0x11c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001cc8:	4b21      	ldr	r3, [pc, #132]	@ (8001d50 <SystemInit+0x11c>)
 8001cca:	4a25      	ldr	r2, [pc, #148]	@ (8001d60 <SystemInit+0x12c>)
 8001ccc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001cce:	4b20      	ldr	r3, [pc, #128]	@ (8001d50 <SystemInit+0x11c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <SystemInit+0x11c>)
 8001cd6:	4a22      	ldr	r2, [pc, #136]	@ (8001d60 <SystemInit+0x12c>)
 8001cd8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001cda:	4b1d      	ldr	r3, [pc, #116]	@ (8001d50 <SystemInit+0x11c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d50 <SystemInit+0x11c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a1a      	ldr	r2, [pc, #104]	@ (8001d50 <SystemInit+0x11c>)
 8001ce6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001cec:	4b18      	ldr	r3, [pc, #96]	@ (8001d50 <SystemInit+0x11c>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <SystemInit+0x130>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d68 <SystemInit+0x134>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001cfe:	d202      	bcs.n	8001d06 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001d00:	4b1a      	ldr	r3, [pc, #104]	@ (8001d6c <SystemInit+0x138>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001d06:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <SystemInit+0x11c>)
 8001d08:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d113      	bne.n	8001d3c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001d14:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <SystemInit+0x11c>)
 8001d16:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d1a:	4a0d      	ldr	r2, [pc, #52]	@ (8001d50 <SystemInit+0x11c>)
 8001d1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d20:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001d24:	4b12      	ldr	r3, [pc, #72]	@ (8001d70 <SystemInit+0x13c>)
 8001d26:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001d2a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001d2c:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <SystemInit+0x11c>)
 8001d2e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d32:	4a07      	ldr	r2, [pc, #28]	@ (8001d50 <SystemInit+0x11c>)
 8001d34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d38:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	e000ed00 	.word	0xe000ed00
 8001d4c:	52002000 	.word	0x52002000
 8001d50:	58024400 	.word	0x58024400
 8001d54:	eaf6ed7f 	.word	0xeaf6ed7f
 8001d58:	02020200 	.word	0x02020200
 8001d5c:	01ff0000 	.word	0x01ff0000
 8001d60:	01010280 	.word	0x01010280
 8001d64:	5c001000 	.word	0x5c001000
 8001d68:	ffff0000 	.word	0xffff0000
 8001d6c:	51008108 	.word	0x51008108
 8001d70:	52004000 	.word	0x52004000

08001d74 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001d78:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <ExitRun0Mode+0x2c>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	4a08      	ldr	r2, [pc, #32]	@ (8001da0 <ExitRun0Mode+0x2c>)
 8001d7e:	f043 0302 	orr.w	r3, r3, #2
 8001d82:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001d84:	bf00      	nop
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <ExitRun0Mode+0x2c>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f9      	beq.n	8001d86 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001d92:	bf00      	nop
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	58024800 	.word	0x58024800

08001da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001da4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001de0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001da8:	f7ff ffe4 	bl	8001d74 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001dac:	f7ff ff42 	bl	8001c34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001db0:	480c      	ldr	r0, [pc, #48]	@ (8001de4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001db2:	490d      	ldr	r1, [pc, #52]	@ (8001de8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001db4:	4a0d      	ldr	r2, [pc, #52]	@ (8001dec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db8:	e002      	b.n	8001dc0 <LoopCopyDataInit>

08001dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dbe:	3304      	adds	r3, #4

08001dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc4:	d3f9      	bcc.n	8001dba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8001df4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dcc:	e001      	b.n	8001dd2 <LoopFillZerobss>

08001dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd0:	3204      	adds	r2, #4

08001dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd4:	d3fb      	bcc.n	8001dce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dd6:	f00a fe67 	bl	800caa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dda:	f7ff f951 	bl	8001080 <main>
  bx  lr
 8001dde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001de0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001de4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001de8:	2400008c 	.word	0x2400008c
  ldr r2, =_sidata
 8001dec:	0800db04 	.word	0x0800db04
  ldr r2, =_sbss
 8001df0:	2400008c 	.word	0x2400008c
  ldr r4, =_ebss
 8001df4:	24004dcc 	.word	0x24004dcc

08001df8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001df8:	e7fe      	b.n	8001df8 <ADC3_IRQHandler>
	...

08001dfc <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08c      	sub	sp, #48	@ 0x30
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d009      	beq.n	8001e24 <BSP_LED_Init+0x28>
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d006      	beq.n	8001e24 <BSP_LED_Init+0x28>
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d003      	beq.n	8001e24 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001e1c:	f06f 0301 	mvn.w	r3, #1
 8001e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e22:	e055      	b.n	8001ed0 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10f      	bne.n	8001e4a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001e2a:	4b2c      	ldr	r3, [pc, #176]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e30:	4a2a      	ldr	r2, [pc, #168]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e32:	f043 0302 	orr.w	r3, r3, #2
 8001e36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e3a:	4b28      	ldr	r3, [pc, #160]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	e021      	b.n	8001e8e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d10f      	bne.n	8001e70 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001e50:	4b22      	ldr	r3, [pc, #136]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e56:	4a21      	ldr	r2, [pc, #132]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e58:	f043 0302 	orr.w	r3, r3, #2
 8001e5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e60:	4b1e      	ldr	r3, [pc, #120]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	e00e      	b.n	8001e8e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001e70:	4b1a      	ldr	r3, [pc, #104]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e76:	4a19      	ldr	r2, [pc, #100]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e78:	f043 0302 	orr.w	r3, r3, #2
 8001e7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e80:	4b16      	ldr	r3, [pc, #88]	@ (8001edc <BSP_LED_Init+0xe0>)
 8001e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	4a13      	ldr	r2, [pc, #76]	@ (8001ee0 <BSP_LED_Init+0xe4>)
 8001e92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e96:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8001ee4 <BSP_LED_Init+0xe8>)
 8001ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eac:	f107 0218 	add.w	r2, r7, #24
 8001eb0:	4611      	mov	r1, r2
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f001 fd42 	bl	800393c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee4 <BSP_LED_Init+0xe8>)
 8001ebc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	4a07      	ldr	r2, [pc, #28]	@ (8001ee0 <BSP_LED_Init+0xe4>)
 8001ec4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	4619      	mov	r1, r3
 8001ecc:	f001 fee6 	bl	8003c9c <HAL_GPIO_WritePin>
  }

  return ret;
 8001ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3730      	adds	r7, #48	@ 0x30
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	58024400 	.word	0x58024400
 8001ee0:	0800da8c 	.word	0x0800da8c
 8001ee4:	2400000c 	.word	0x2400000c

08001ee8 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b088      	sub	sp, #32
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	460a      	mov	r2, r1
 8001ef2:	71fb      	strb	r3, [r7, #7]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001ef8:	4b2e      	ldr	r3, [pc, #184]	@ (8001fb4 <BSP_PB_Init+0xcc>)
 8001efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001efe:	4a2d      	ldr	r2, [pc, #180]	@ (8001fb4 <BSP_PB_Init+0xcc>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f08:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb4 <BSP_PB_Init+0xcc>)
 8001f0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f0e:	f003 0304 	and.w	r3, r3, #4
 8001f12:	60bb      	str	r3, [r7, #8]
 8001f14:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001f16:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f1a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f20:	2302      	movs	r3, #2
 8001f22:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001f24:	79bb      	ldrb	r3, [r7, #6]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10c      	bne.n	8001f44 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	4a21      	ldr	r2, [pc, #132]	@ (8001fb8 <BSP_PB_Init+0xd0>)
 8001f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f36:	f107 020c 	add.w	r2, r7, #12
 8001f3a:	4611      	mov	r1, r2
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f001 fcfd 	bl	800393c <HAL_GPIO_Init>
 8001f42:	e031      	b.n	8001fa8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001f44:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f48:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001fb8 <BSP_PB_Init+0xd0>)
 8001f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f52:	f107 020c 	add.w	r2, r7, #12
 8001f56:	4611      	mov	r1, r2
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f001 fcef 	bl	800393c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	4a16      	ldr	r2, [pc, #88]	@ (8001fbc <BSP_PB_Init+0xd4>)
 8001f64:	441a      	add	r2, r3
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	4915      	ldr	r1, [pc, #84]	@ (8001fc0 <BSP_PB_Init+0xd8>)
 8001f6a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4610      	mov	r0, r2
 8001f72:	f000 fa72 	bl	800245a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4a10      	ldr	r2, [pc, #64]	@ (8001fbc <BSP_PB_Init+0xd4>)
 8001f7c:	1898      	adds	r0, r3, r2
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	4a10      	ldr	r2, [pc, #64]	@ (8001fc4 <BSP_PB_Init+0xdc>)
 8001f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f86:	461a      	mov	r2, r3
 8001f88:	2100      	movs	r1, #0
 8001f8a:	f000 fa47 	bl	800241c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001f8e:	2028      	movs	r0, #40	@ 0x28
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc8 <BSP_PB_Init+0xe0>)
 8001f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f000 fa16 	bl	80023cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001fa0:	2328      	movs	r3, #40	@ 0x28
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 fa2c 	bl	8002400 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3720      	adds	r7, #32
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	58024400 	.word	0x58024400
 8001fb8:	24000018 	.word	0x24000018
 8001fbc:	24000290 	.word	0x24000290
 8001fc0:	0800da94 	.word	0x0800da94
 8001fc4:	2400001c 	.word	0x2400001c
 8001fc8:	24000020 	.word	0x24000020

08001fcc <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4a04      	ldr	r2, [pc, #16]	@ (8001fec <BSP_PB_IRQHandler+0x20>)
 8001fdc:	4413      	add	r3, r2
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fa50 	bl	8002484 <HAL_EXTI_IRQHandler>
}
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	24000290 	.word	0x24000290

08001ff0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
	...

08002008 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	6039      	str	r1, [r7, #0]
 8002012:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800201e:	f06f 0301 	mvn.w	r3, #1
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	e018      	b.n	8002058 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	2294      	movs	r2, #148	@ 0x94
 800202a:	fb02 f303 	mul.w	r3, r2, r3
 800202e:	4a0d      	ldr	r2, [pc, #52]	@ (8002064 <BSP_COM_Init+0x5c>)
 8002030:	4413      	add	r3, r2
 8002032:	4618      	mov	r0, r3
 8002034:	f000 f852 	bl	80020dc <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	2294      	movs	r2, #148	@ 0x94
 800203c:	fb02 f303 	mul.w	r3, r2, r3
 8002040:	4a08      	ldr	r2, [pc, #32]	@ (8002064 <BSP_COM_Init+0x5c>)
 8002042:	4413      	add	r3, r2
 8002044:	6839      	ldr	r1, [r7, #0]
 8002046:	4618      	mov	r0, r3
 8002048:	f000 f80e 	bl	8002068 <MX_USART3_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d002      	beq.n	8002058 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002052:	f06f 0303 	mvn.w	r3, #3
 8002056:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002058:	68fb      	ldr	r3, [r7, #12]
}
 800205a:	4618      	mov	r0, r3
 800205c:	3710      	adds	r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	24000298 	.word	0x24000298

08002068 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8002072:	4b15      	ldr	r3, [pc, #84]	@ (80020c8 <MX_USART3_Init+0x60>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	220c      	movs	r2, #12
 8002086:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	895b      	ldrh	r3, [r3, #10]
 800208c:	461a      	mov	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	891b      	ldrh	r3, [r3, #8]
 800209e:	461a      	mov	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	899b      	ldrh	r3, [r3, #12]
 80020a8:	461a      	mov	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020b4:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f005 fe94 	bl	8007de4 <HAL_UART_Init>
 80020bc:	4603      	mov	r3, r0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	24000008 	.word	0x24000008

080020cc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80020d0:	2000      	movs	r0, #0
 80020d2:	f7ff ff8d 	bl	8001ff0 <BSP_PB_Callback>
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
	...

080020dc <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	@ 0x28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80020e4:	4b27      	ldr	r3, [pc, #156]	@ (8002184 <COM1_MspInit+0xa8>)
 80020e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ea:	4a26      	ldr	r2, [pc, #152]	@ (8002184 <COM1_MspInit+0xa8>)
 80020ec:	f043 0308 	orr.w	r3, r3, #8
 80020f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020f4:	4b23      	ldr	r3, [pc, #140]	@ (8002184 <COM1_MspInit+0xa8>)
 80020f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020fa:	f003 0308 	and.w	r3, r3, #8
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002102:	4b20      	ldr	r3, [pc, #128]	@ (8002184 <COM1_MspInit+0xa8>)
 8002104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002108:	4a1e      	ldr	r2, [pc, #120]	@ (8002184 <COM1_MspInit+0xa8>)
 800210a:	f043 0308 	orr.w	r3, r3, #8
 800210e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002112:	4b1c      	ldr	r3, [pc, #112]	@ (8002184 <COM1_MspInit+0xa8>)
 8002114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002118:	f003 0308 	and.w	r3, r3, #8
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002120:	4b18      	ldr	r3, [pc, #96]	@ (8002184 <COM1_MspInit+0xa8>)
 8002122:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002126:	4a17      	ldr	r2, [pc, #92]	@ (8002184 <COM1_MspInit+0xa8>)
 8002128:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800212c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002130:	4b14      	ldr	r3, [pc, #80]	@ (8002184 <COM1_MspInit+0xa8>)
 8002132:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002136:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800213e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002142:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002144:	2302      	movs	r3, #2
 8002146:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002148:	2302      	movs	r3, #2
 800214a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800214c:	2301      	movs	r3, #1
 800214e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002150:	2307      	movs	r3, #7
 8002152:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	4619      	mov	r1, r3
 800215a:	480b      	ldr	r0, [pc, #44]	@ (8002188 <COM1_MspInit+0xac>)
 800215c:	f001 fbee 	bl	800393c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8002160:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002164:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002166:	2302      	movs	r3, #2
 8002168:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800216a:	2307      	movs	r3, #7
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800216e:	f107 0314 	add.w	r3, r7, #20
 8002172:	4619      	mov	r1, r3
 8002174:	4804      	ldr	r0, [pc, #16]	@ (8002188 <COM1_MspInit+0xac>)
 8002176:	f001 fbe1 	bl	800393c <HAL_GPIO_Init>
}
 800217a:	bf00      	nop
 800217c:	3728      	adds	r7, #40	@ 0x28
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	58024400 	.word	0x58024400
 8002188:	58020c00 	.word	0x58020c00

0800218c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002192:	2003      	movs	r0, #3
 8002194:	f000 f90f 	bl	80023b6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002198:	f002 fbe4 	bl	8004964 <HAL_RCC_GetSysClockFreq>
 800219c:	4602      	mov	r2, r0
 800219e:	4b15      	ldr	r3, [pc, #84]	@ (80021f4 <HAL_Init+0x68>)
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	0a1b      	lsrs	r3, r3, #8
 80021a4:	f003 030f 	and.w	r3, r3, #15
 80021a8:	4913      	ldr	r1, [pc, #76]	@ (80021f8 <HAL_Init+0x6c>)
 80021aa:	5ccb      	ldrb	r3, [r1, r3]
 80021ac:	f003 031f 	and.w	r3, r3, #31
 80021b0:	fa22 f303 	lsr.w	r3, r2, r3
 80021b4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80021b6:	4b0f      	ldr	r3, [pc, #60]	@ (80021f4 <HAL_Init+0x68>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	4a0e      	ldr	r2, [pc, #56]	@ (80021f8 <HAL_Init+0x6c>)
 80021c0:	5cd3      	ldrb	r3, [r2, r3]
 80021c2:	f003 031f 	and.w	r3, r3, #31
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	fa22 f303 	lsr.w	r3, r2, r3
 80021cc:	4a0b      	ldr	r2, [pc, #44]	@ (80021fc <HAL_Init+0x70>)
 80021ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80021d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002200 <HAL_Init+0x74>)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021d6:	200f      	movs	r0, #15
 80021d8:	f7ff fbbe 	bl	8001958 <HAL_InitTick>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e002      	b.n	80021ec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80021e6:	f7ff fabf 	bl	8001768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021ea:	2300      	movs	r3, #0
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	58024400 	.word	0x58024400
 80021f8:	0800da7c 	.word	0x0800da7c
 80021fc:	24000004 	.word	0x24000004
 8002200:	24000000 	.word	0x24000000

08002204 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002208:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <HAL_IncTick+0x20>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	461a      	mov	r2, r3
 800220e:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_IncTick+0x24>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4413      	add	r3, r2
 8002214:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <HAL_IncTick+0x24>)
 8002216:	6013      	str	r3, [r2, #0]
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	24000028 	.word	0x24000028
 8002228:	2400032c 	.word	0x2400032c

0800222c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return uwTick;
 8002230:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <HAL_GetTick+0x14>)
 8002232:	681b      	ldr	r3, [r3, #0]
}
 8002234:	4618      	mov	r0, r3
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	2400032c 	.word	0x2400032c

08002244 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002248:	4b03      	ldr	r3, [pc, #12]	@ (8002258 <HAL_GetREVID+0x14>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	0c1b      	lsrs	r3, r3, #16
}
 800224e:	4618      	mov	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	5c001000 	.word	0x5c001000

0800225c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800226c:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <__NVIC_SetPriorityGrouping+0x40>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002278:	4013      	ands	r3, r2
 800227a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002286:	4313      	orrs	r3, r2
 8002288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800228a:	4a04      	ldr	r2, [pc, #16]	@ (800229c <__NVIC_SetPriorityGrouping+0x40>)
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	60d3      	str	r3, [r2, #12]
}
 8002290:	bf00      	nop
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	e000ed00 	.word	0xe000ed00
 80022a0:	05fa0000 	.word	0x05fa0000

080022a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a8:	4b04      	ldr	r3, [pc, #16]	@ (80022bc <__NVIC_GetPriorityGrouping+0x18>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	0a1b      	lsrs	r3, r3, #8
 80022ae:	f003 0307 	and.w	r3, r3, #7
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80022ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	db0b      	blt.n	80022ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022d2:	88fb      	ldrh	r3, [r7, #6]
 80022d4:	f003 021f 	and.w	r2, r3, #31
 80022d8:	4907      	ldr	r1, [pc, #28]	@ (80022f8 <__NVIC_EnableIRQ+0x38>)
 80022da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022de:	095b      	lsrs	r3, r3, #5
 80022e0:	2001      	movs	r0, #1
 80022e2:	fa00 f202 	lsl.w	r2, r0, r2
 80022e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	e000e100 	.word	0xe000e100

080022fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	6039      	str	r1, [r7, #0]
 8002306:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002308:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800230c:	2b00      	cmp	r3, #0
 800230e:	db0a      	blt.n	8002326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	b2da      	uxtb	r2, r3
 8002314:	490c      	ldr	r1, [pc, #48]	@ (8002348 <__NVIC_SetPriority+0x4c>)
 8002316:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800231a:	0112      	lsls	r2, r2, #4
 800231c:	b2d2      	uxtb	r2, r2
 800231e:	440b      	add	r3, r1
 8002320:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002324:	e00a      	b.n	800233c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	b2da      	uxtb	r2, r3
 800232a:	4908      	ldr	r1, [pc, #32]	@ (800234c <__NVIC_SetPriority+0x50>)
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	3b04      	subs	r3, #4
 8002334:	0112      	lsls	r2, r2, #4
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	440b      	add	r3, r1
 800233a:	761a      	strb	r2, [r3, #24]
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	e000e100 	.word	0xe000e100
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002350:	b480      	push	{r7}
 8002352:	b089      	sub	sp, #36	@ 0x24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	f1c3 0307 	rsb	r3, r3, #7
 800236a:	2b04      	cmp	r3, #4
 800236c:	bf28      	it	cs
 800236e:	2304      	movcs	r3, #4
 8002370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	3304      	adds	r3, #4
 8002376:	2b06      	cmp	r3, #6
 8002378:	d902      	bls.n	8002380 <NVIC_EncodePriority+0x30>
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	3b03      	subs	r3, #3
 800237e:	e000      	b.n	8002382 <NVIC_EncodePriority+0x32>
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002384:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43da      	mvns	r2, r3
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	401a      	ands	r2, r3
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002398:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	fa01 f303 	lsl.w	r3, r1, r3
 80023a2:	43d9      	mvns	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a8:	4313      	orrs	r3, r2
         );
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3724      	adds	r7, #36	@ 0x24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff ff4c 	bl	800225c <__NVIC_SetPriorityGrouping>
}
 80023c4:	bf00      	nop
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023da:	f7ff ff63 	bl	80022a4 <__NVIC_GetPriorityGrouping>
 80023de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	68b9      	ldr	r1, [r7, #8]
 80023e4:	6978      	ldr	r0, [r7, #20]
 80023e6:	f7ff ffb3 	bl	8002350 <NVIC_EncodePriority>
 80023ea:	4602      	mov	r2, r0
 80023ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023f0:	4611      	mov	r1, r2
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff ff82 	bl	80022fc <__NVIC_SetPriority>
}
 80023f8:	bf00      	nop
 80023fa:	3718      	adds	r7, #24
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800240a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff ff56 	bl	80022c0 <__NVIC_EnableIRQ>
}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800241c:	b480      	push	{r7}
 800241e:	b087      	sub	sp, #28
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	460b      	mov	r3, r1
 8002426:	607a      	str	r2, [r7, #4]
 8002428:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e00a      	b.n	800244e <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8002438:	7afb      	ldrb	r3, [r7, #11]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d103      	bne.n	8002446 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	605a      	str	r2, [r3, #4]
      break;
 8002444:	e002      	b.n	800244c <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	75fb      	strb	r3, [r7, #23]
      break;
 800244a:	bf00      	nop
  }

  return status;
 800244c:	7dfb      	ldrb	r3, [r7, #23]
}
 800244e:	4618      	mov	r0, r3
 8002450:	371c      	adds	r7, #28
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e003      	b.n	8002476 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002474:	2300      	movs	r3, #0
  }
}
 8002476:	4618      	mov	r0, r3
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	0c1b      	lsrs	r3, r3, #16
 8002492:	f003 0303 	and.w	r3, r3, #3
 8002496:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 031f 	and.w	r3, r3, #31
 80024a0:	2201      	movs	r2, #1
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	011a      	lsls	r2, r3, #4
 80024ac:	4b0c      	ldr	r3, [pc, #48]	@ (80024e0 <HAL_EXTI_IRQHandler+0x5c>)
 80024ae:	4413      	add	r3, r2
 80024b0:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	4013      	ands	r3, r2
 80024ba:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d009      	beq.n	80024d6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d002      	beq.n	80024d6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	4798      	blx	r3
    }
  }
}
 80024d6:	bf00      	nop
 80024d8:	3718      	adds	r7, #24
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	58000088 	.word	0x58000088

080024e4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b098      	sub	sp, #96	@ 0x60
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80024ec:	4a84      	ldr	r2, [pc, #528]	@ (8002700 <HAL_FDCAN_Init+0x21c>)
 80024ee:	f107 030c 	add.w	r3, r7, #12
 80024f2:	4611      	mov	r1, r2
 80024f4:	224c      	movs	r2, #76	@ 0x4c
 80024f6:	4618      	mov	r0, r3
 80024f8:	f00a fafd 	bl	800caf6 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e1c6      	b.n	8002894 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a7e      	ldr	r2, [pc, #504]	@ (8002704 <HAL_FDCAN_Init+0x220>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d106      	bne.n	800251e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002518:	461a      	mov	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d106      	bne.n	8002538 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7ff f936 	bl	80017a4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0210 	bic.w	r2, r2, #16
 8002546:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002548:	f7ff fe70 	bl	800222c <HAL_GetTick>
 800254c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800254e:	e014      	b.n	800257a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002550:	f7ff fe6c 	bl	800222c <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b0a      	cmp	r3, #10
 800255c:	d90d      	bls.n	800257a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002564:	f043 0201 	orr.w	r2, r3, #1
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2203      	movs	r2, #3
 8002572:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e18c      	b.n	8002894 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	f003 0308 	and.w	r3, r3, #8
 8002584:	2b08      	cmp	r3, #8
 8002586:	d0e3      	beq.n	8002550 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	699a      	ldr	r2, [r3, #24]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002598:	f7ff fe48 	bl	800222c <HAL_GetTick>
 800259c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800259e:	e014      	b.n	80025ca <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80025a0:	f7ff fe44 	bl	800222c <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b0a      	cmp	r3, #10
 80025ac:	d90d      	bls.n	80025ca <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025b4:	f043 0201 	orr.w	r2, r3, #1
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2203      	movs	r2, #3
 80025c2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e164      	b.n	8002894 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0e3      	beq.n	80025a0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	699a      	ldr	r2, [r3, #24]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0202 	orr.w	r2, r2, #2
 80025e6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	7c1b      	ldrb	r3, [r3, #16]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d108      	bne.n	8002602 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	699a      	ldr	r2, [r3, #24]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025fe:	619a      	str	r2, [r3, #24]
 8002600:	e007      	b.n	8002612 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	699a      	ldr	r2, [r3, #24]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002610:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	7c5b      	ldrb	r3, [r3, #17]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d108      	bne.n	800262c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	699a      	ldr	r2, [r3, #24]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002628:	619a      	str	r2, [r3, #24]
 800262a:	e007      	b.n	800263c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699a      	ldr	r2, [r3, #24]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800263a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	7c9b      	ldrb	r3, [r3, #18]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d108      	bne.n	8002656 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	699a      	ldr	r2, [r3, #24]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002652:	619a      	str	r2, [r3, #24]
 8002654:	e007      	b.n	8002666 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699a      	ldr	r2, [r3, #24]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002664:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	430a      	orrs	r2, r1
 800267a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	699a      	ldr	r2, [r3, #24]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800268a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	691a      	ldr	r2, [r3, #16]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0210 	bic.w	r2, r2, #16
 800269a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d108      	bne.n	80026b6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699a      	ldr	r2, [r3, #24]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0204 	orr.w	r2, r2, #4
 80026b2:	619a      	str	r2, [r3, #24]
 80026b4:	e030      	b.n	8002718 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d02c      	beq.n	8002718 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d020      	beq.n	8002708 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	699a      	ldr	r2, [r3, #24]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80026d4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	691a      	ldr	r2, [r3, #16]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 0210 	orr.w	r2, r2, #16
 80026e4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	2b03      	cmp	r3, #3
 80026ec:	d114      	bne.n	8002718 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	699a      	ldr	r2, [r3, #24]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f042 0220 	orr.w	r2, r2, #32
 80026fc:	619a      	str	r2, [r3, #24]
 80026fe:	e00b      	b.n	8002718 <HAL_FDCAN_Init+0x234>
 8002700:	0800d988 	.word	0x0800d988
 8002704:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	699a      	ldr	r2, [r3, #24]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 0220 	orr.w	r2, r2, #32
 8002716:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	3b01      	subs	r3, #1
 800271e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	69db      	ldr	r3, [r3, #28]
 8002724:	3b01      	subs	r3, #1
 8002726:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002728:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002730:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	3b01      	subs	r3, #1
 800273a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002740:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002742:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800274c:	d115      	bne.n	800277a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002752:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002758:	3b01      	subs	r3, #1
 800275a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800275c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002762:	3b01      	subs	r3, #1
 8002764:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002766:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276e:	3b01      	subs	r3, #1
 8002770:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002776:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002778:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00a      	beq.n	8002798 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027a0:	4413      	add	r3, r2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d011      	beq.n	80027ca <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80027ae:	f023 0107 	bic.w	r1, r3, #7
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	3360      	adds	r3, #96	@ 0x60
 80027ba:	443b      	add	r3, r7
 80027bc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d011      	beq.n	80027f6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80027da:	f023 0107 	bic.w	r1, r3, #7
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	3360      	adds	r3, #96	@ 0x60
 80027e6:	443b      	add	r3, r7
 80027e8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d012      	beq.n	8002824 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002806:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	3360      	adds	r3, #96	@ 0x60
 8002812:	443b      	add	r3, r7
 8002814:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002818:	011a      	lsls	r2, r3, #4
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	430a      	orrs	r2, r1
 8002820:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002828:	2b00      	cmp	r3, #0
 800282a:	d012      	beq.n	8002852 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002834:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	3360      	adds	r3, #96	@ 0x60
 8002840:	443b      	add	r3, r7
 8002842:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002846:	021a      	lsls	r2, r3, #8
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a11      	ldr	r2, [pc, #68]	@ (800289c <HAL_FDCAN_Init+0x3b8>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d107      	bne.n	800286c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f022 0203 	bic.w	r2, r2, #3
 800286a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 fe55 	bl	8003534 <FDCAN_CalcultateRamBlockAddresses>
 800288a:	4603      	mov	r3, r0
 800288c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002890:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002894:	4618      	mov	r0, r3
 8002896:	3760      	adds	r7, #96	@ 0x60
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	4000a000 	.word	0x4000a000

080028a0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80028b0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d002      	beq.n	80028be <HAL_FDCAN_ConfigFilter+0x1e>
 80028b8:	7bfb      	ldrb	r3, [r7, #15]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d157      	bne.n	800296e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d12b      	bne.n	800291e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	2b07      	cmp	r3, #7
 80028cc:	d10d      	bne.n	80028ea <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80028da:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80028e0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80028e2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80028e6:	617b      	str	r3, [r7, #20]
 80028e8:	e00e      	b.n	8002908 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80028f6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80028fe:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002904:	4313      	orrs	r3, r2
 8002906:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	4413      	add	r3, r2
 8002914:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	e025      	b.n	800296a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	075a      	lsls	r2, r3, #29
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	4313      	orrs	r3, r2
 800292a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	2b07      	cmp	r3, #7
 8002932:	d103      	bne.n	800293c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	e006      	b.n	800294a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	079a      	lsls	r2, r3, #30
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	4313      	orrs	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	4413      	add	r3, r2
 8002956:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	3304      	adds	r3, #4
 8002962:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800296a:	2300      	movs	r3, #0
 800296c:	e008      	b.n	8002980 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002974:	f043 0202 	orr.w	r2, r3, #2
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
  }
}
 8002980:	4618      	mov	r0, r3
 8002982:	371c      	adds	r7, #28
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
 8002998:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d110      	bne.n	80029c8 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80029ae:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80029b4:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80029c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e008      	b.n	80029da <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80029ce:	f043 0204 	orr.w	r2, r3, #4
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
  }
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b083      	sub	sp, #12
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d111      	bne.n	8002a1e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2202      	movs	r2, #2
 80029fe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	699a      	ldr	r2, [r3, #24]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0201 	bic.w	r2, r2, #1
 8002a10:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e008      	b.n	8002a30 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a24:	f043 0204 	orr.w	r2, r3, #4
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
  }
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d141      	bne.n	8002ad8 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002a5c:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d109      	bne.n	8002a78 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a6a:	f043 0220 	orr.w	r2, r3, #32
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e038      	b.n	8002aea <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002a80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d009      	beq.n	8002a9c <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a8e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e026      	b.n	8002aea <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002aa4:	0c1b      	lsrs	r3, r3, #16
 8002aa6:	f003 031f 	and.w	r3, r3, #31
 8002aaa:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	68b9      	ldr	r1, [r7, #8]
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 fec4 	bl	8003840 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2101      	movs	r1, #1
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002ac8:	2201      	movs	r2, #1
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	409a      	lsls	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	e008      	b.n	8002aea <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ade:	f043 0208 	orr.w	r2, r3, #8
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
  }
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b08b      	sub	sp, #44	@ 0x2c
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
 8002b00:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002b0c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8002b0e:	7efb      	ldrb	r3, [r7, #27]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	f040 8149 	bne.w	8002da8 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	2b40      	cmp	r3, #64	@ 0x40
 8002b1a:	d14c      	bne.n	8002bb6 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002b24:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d109      	bne.n	8002b40 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b32:	f043 0220 	orr.w	r2, r3, #32
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e13c      	b.n	8002dba <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002b48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d109      	bne.n	8002b64 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b56:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e12a      	b.n	8002dba <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002b6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b74:	d10a      	bne.n	8002b8c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002b7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b86:	d101      	bne.n	8002b8c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002b94:	0a1b      	lsrs	r3, r3, #8
 8002b96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b9a:	69fa      	ldr	r2, [r7, #28]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba8:	69f9      	ldr	r1, [r7, #28]
 8002baa:	fb01 f303 	mul.w	r3, r1, r3
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb4:	e068      	b.n	8002c88 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	2b41      	cmp	r3, #65	@ 0x41
 8002bba:	d14c      	bne.n	8002c56 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002bc4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d109      	bne.n	8002be0 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002bd2:	f043 0220 	orr.w	r2, r3, #32
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e0ec      	b.n	8002dba <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002be8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d109      	bne.n	8002c04 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002bf6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0da      	b.n	8002dba <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002c0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c14:	d10a      	bne.n	8002c2c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002c1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002c22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c26:	d101      	bne.n	8002c2c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002c34:	0a1b      	lsrs	r3, r3, #8
 8002c36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c3a:	69fa      	ldr	r2, [r7, #28]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c48:	69f9      	ldr	r1, [r7, #28]
 8002c4a:	fb01 f303 	mul.w	r3, r1, r3
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c54:	e018      	b.n	8002c88 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d309      	bcc.n	8002c74 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c66:	f043 0220 	orr.w	r2, r3, #32
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e0a2      	b.n	8002dba <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c7c:	68b9      	ldr	r1, [r7, #8]
 8002c7e:	fb01 f303 	mul.w	r3, r1, r3
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d107      	bne.n	8002cac <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	0c9b      	lsrs	r3, r3, #18
 8002ca2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	e005      	b.n	8002cb8 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	0c1b      	lsrs	r3, r3, #16
 8002ce6:	f003 020f 	and.w	r2, r3, #15
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	0e1b      	lsrs	r3, r3, #24
 8002d0c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	0fda      	lsrs	r2, r3, #31
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	3304      	adds	r3, #4
 8002d22:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d26:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002d28:	2300      	movs	r3, #0
 8002d2a:	623b      	str	r3, [r7, #32]
 8002d2c:	e00a      	b.n	8002d44 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002d2e:	697a      	ldr	r2, [r7, #20]
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	441a      	add	r2, r3
 8002d34:	6839      	ldr	r1, [r7, #0]
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	440b      	add	r3, r1
 8002d3a:	7812      	ldrb	r2, [r2, #0]
 8002d3c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002d3e:	6a3b      	ldr	r3, [r7, #32]
 8002d40:	3301      	adds	r3, #1
 8002d42:	623b      	str	r3, [r7, #32]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	4a1f      	ldr	r2, [pc, #124]	@ (8002dc8 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8002d4a:	5cd3      	ldrb	r3, [r2, r3]
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d3ec      	bcc.n	8002d2e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b40      	cmp	r3, #64	@ 0x40
 8002d58:	d105      	bne.n	8002d66 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	69fa      	ldr	r2, [r7, #28]
 8002d60:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8002d64:	e01e      	b.n	8002da4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	2b41      	cmp	r3, #65	@ 0x41
 8002d6a:	d105      	bne.n	8002d78 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	69fa      	ldr	r2, [r7, #28]
 8002d72:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8002d76:	e015      	b.n	8002da4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	2b1f      	cmp	r3, #31
 8002d7c:	d808      	bhi.n	8002d90 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2101      	movs	r1, #1
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	fa01 f202 	lsl.w	r2, r1, r2
 8002d8a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8002d8e:	e009      	b.n	8002da4 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	f003 021f 	and.w	r2, r3, #31
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002da0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8002da4:	2300      	movs	r3, #0
 8002da6:	e008      	b.n	8002dba <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002dae:	f043 0208 	orr.w	r2, r3, #8
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	372c      	adds	r7, #44	@ 0x2c
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	0800da98 	.word	0x0800da98

08002dcc <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	2b40      	cmp	r3, #64	@ 0x40
 8002dda:	d107      	bne.n	8002dec <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002de4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	e006      	b.n	8002dfa <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002df4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002df8:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3714      	adds	r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(const FDCAN_HandleTypeDef *hfdcan)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002e18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e1c:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002e3e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d002      	beq.n	8002e4c <HAL_FDCAN_ActivateNotification+0x20>
 8002e46:	7dfb      	ldrb	r3, [r7, #23]
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d155      	bne.n	8002ef8 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d108      	bne.n	8002e6c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 0201 	orr.w	r2, r2, #1
 8002e68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e6a:	e014      	b.n	8002e96 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	4013      	ands	r3, r2
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d108      	bne.n	8002e8e <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f042 0202 	orr.w	r2, r2, #2
 8002e8a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e8c:	e003      	b.n	8002e96 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2203      	movs	r2, #3
 8002e94:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d009      	beq.n	8002eb4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d009      	beq.n	8002ed2 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	4b0f      	ldr	r3, [pc, #60]	@ (8002f18 <HAL_FDCAN_ActivateNotification+0xec>)
 8002edc:	4013      	ands	r3, r2
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	6812      	ldr	r2, [r2, #0]
 8002ee2:	430b      	orrs	r3, r1
 8002ee4:	6553      	str	r3, [r2, #84]	@ 0x54
 8002ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8002f1c <HAL_FDCAN_ActivateNotification+0xf0>)
 8002ee8:	695a      	ldr	r2, [r3, #20]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	0f9b      	lsrs	r3, r3, #30
 8002eee:	490b      	ldr	r1, [pc, #44]	@ (8002f1c <HAL_FDCAN_ActivateNotification+0xf0>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	e008      	b.n	8002f0a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002efe:	f043 0202 	orr.w	r2, r3, #2
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
  }
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	371c      	adds	r7, #28
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	3fcfffff 	.word	0x3fcfffff
 8002f1c:	4000a800 	.word	0x4000a800

08002f20 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b096      	sub	sp, #88	@ 0x58
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8002f28:	4b9a      	ldr	r3, [pc, #616]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	079b      	lsls	r3, r3, #30
 8002f2e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8002f30:	4b98      	ldr	r3, [pc, #608]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	079b      	lsls	r3, r3, #30
 8002f36:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002f38:	4013      	ands	r3, r2
 8002f3a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f42:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002f46:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f4e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002f50:	4013      	ands	r3, r2
 8002f52:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f68:	4013      	ands	r3, r2
 8002f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f76:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f80:	4013      	ands	r3, r2
 8002f82:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f8a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8002f8e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f98:	4013      	ands	r3, r2
 8002f9a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fa2:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8002fa6:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fc2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002fc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fc6:	0a1b      	lsrs	r3, r3, #8
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d010      	beq.n	8002ff2 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd2:	0a1b      	lsrs	r3, r3, #8
 8002fd4:	f003 0301 	and.w	r3, r3, #1
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00a      	beq.n	8002ff2 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fe4:	651a      	str	r2, [r3, #80]	@ 0x50
 8002fe6:	4b6b      	ldr	r3, [pc, #428]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 fa54 	bl	800349a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8002ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ff4:	0a9b      	lsrs	r3, r3, #10
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d01d      	beq.n	800303a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8002ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003000:	0a9b      	lsrs	r3, r3, #10
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d017      	beq.n	800303a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003012:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800301c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800301e:	4013      	ands	r3, r2
 8003020:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800302a:	651a      	str	r2, [r3, #80]	@ 0x50
 800302c:	4b59      	ldr	r3, [pc, #356]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 800302e:	2200      	movs	r2, #0
 8003030:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003032:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 fa07 	bl	8003448 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800303a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00d      	beq.n	800305c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003046:	4b54      	ldr	r3, [pc, #336]	@ (8003198 <HAL_FDCAN_IRQHandler+0x278>)
 8003048:	400b      	ands	r3, r1
 800304a:	6513      	str	r3, [r2, #80]	@ 0x50
 800304c:	4a51      	ldr	r2, [pc, #324]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 800304e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003050:	0f9b      	lsrs	r3, r3, #30
 8003052:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8003054:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 f9c0 	bl	80033dc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800305c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00d      	beq.n	800307e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003068:	4b4b      	ldr	r3, [pc, #300]	@ (8003198 <HAL_FDCAN_IRQHandler+0x278>)
 800306a:	400b      	ands	r3, r1
 800306c:	6513      	str	r3, [r2, #80]	@ 0x50
 800306e:	4a49      	ldr	r2, [pc, #292]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 8003070:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003072:	0f9b      	lsrs	r3, r3, #30
 8003074:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8003076:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f000 f9ba 	bl	80033f2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800307e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00d      	beq.n	80030a0 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800308a:	4b43      	ldr	r3, [pc, #268]	@ (8003198 <HAL_FDCAN_IRQHandler+0x278>)
 800308c:	400b      	ands	r3, r1
 800308e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003090:	4a40      	ldr	r2, [pc, #256]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 8003092:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003094:	0f9b      	lsrs	r3, r3, #30
 8003096:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003098:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f7fd ffce 	bl	800103c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80030a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00d      	beq.n	80030c2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80030ac:	4b3a      	ldr	r3, [pc, #232]	@ (8003198 <HAL_FDCAN_IRQHandler+0x278>)
 80030ae:	400b      	ands	r3, r1
 80030b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80030b2:	4a38      	ldr	r2, [pc, #224]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 80030b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030b6:	0f9b      	lsrs	r3, r3, #30
 80030b8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80030ba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 f9a3 	bl	8003408 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80030c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030c4:	0adb      	lsrs	r3, r3, #11
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d010      	beq.n	80030f0 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80030ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d0:	0adb      	lsrs	r3, r3, #11
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80030e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f997 	bl	800341e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80030f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f2:	0a5b      	lsrs	r3, r3, #9
 80030f4:	f003 0301 	and.w	r3, r3, #1
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d01d      	beq.n	8003138 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80030fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030fe:	0a5b      	lsrs	r3, r3, #9
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	d017      	beq.n	8003138 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003110:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800311a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800311c:	4013      	ands	r3, r2
 800311e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003128:	651a      	str	r2, [r3, #80]	@ 0x50
 800312a:	4b1a      	ldr	r3, [pc, #104]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 800312c:	2200      	movs	r2, #0
 800312e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003130:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f97d 	bl	8003432 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8003138:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800313a:	0cdb      	lsrs	r3, r3, #19
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d010      	beq.n	8003166 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8003144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003146:	0cdb      	lsrs	r3, r3, #19
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00a      	beq.n	8003166 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003158:	651a      	str	r2, [r3, #80]	@ 0x50
 800315a:	4b0e      	ldr	r3, [pc, #56]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 800315c:	2200      	movs	r2, #0
 800315e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 f97c 	bl	800345e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003168:	0c1b      	lsrs	r3, r3, #16
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d016      	beq.n	80031a0 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8003172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003174:	0c1b      	lsrs	r3, r3, #16
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d010      	beq.n	80031a0 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003186:	651a      	str	r2, [r3, #80]	@ 0x50
 8003188:	4b02      	ldr	r3, [pc, #8]	@ (8003194 <HAL_FDCAN_IRQHandler+0x274>)
 800318a:	2200      	movs	r2, #0
 800318c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	e004      	b.n	800319c <HAL_FDCAN_IRQHandler+0x27c>
 8003192:	bf00      	nop
 8003194:	4000a800 	.word	0x4000a800
 8003198:	3fcfffff 	.word	0x3fcfffff
 800319c:	f000 f969 	bl	8003472 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80031a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031a2:	0c9b      	lsrs	r3, r3, #18
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d010      	beq.n	80031ce <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80031ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ae:	0c9b      	lsrs	r3, r3, #18
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00a      	beq.n	80031ce <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80031c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80031c2:	4b83      	ldr	r3, [pc, #524]	@ (80033d0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f95c 	bl	8003486 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80031ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031d0:	0c5b      	lsrs	r3, r3, #17
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d015      	beq.n	8003206 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80031da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031dc:	0c5b      	lsrs	r3, r3, #17
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00f      	beq.n	8003206 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80031ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80031f0:	4b77      	ldr	r3, [pc, #476]	@ (80033d0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031fc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003206:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00d      	beq.n	8003228 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003212:	4b70      	ldr	r3, [pc, #448]	@ (80033d4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8003214:	400b      	ands	r3, r1
 8003216:	6513      	str	r3, [r2, #80]	@ 0x50
 8003218:	4a6d      	ldr	r2, [pc, #436]	@ (80033d0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800321a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800321c:	0f9b      	lsrs	r3, r3, #30
 800321e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8003220:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 f94d 	bl	80034c2 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800322a:	2b00      	cmp	r3, #0
 800322c:	d011      	beq.n	8003252 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003234:	4b67      	ldr	r3, [pc, #412]	@ (80033d4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8003236:	400b      	ands	r3, r1
 8003238:	6513      	str	r3, [r2, #80]	@ 0x50
 800323a:	4a65      	ldr	r2, [pc, #404]	@ (80033d0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800323c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800323e:	0f9b      	lsrs	r3, r3, #30
 8003240:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8003248:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800324a:	431a      	orrs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a60      	ldr	r2, [pc, #384]	@ (80033d8 <HAL_FDCAN_IRQHandler+0x4b8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	f040 80ac 	bne.w	80033b6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 0303 	and.w	r3, r3, #3
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 80a4 	beq.w	80033b6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	f003 030f 	and.w	r3, r3, #15
 8003278:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003280:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003282:	4013      	ands	r3, r2
 8003284:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003290:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003298:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800329a:	4013      	ands	r3, r2
 800329c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80032a8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032b2:	4013      	ands	r3, r2
 80032b4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80032c0:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c8:	6a3a      	ldr	r2, [r7, #32]
 80032ca:	4013      	ands	r3, r2
 80032cc:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80032d8:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	69fa      	ldr	r2, [r7, #28]
 80032e2:	4013      	ands	r3, r2
 80032e4:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80032f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d007      	beq.n	800330c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003302:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8003304:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 f8e6 	bl	80034d8 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800330c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800330e:	2b00      	cmp	r3, #0
 8003310:	d007      	beq.n	8003322 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003318:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800331a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 f8e6 	bl	80034ee <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	099b      	lsrs	r3, r3, #6
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b00      	cmp	r3, #0
 800332c:	d01a      	beq.n	8003364 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	099b      	lsrs	r3, r3, #6
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	2b00      	cmp	r3, #0
 8003338:	d014      	beq.n	8003364 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003340:	0c1b      	lsrs	r3, r3, #16
 8003342:	b29b      	uxth	r3, r3
 8003344:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800334c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003350:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	2240      	movs	r2, #64	@ 0x40
 8003358:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	6939      	ldr	r1, [r7, #16]
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 f8d0 	bl	8003504 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	2b00      	cmp	r3, #0
 8003368:	d007      	beq.n	800337a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003370:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8003372:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f000 f8d1 	bl	800351c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00b      	beq.n	8003398 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	6a3a      	ldr	r2, [r7, #32]
 8003386:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800338e:	6a3b      	ldr	r3, [r7, #32]
 8003390:	431a      	orrs	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00b      	beq.n	80033b6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	69fa      	ldr	r2, [r7, #28]
 80033a4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d002      	beq.n	80033c6 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f874 	bl	80034ae <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80033c6:	bf00      	nop
 80033c8:	3758      	adds	r7, #88	@ 0x58
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	4000a800 	.word	0x4000a800
 80033d4:	3fcfffff 	.word	0x3fcfffff
 80033d8:	4000a000 	.word	0x4000a000

080033dc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80033e6:	bf00      	nop
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b083      	sub	sp, #12
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
 80033fa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003432:	b480      	push	{r7}
 8003434:	b083      	sub	sp, #12
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
 800343a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003452:	bf00      	nop
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003472:	b480      	push	{r7}
 8003474:	b083      	sub	sp, #12
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b083      	sub	sp, #12
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
 80034ca:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b083      	sub	sp, #12
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
 80034f6:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8003526:	bf00      	nop
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
	...

08003534 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003540:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800354a:	4ba7      	ldr	r3, [pc, #668]	@ (80037e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800354c:	4013      	ands	r3, r2
 800354e:	68ba      	ldr	r2, [r7, #8]
 8003550:	0091      	lsls	r1, r2, #2
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	6812      	ldr	r2, [r2, #0]
 8003556:	430b      	orrs	r3, r1
 8003558:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003564:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800356c:	041a      	lsls	r2, r3, #16
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357c:	68ba      	ldr	r2, [r7, #8]
 800357e:	4413      	add	r3, r2
 8003580:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800358a:	4b97      	ldr	r3, [pc, #604]	@ (80037e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800358c:	4013      	ands	r3, r2
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	0091      	lsls	r1, r2, #2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	430b      	orrs	r3, r1
 8003598:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ac:	041a      	lsls	r2, r3, #16
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	68ba      	ldr	r2, [r7, #8]
 80035c0:	4413      	add	r3, r2
 80035c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80035cc:	4b86      	ldr	r3, [pc, #536]	@ (80037e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80035ce:	4013      	ands	r3, r2
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	0091      	lsls	r1, r2, #2
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6812      	ldr	r2, [r2, #0]
 80035d8:	430b      	orrs	r3, r1
 80035da:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80035e6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ee:	041a      	lsls	r2, r3, #16
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	430a      	orrs	r2, r1
 80035f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003602:	fb02 f303 	mul.w	r3, r2, r3
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	4413      	add	r3, r2
 800360a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003614:	4b74      	ldr	r3, [pc, #464]	@ (80037e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003616:	4013      	ands	r3, r2
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	0091      	lsls	r1, r2, #2
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6812      	ldr	r2, [r2, #0]
 8003620:	430b      	orrs	r3, r1
 8003622:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800362e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003636:	041a      	lsls	r2, r3, #16
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	430a      	orrs	r2, r1
 800363e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800364a:	fb02 f303 	mul.w	r3, r2, r3
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	4413      	add	r3, r2
 8003652:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800365c:	4b62      	ldr	r3, [pc, #392]	@ (80037e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800365e:	4013      	ands	r3, r2
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	0091      	lsls	r1, r2, #2
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6812      	ldr	r2, [r2, #0]
 8003668:	430b      	orrs	r3, r1
 800366a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003676:	fb02 f303 	mul.w	r3, r2, r3
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	4413      	add	r3, r2
 800367e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003688:	4b57      	ldr	r3, [pc, #348]	@ (80037e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800368a:	4013      	ands	r3, r2
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	0091      	lsls	r1, r2, #2
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6812      	ldr	r2, [r2, #0]
 8003694:	430b      	orrs	r3, r1
 8003696:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036a2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036aa:	041a      	lsls	r2, r3, #16
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	4413      	add	r3, r2
 80036c0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80036ca:	4b47      	ldr	r3, [pc, #284]	@ (80037e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80036cc:	4013      	ands	r3, r2
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	0091      	lsls	r1, r2, #2
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	6812      	ldr	r2, [r2, #0]
 80036d6:	430b      	orrs	r3, r1
 80036d8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80036e4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ec:	041a      	lsls	r2, r3, #16
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003700:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003708:	061a      	lsls	r2, r3, #24
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003718:	4b34      	ldr	r3, [pc, #208]	@ (80037ec <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800371a:	4413      	add	r3, r2
 800371c:	009a      	lsls	r2, r3, #2
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	441a      	add	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	441a      	add	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800374e:	fb01 f303 	mul.w	r3, r1, r3
 8003752:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003754:	441a      	add	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003766:	fb01 f303 	mul.w	r3, r1, r3
 800376a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800376c:	441a      	add	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800377e:	fb01 f303 	mul.w	r3, r1, r3
 8003782:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003784:	441a      	add	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	441a      	add	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80037ae:	fb01 f303 	mul.w	r3, r1, r3
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	441a      	add	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80037ca:	fb01 f303 	mul.w	r3, r1, r3
 80037ce:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80037d0:	441a      	add	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037de:	4a04      	ldr	r2, [pc, #16]	@ (80037f0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d915      	bls.n	8003810 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80037e4:	e006      	b.n	80037f4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80037e6:	bf00      	nop
 80037e8:	ffff0003 	.word	0xffff0003
 80037ec:	10002b00 	.word	0x10002b00
 80037f0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037fa:	f043 0220 	orr.w	r2, r3, #32
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2203      	movs	r2, #3
 8003808:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e010      	b.n	8003832 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	e005      	b.n	8003824 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	3304      	adds	r3, #4
 8003822:	60fb      	str	r3, [r7, #12]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	429a      	cmp	r2, r3
 800382e:	d3f3      	bcc.n	8003818 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop

08003840 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003840:	b480      	push	{r7}
 8003842:	b089      	sub	sp, #36	@ 0x24
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10a      	bne.n	800386c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800385e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003866:	4313      	orrs	r3, r2
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	e00a      	b.n	8003882 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003874:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800387a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800387c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003880:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800388c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003892:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003898:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80038a0:	4313      	orrs	r3, r2
 80038a2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038ae:	6839      	ldr	r1, [r7, #0]
 80038b0:	fb01 f303 	mul.w	r3, r1, r3
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	69fa      	ldr	r2, [r7, #28]
 80038be:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	3304      	adds	r3, #4
 80038c4:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	693a      	ldr	r2, [r7, #16]
 80038ca:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	3304      	adds	r3, #4
 80038d0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80038d2:	2300      	movs	r3, #0
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	e020      	b.n	800391a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	3303      	adds	r3, #3
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	4413      	add	r3, r2
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	3302      	adds	r3, #2
 80038e8:	6879      	ldr	r1, [r7, #4]
 80038ea:	440b      	add	r3, r1
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80038f0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	3301      	adds	r3, #1
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	440b      	add	r3, r1
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80038fe:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	440a      	add	r2, r1
 8003906:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003908:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	3304      	adds	r3, #4
 8003912:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	3304      	adds	r3, #4
 8003918:	617b      	str	r3, [r7, #20]
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	4a06      	ldr	r2, [pc, #24]	@ (8003938 <FDCAN_CopyMessageToRAM+0xf8>)
 8003920:	5cd3      	ldrb	r3, [r2, r3]
 8003922:	461a      	mov	r2, r3
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	4293      	cmp	r3, r2
 8003928:	d3d6      	bcc.n	80038d8 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800392a:	bf00      	nop
 800392c:	bf00      	nop
 800392e:	3724      	adds	r7, #36	@ 0x24
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr
 8003938:	0800da98 	.word	0x0800da98

0800393c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800393c:	b480      	push	{r7}
 800393e:	b089      	sub	sp, #36	@ 0x24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003946:	2300      	movs	r3, #0
 8003948:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800394a:	4b89      	ldr	r3, [pc, #548]	@ (8003b70 <HAL_GPIO_Init+0x234>)
 800394c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800394e:	e194      	b.n	8003c7a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	2101      	movs	r1, #1
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	fa01 f303 	lsl.w	r3, r1, r3
 800395c:	4013      	ands	r3, r2
 800395e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 8186 	beq.w	8003c74 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f003 0303 	and.w	r3, r3, #3
 8003970:	2b01      	cmp	r3, #1
 8003972:	d005      	beq.n	8003980 <HAL_GPIO_Init+0x44>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f003 0303 	and.w	r3, r3, #3
 800397c:	2b02      	cmp	r3, #2
 800397e:	d130      	bne.n	80039e2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	2203      	movs	r2, #3
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	43db      	mvns	r3, r3
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	4013      	ands	r3, r2
 8003996:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	68da      	ldr	r2, [r3, #12]
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039b6:	2201      	movs	r2, #1
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	fa02 f303 	lsl.w	r3, r2, r3
 80039be:	43db      	mvns	r3, r3
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	4013      	ands	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	091b      	lsrs	r3, r3, #4
 80039cc:	f003 0201 	and.w	r2, r3, #1
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	69ba      	ldr	r2, [r7, #24]
 80039d8:	4313      	orrs	r3, r2
 80039da:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d017      	beq.n	8003a1e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	2203      	movs	r2, #3
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4013      	ands	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	69ba      	ldr	r2, [r7, #24]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d123      	bne.n	8003a72 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	08da      	lsrs	r2, r3, #3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	3208      	adds	r2, #8
 8003a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	f003 0307 	and.w	r3, r3, #7
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	220f      	movs	r2, #15
 8003a42:	fa02 f303 	lsl.w	r3, r2, r3
 8003a46:	43db      	mvns	r3, r3
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	691a      	ldr	r2, [r3, #16]
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	f003 0307 	and.w	r3, r3, #7
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	08da      	lsrs	r2, r3, #3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3208      	adds	r2, #8
 8003a6c:	69b9      	ldr	r1, [r7, #24]
 8003a6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	2203      	movs	r2, #3
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43db      	mvns	r3, r3
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	4013      	ands	r3, r2
 8003a88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f003 0203 	and.w	r2, r3, #3
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 80e0 	beq.w	8003c74 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8003b74 <HAL_GPIO_Init+0x238>)
 8003ab6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003aba:	4a2e      	ldr	r2, [pc, #184]	@ (8003b74 <HAL_GPIO_Init+0x238>)
 8003abc:	f043 0302 	orr.w	r3, r3, #2
 8003ac0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8003b74 <HAL_GPIO_Init+0x238>)
 8003ac6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ad2:	4a29      	ldr	r2, [pc, #164]	@ (8003b78 <HAL_GPIO_Init+0x23c>)
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	089b      	lsrs	r3, r3, #2
 8003ad8:	3302      	adds	r3, #2
 8003ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	f003 0303 	and.w	r3, r3, #3
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	220f      	movs	r2, #15
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43db      	mvns	r3, r3
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	4013      	ands	r3, r2
 8003af4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a20      	ldr	r2, [pc, #128]	@ (8003b7c <HAL_GPIO_Init+0x240>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d052      	beq.n	8003ba4 <HAL_GPIO_Init+0x268>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a1f      	ldr	r2, [pc, #124]	@ (8003b80 <HAL_GPIO_Init+0x244>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d031      	beq.n	8003b6a <HAL_GPIO_Init+0x22e>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a1e      	ldr	r2, [pc, #120]	@ (8003b84 <HAL_GPIO_Init+0x248>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d02b      	beq.n	8003b66 <HAL_GPIO_Init+0x22a>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a1d      	ldr	r2, [pc, #116]	@ (8003b88 <HAL_GPIO_Init+0x24c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d025      	beq.n	8003b62 <HAL_GPIO_Init+0x226>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a1c      	ldr	r2, [pc, #112]	@ (8003b8c <HAL_GPIO_Init+0x250>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d01f      	beq.n	8003b5e <HAL_GPIO_Init+0x222>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a1b      	ldr	r2, [pc, #108]	@ (8003b90 <HAL_GPIO_Init+0x254>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d019      	beq.n	8003b5a <HAL_GPIO_Init+0x21e>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a1a      	ldr	r2, [pc, #104]	@ (8003b94 <HAL_GPIO_Init+0x258>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d013      	beq.n	8003b56 <HAL_GPIO_Init+0x21a>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a19      	ldr	r2, [pc, #100]	@ (8003b98 <HAL_GPIO_Init+0x25c>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d00d      	beq.n	8003b52 <HAL_GPIO_Init+0x216>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a18      	ldr	r2, [pc, #96]	@ (8003b9c <HAL_GPIO_Init+0x260>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d007      	beq.n	8003b4e <HAL_GPIO_Init+0x212>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a17      	ldr	r2, [pc, #92]	@ (8003ba0 <HAL_GPIO_Init+0x264>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d101      	bne.n	8003b4a <HAL_GPIO_Init+0x20e>
 8003b46:	2309      	movs	r3, #9
 8003b48:	e02d      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b4a:	230a      	movs	r3, #10
 8003b4c:	e02b      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b4e:	2308      	movs	r3, #8
 8003b50:	e029      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b52:	2307      	movs	r3, #7
 8003b54:	e027      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b56:	2306      	movs	r3, #6
 8003b58:	e025      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b5a:	2305      	movs	r3, #5
 8003b5c:	e023      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b5e:	2304      	movs	r3, #4
 8003b60:	e021      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b62:	2303      	movs	r3, #3
 8003b64:	e01f      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b66:	2302      	movs	r3, #2
 8003b68:	e01d      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e01b      	b.n	8003ba6 <HAL_GPIO_Init+0x26a>
 8003b6e:	bf00      	nop
 8003b70:	58000080 	.word	0x58000080
 8003b74:	58024400 	.word	0x58024400
 8003b78:	58000400 	.word	0x58000400
 8003b7c:	58020000 	.word	0x58020000
 8003b80:	58020400 	.word	0x58020400
 8003b84:	58020800 	.word	0x58020800
 8003b88:	58020c00 	.word	0x58020c00
 8003b8c:	58021000 	.word	0x58021000
 8003b90:	58021400 	.word	0x58021400
 8003b94:	58021800 	.word	0x58021800
 8003b98:	58021c00 	.word	0x58021c00
 8003b9c:	58022000 	.word	0x58022000
 8003ba0:	58022400 	.word	0x58022400
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	69fa      	ldr	r2, [r7, #28]
 8003ba8:	f002 0203 	and.w	r2, r2, #3
 8003bac:	0092      	lsls	r2, r2, #2
 8003bae:	4093      	lsls	r3, r2
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bb6:	4938      	ldr	r1, [pc, #224]	@ (8003c98 <HAL_GPIO_Init+0x35c>)
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	089b      	lsrs	r3, r3, #2
 8003bbc:	3302      	adds	r3, #2
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	43db      	mvns	r3, r3
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003bea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003bf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	43db      	mvns	r3, r3
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	4013      	ands	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003c18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	43db      	mvns	r3, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	4013      	ands	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003c66:	69ba      	ldr	r2, [r7, #24]
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	3301      	adds	r3, #1
 8003c78:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	fa22 f303 	lsr.w	r3, r2, r3
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f47f ae63 	bne.w	8003950 <HAL_GPIO_Init+0x14>
  }
}
 8003c8a:	bf00      	nop
 8003c8c:	bf00      	nop
 8003c8e:	3724      	adds	r7, #36	@ 0x24
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr
 8003c98:	58000400 	.word	0x58000400

08003c9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	807b      	strh	r3, [r7, #2]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003cac:	787b      	ldrb	r3, [r7, #1]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d003      	beq.n	8003cba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cb2:	887a      	ldrh	r2, [r7, #2]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003cb8:	e003      	b.n	8003cc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003cba:	887b      	ldrh	r3, [r7, #2]
 8003cbc:	041a      	lsls	r2, r3, #16
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	619a      	str	r2, [r3, #24]
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
	...

08003cd0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003cd8:	4b19      	ldr	r3, [pc, #100]	@ (8003d40 <HAL_PWREx_ConfigSupply+0x70>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b04      	cmp	r3, #4
 8003ce2:	d00a      	beq.n	8003cfa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003ce4:	4b16      	ldr	r3, [pc, #88]	@ (8003d40 <HAL_PWREx_ConfigSupply+0x70>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f003 0307 	and.w	r3, r3, #7
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d001      	beq.n	8003cf6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e01f      	b.n	8003d36 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	e01d      	b.n	8003d36 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003cfa:	4b11      	ldr	r3, [pc, #68]	@ (8003d40 <HAL_PWREx_ConfigSupply+0x70>)
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	f023 0207 	bic.w	r2, r3, #7
 8003d02:	490f      	ldr	r1, [pc, #60]	@ (8003d40 <HAL_PWREx_ConfigSupply+0x70>)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003d0a:	f7fe fa8f 	bl	800222c <HAL_GetTick>
 8003d0e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d10:	e009      	b.n	8003d26 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d12:	f7fe fa8b 	bl	800222c <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d20:	d901      	bls.n	8003d26 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e007      	b.n	8003d36 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d26:	4b06      	ldr	r3, [pc, #24]	@ (8003d40 <HAL_PWREx_ConfigSupply+0x70>)
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d32:	d1ee      	bne.n	8003d12 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	58024800 	.word	0x58024800

08003d44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b08c      	sub	sp, #48	@ 0x30
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d102      	bne.n	8003d58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	f000 bc48 	b.w	80045e8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 8088 	beq.w	8003e76 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d66:	4b99      	ldr	r3, [pc, #612]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d70:	4b96      	ldr	r3, [pc, #600]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d78:	2b10      	cmp	r3, #16
 8003d7a:	d007      	beq.n	8003d8c <HAL_RCC_OscConfig+0x48>
 8003d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d7e:	2b18      	cmp	r3, #24
 8003d80:	d111      	bne.n	8003da6 <HAL_RCC_OscConfig+0x62>
 8003d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d10c      	bne.n	8003da6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d8c:	4b8f      	ldr	r3, [pc, #572]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d06d      	beq.n	8003e74 <HAL_RCC_OscConfig+0x130>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d169      	bne.n	8003e74 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	f000 bc21 	b.w	80045e8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dae:	d106      	bne.n	8003dbe <HAL_RCC_OscConfig+0x7a>
 8003db0:	4b86      	ldr	r3, [pc, #536]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a85      	ldr	r2, [pc, #532]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003db6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dba:	6013      	str	r3, [r2, #0]
 8003dbc:	e02e      	b.n	8003e1c <HAL_RCC_OscConfig+0xd8>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10c      	bne.n	8003de0 <HAL_RCC_OscConfig+0x9c>
 8003dc6:	4b81      	ldr	r3, [pc, #516]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a80      	ldr	r2, [pc, #512]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003dcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dd0:	6013      	str	r3, [r2, #0]
 8003dd2:	4b7e      	ldr	r3, [pc, #504]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a7d      	ldr	r2, [pc, #500]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003dd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	e01d      	b.n	8003e1c <HAL_RCC_OscConfig+0xd8>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003de8:	d10c      	bne.n	8003e04 <HAL_RCC_OscConfig+0xc0>
 8003dea:	4b78      	ldr	r3, [pc, #480]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a77      	ldr	r2, [pc, #476]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003df0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	4b75      	ldr	r3, [pc, #468]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a74      	ldr	r2, [pc, #464]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003dfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	e00b      	b.n	8003e1c <HAL_RCC_OscConfig+0xd8>
 8003e04:	4b71      	ldr	r3, [pc, #452]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a70      	ldr	r2, [pc, #448]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003e0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e0e:	6013      	str	r3, [r2, #0]
 8003e10:	4b6e      	ldr	r3, [pc, #440]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a6d      	ldr	r2, [pc, #436]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003e16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d013      	beq.n	8003e4c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e24:	f7fe fa02 	bl	800222c <HAL_GetTick>
 8003e28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e2c:	f7fe f9fe 	bl	800222c <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b64      	cmp	r3, #100	@ 0x64
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e3d4      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e3e:	4b63      	ldr	r3, [pc, #396]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d0f0      	beq.n	8003e2c <HAL_RCC_OscConfig+0xe8>
 8003e4a:	e014      	b.n	8003e76 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4c:	f7fe f9ee 	bl	800222c <HAL_GetTick>
 8003e50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e54:	f7fe f9ea 	bl	800222c <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b64      	cmp	r3, #100	@ 0x64
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e3c0      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003e66:	4b59      	ldr	r3, [pc, #356]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f0      	bne.n	8003e54 <HAL_RCC_OscConfig+0x110>
 8003e72:	e000      	b.n	8003e76 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f000 80ca 	beq.w	8004018 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e84:	4b51      	ldr	r3, [pc, #324]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e8c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e8e:	4b4f      	ldr	r3, [pc, #316]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e92:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003e94:	6a3b      	ldr	r3, [r7, #32]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d007      	beq.n	8003eaa <HAL_RCC_OscConfig+0x166>
 8003e9a:	6a3b      	ldr	r3, [r7, #32]
 8003e9c:	2b18      	cmp	r3, #24
 8003e9e:	d156      	bne.n	8003f4e <HAL_RCC_OscConfig+0x20a>
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d151      	bne.n	8003f4e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003eaa:	4b48      	ldr	r3, [pc, #288]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0304 	and.w	r3, r3, #4
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d005      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x17e>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e392      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003ec2:	4b42      	ldr	r3, [pc, #264]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f023 0219 	bic.w	r2, r3, #25
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	493f      	ldr	r1, [pc, #252]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed4:	f7fe f9aa 	bl	800222c <HAL_GetTick>
 8003ed8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003edc:	f7fe f9a6 	bl	800222c <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e37c      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003eee:	4b37      	ldr	r3, [pc, #220]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0304 	and.w	r3, r3, #4
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d0f0      	beq.n	8003edc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003efa:	f7fe f9a3 	bl	8002244 <HAL_GetREVID>
 8003efe:	4603      	mov	r3, r0
 8003f00:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d817      	bhi.n	8003f38 <HAL_RCC_OscConfig+0x1f4>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	2b40      	cmp	r3, #64	@ 0x40
 8003f0e:	d108      	bne.n	8003f22 <HAL_RCC_OscConfig+0x1de>
 8003f10:	4b2e      	ldr	r3, [pc, #184]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003f18:	4a2c      	ldr	r2, [pc, #176]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f1e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f20:	e07a      	b.n	8004018 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f22:	4b2a      	ldr	r3, [pc, #168]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	031b      	lsls	r3, r3, #12
 8003f30:	4926      	ldr	r1, [pc, #152]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f36:	e06f      	b.n	8004018 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f38:	4b24      	ldr	r3, [pc, #144]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	061b      	lsls	r3, r3, #24
 8003f46:	4921      	ldr	r1, [pc, #132]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f4c:	e064      	b.n	8004018 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d047      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003f56:	4b1d      	ldr	r3, [pc, #116]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 0219 	bic.w	r2, r3, #25
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	491a      	ldr	r1, [pc, #104]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f68:	f7fe f960 	bl	800222c <HAL_GetTick>
 8003f6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f70:	f7fe f95c 	bl	800222c <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e332      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f82:	4b12      	ldr	r3, [pc, #72]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0f0      	beq.n	8003f70 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f8e:	f7fe f959 	bl	8002244 <HAL_GetREVID>
 8003f92:	4603      	mov	r3, r0
 8003f94:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d819      	bhi.n	8003fd0 <HAL_RCC_OscConfig+0x28c>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	2b40      	cmp	r3, #64	@ 0x40
 8003fa2:	d108      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x272>
 8003fa4:	4b09      	ldr	r3, [pc, #36]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003fac:	4a07      	ldr	r2, [pc, #28]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003fae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fb2:	6053      	str	r3, [r2, #4]
 8003fb4:	e030      	b.n	8004018 <HAL_RCC_OscConfig+0x2d4>
 8003fb6:	4b05      	ldr	r3, [pc, #20]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	031b      	lsls	r3, r3, #12
 8003fc4:	4901      	ldr	r1, [pc, #4]	@ (8003fcc <HAL_RCC_OscConfig+0x288>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	604b      	str	r3, [r1, #4]
 8003fca:	e025      	b.n	8004018 <HAL_RCC_OscConfig+0x2d4>
 8003fcc:	58024400 	.word	0x58024400
 8003fd0:	4b9a      	ldr	r3, [pc, #616]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	061b      	lsls	r3, r3, #24
 8003fde:	4997      	ldr	r1, [pc, #604]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	604b      	str	r3, [r1, #4]
 8003fe4:	e018      	b.n	8004018 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fe6:	4b95      	ldr	r3, [pc, #596]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a94      	ldr	r2, [pc, #592]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8003fec:	f023 0301 	bic.w	r3, r3, #1
 8003ff0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff2:	f7fe f91b 	bl	800222c <HAL_GetTick>
 8003ff6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ff8:	e008      	b.n	800400c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ffa:	f7fe f917 	bl	800222c <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e2ed      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800400c:	4b8b      	ldr	r3, [pc, #556]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0304 	and.w	r3, r3, #4
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1f0      	bne.n	8003ffa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0310 	and.w	r3, r3, #16
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 80a9 	beq.w	8004178 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004026:	4b85      	ldr	r3, [pc, #532]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800402e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004030:	4b82      	ldr	r3, [pc, #520]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004034:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	2b08      	cmp	r3, #8
 800403a:	d007      	beq.n	800404c <HAL_RCC_OscConfig+0x308>
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	2b18      	cmp	r3, #24
 8004040:	d13a      	bne.n	80040b8 <HAL_RCC_OscConfig+0x374>
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	f003 0303 	and.w	r3, r3, #3
 8004048:	2b01      	cmp	r3, #1
 800404a:	d135      	bne.n	80040b8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800404c:	4b7b      	ldr	r3, [pc, #492]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004054:	2b00      	cmp	r3, #0
 8004056:	d005      	beq.n	8004064 <HAL_RCC_OscConfig+0x320>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	2b80      	cmp	r3, #128	@ 0x80
 800405e:	d001      	beq.n	8004064 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e2c1      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004064:	f7fe f8ee 	bl	8002244 <HAL_GetREVID>
 8004068:	4603      	mov	r3, r0
 800406a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800406e:	4293      	cmp	r3, r2
 8004070:	d817      	bhi.n	80040a2 <HAL_RCC_OscConfig+0x35e>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	2b20      	cmp	r3, #32
 8004078:	d108      	bne.n	800408c <HAL_RCC_OscConfig+0x348>
 800407a:	4b70      	ldr	r3, [pc, #448]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004082:	4a6e      	ldr	r2, [pc, #440]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004084:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004088:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800408a:	e075      	b.n	8004178 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800408c:	4b6b      	ldr	r3, [pc, #428]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	069b      	lsls	r3, r3, #26
 800409a:	4968      	ldr	r1, [pc, #416]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800409c:	4313      	orrs	r3, r2
 800409e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040a0:	e06a      	b.n	8004178 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040a2:	4b66      	ldr	r3, [pc, #408]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	061b      	lsls	r3, r3, #24
 80040b0:	4962      	ldr	r1, [pc, #392]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040b6:	e05f      	b.n	8004178 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	69db      	ldr	r3, [r3, #28]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d042      	beq.n	8004146 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80040c0:	4b5e      	ldr	r3, [pc, #376]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a5d      	ldr	r2, [pc, #372]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80040c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040cc:	f7fe f8ae 	bl	800222c <HAL_GetTick>
 80040d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80040d4:	f7fe f8aa 	bl	800222c <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e280      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80040e6:	4b55      	ldr	r3, [pc, #340]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0f0      	beq.n	80040d4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040f2:	f7fe f8a7 	bl	8002244 <HAL_GetREVID>
 80040f6:	4603      	mov	r3, r0
 80040f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d817      	bhi.n	8004130 <HAL_RCC_OscConfig+0x3ec>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	2b20      	cmp	r3, #32
 8004106:	d108      	bne.n	800411a <HAL_RCC_OscConfig+0x3d6>
 8004108:	4b4c      	ldr	r3, [pc, #304]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004110:	4a4a      	ldr	r2, [pc, #296]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004112:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004116:	6053      	str	r3, [r2, #4]
 8004118:	e02e      	b.n	8004178 <HAL_RCC_OscConfig+0x434>
 800411a:	4b48      	ldr	r3, [pc, #288]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	069b      	lsls	r3, r3, #26
 8004128:	4944      	ldr	r1, [pc, #272]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800412a:	4313      	orrs	r3, r2
 800412c:	604b      	str	r3, [r1, #4]
 800412e:	e023      	b.n	8004178 <HAL_RCC_OscConfig+0x434>
 8004130:	4b42      	ldr	r3, [pc, #264]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	061b      	lsls	r3, r3, #24
 800413e:	493f      	ldr	r1, [pc, #252]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004140:	4313      	orrs	r3, r2
 8004142:	60cb      	str	r3, [r1, #12]
 8004144:	e018      	b.n	8004178 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004146:	4b3d      	ldr	r3, [pc, #244]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a3c      	ldr	r2, [pc, #240]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800414c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004152:	f7fe f86b 	bl	800222c <HAL_GetTick>
 8004156:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800415a:	f7fe f867 	bl	800222c <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e23d      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800416c:	4b33      	ldr	r3, [pc, #204]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1f0      	bne.n	800415a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0308 	and.w	r3, r3, #8
 8004180:	2b00      	cmp	r3, #0
 8004182:	d036      	beq.n	80041f2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d019      	beq.n	80041c0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800418c:	4b2b      	ldr	r3, [pc, #172]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800418e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004190:	4a2a      	ldr	r2, [pc, #168]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004192:	f043 0301 	orr.w	r3, r3, #1
 8004196:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004198:	f7fe f848 	bl	800222c <HAL_GetTick>
 800419c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041a0:	f7fe f844 	bl	800222c <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e21a      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80041b2:	4b22      	ldr	r3, [pc, #136]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80041b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d0f0      	beq.n	80041a0 <HAL_RCC_OscConfig+0x45c>
 80041be:	e018      	b.n	80041f2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041c0:	4b1e      	ldr	r3, [pc, #120]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80041c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c4:	4a1d      	ldr	r2, [pc, #116]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80041c6:	f023 0301 	bic.w	r3, r3, #1
 80041ca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041cc:	f7fe f82e 	bl	800222c <HAL_GetTick>
 80041d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041d4:	f7fe f82a 	bl	800222c <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e200      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80041e6:	4b15      	ldr	r3, [pc, #84]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 80041e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1f0      	bne.n	80041d4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0320 	and.w	r3, r3, #32
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d039      	beq.n	8004272 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d01c      	beq.n	8004240 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004206:	4b0d      	ldr	r3, [pc, #52]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a0c      	ldr	r2, [pc, #48]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800420c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004210:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004212:	f7fe f80b 	bl	800222c <HAL_GetTick>
 8004216:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004218:	e008      	b.n	800422c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800421a:	f7fe f807 	bl	800222c <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	2b02      	cmp	r3, #2
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e1dd      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800422c:	4b03      	ldr	r3, [pc, #12]	@ (800423c <HAL_RCC_OscConfig+0x4f8>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0f0      	beq.n	800421a <HAL_RCC_OscConfig+0x4d6>
 8004238:	e01b      	b.n	8004272 <HAL_RCC_OscConfig+0x52e>
 800423a:	bf00      	nop
 800423c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004240:	4b9b      	ldr	r3, [pc, #620]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a9a      	ldr	r2, [pc, #616]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004246:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800424a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800424c:	f7fd ffee 	bl	800222c <HAL_GetTick>
 8004250:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004252:	e008      	b.n	8004266 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004254:	f7fd ffea 	bl	800222c <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b02      	cmp	r3, #2
 8004260:	d901      	bls.n	8004266 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e1c0      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004266:	4b92      	ldr	r3, [pc, #584]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1f0      	bne.n	8004254 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0304 	and.w	r3, r3, #4
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 8081 	beq.w	8004382 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004280:	4b8c      	ldr	r3, [pc, #560]	@ (80044b4 <HAL_RCC_OscConfig+0x770>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a8b      	ldr	r2, [pc, #556]	@ (80044b4 <HAL_RCC_OscConfig+0x770>)
 8004286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800428a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800428c:	f7fd ffce 	bl	800222c <HAL_GetTick>
 8004290:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004294:	f7fd ffca 	bl	800222c <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b64      	cmp	r3, #100	@ 0x64
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e1a0      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042a6:	4b83      	ldr	r3, [pc, #524]	@ (80044b4 <HAL_RCC_OscConfig+0x770>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d0f0      	beq.n	8004294 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d106      	bne.n	80042c8 <HAL_RCC_OscConfig+0x584>
 80042ba:	4b7d      	ldr	r3, [pc, #500]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80042bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042be:	4a7c      	ldr	r2, [pc, #496]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80042c0:	f043 0301 	orr.w	r3, r3, #1
 80042c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80042c6:	e02d      	b.n	8004324 <HAL_RCC_OscConfig+0x5e0>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10c      	bne.n	80042ea <HAL_RCC_OscConfig+0x5a6>
 80042d0:	4b77      	ldr	r3, [pc, #476]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80042d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d4:	4a76      	ldr	r2, [pc, #472]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80042d6:	f023 0301 	bic.w	r3, r3, #1
 80042da:	6713      	str	r3, [r2, #112]	@ 0x70
 80042dc:	4b74      	ldr	r3, [pc, #464]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80042de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e0:	4a73      	ldr	r2, [pc, #460]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80042e2:	f023 0304 	bic.w	r3, r3, #4
 80042e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80042e8:	e01c      	b.n	8004324 <HAL_RCC_OscConfig+0x5e0>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	2b05      	cmp	r3, #5
 80042f0:	d10c      	bne.n	800430c <HAL_RCC_OscConfig+0x5c8>
 80042f2:	4b6f      	ldr	r3, [pc, #444]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80042f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f6:	4a6e      	ldr	r2, [pc, #440]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80042f8:	f043 0304 	orr.w	r3, r3, #4
 80042fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80042fe:	4b6c      	ldr	r3, [pc, #432]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004302:	4a6b      	ldr	r2, [pc, #428]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004304:	f043 0301 	orr.w	r3, r3, #1
 8004308:	6713      	str	r3, [r2, #112]	@ 0x70
 800430a:	e00b      	b.n	8004324 <HAL_RCC_OscConfig+0x5e0>
 800430c:	4b68      	ldr	r3, [pc, #416]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800430e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004310:	4a67      	ldr	r2, [pc, #412]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004312:	f023 0301 	bic.w	r3, r3, #1
 8004316:	6713      	str	r3, [r2, #112]	@ 0x70
 8004318:	4b65      	ldr	r3, [pc, #404]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800431a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800431c:	4a64      	ldr	r2, [pc, #400]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800431e:	f023 0304 	bic.w	r3, r3, #4
 8004322:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d015      	beq.n	8004358 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800432c:	f7fd ff7e 	bl	800222c <HAL_GetTick>
 8004330:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004332:	e00a      	b.n	800434a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004334:	f7fd ff7a 	bl	800222c <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004342:	4293      	cmp	r3, r2
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e14e      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800434a:	4b59      	ldr	r3, [pc, #356]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800434c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d0ee      	beq.n	8004334 <HAL_RCC_OscConfig+0x5f0>
 8004356:	e014      	b.n	8004382 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004358:	f7fd ff68 	bl	800222c <HAL_GetTick>
 800435c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800435e:	e00a      	b.n	8004376 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004360:	f7fd ff64 	bl	800222c <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800436e:	4293      	cmp	r3, r2
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e138      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004376:	4b4e      	ldr	r3, [pc, #312]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1ee      	bne.n	8004360 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 812d 	beq.w	80045e6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800438c:	4b48      	ldr	r3, [pc, #288]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004394:	2b18      	cmp	r3, #24
 8004396:	f000 80bd 	beq.w	8004514 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	2b02      	cmp	r3, #2
 80043a0:	f040 809e 	bne.w	80044e0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043a4:	4b42      	ldr	r3, [pc, #264]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a41      	ldr	r2, [pc, #260]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80043aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b0:	f7fd ff3c 	bl	800222c <HAL_GetTick>
 80043b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b8:	f7fd ff38 	bl	800222c <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e10e      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043ca:	4b39      	ldr	r3, [pc, #228]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1f0      	bne.n	80043b8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043d6:	4b36      	ldr	r3, [pc, #216]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80043d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043da:	4b37      	ldr	r3, [pc, #220]	@ (80044b8 <HAL_RCC_OscConfig+0x774>)
 80043dc:	4013      	ands	r3, r2
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80043e6:	0112      	lsls	r2, r2, #4
 80043e8:	430a      	orrs	r2, r1
 80043ea:	4931      	ldr	r1, [pc, #196]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f4:	3b01      	subs	r3, #1
 80043f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043fe:	3b01      	subs	r3, #1
 8004400:	025b      	lsls	r3, r3, #9
 8004402:	b29b      	uxth	r3, r3
 8004404:	431a      	orrs	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440a:	3b01      	subs	r3, #1
 800440c:	041b      	lsls	r3, r3, #16
 800440e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004418:	3b01      	subs	r3, #1
 800441a:	061b      	lsls	r3, r3, #24
 800441c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004420:	4923      	ldr	r1, [pc, #140]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004422:	4313      	orrs	r3, r2
 8004424:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004426:	4b22      	ldr	r3, [pc, #136]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442a:	4a21      	ldr	r2, [pc, #132]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800442c:	f023 0301 	bic.w	r3, r3, #1
 8004430:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004432:	4b1f      	ldr	r3, [pc, #124]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004434:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004436:	4b21      	ldr	r3, [pc, #132]	@ (80044bc <HAL_RCC_OscConfig+0x778>)
 8004438:	4013      	ands	r3, r2
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800443e:	00d2      	lsls	r2, r2, #3
 8004440:	491b      	ldr	r1, [pc, #108]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004442:	4313      	orrs	r3, r2
 8004444:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004446:	4b1a      	ldr	r3, [pc, #104]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	f023 020c 	bic.w	r2, r3, #12
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	4917      	ldr	r1, [pc, #92]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004454:	4313      	orrs	r3, r2
 8004456:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004458:	4b15      	ldr	r3, [pc, #84]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800445a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445c:	f023 0202 	bic.w	r2, r3, #2
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004464:	4912      	ldr	r1, [pc, #72]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004466:	4313      	orrs	r3, r2
 8004468:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800446a:	4b11      	ldr	r3, [pc, #68]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800446c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446e:	4a10      	ldr	r2, [pc, #64]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004474:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004476:	4b0e      	ldr	r3, [pc, #56]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447a:	4a0d      	ldr	r2, [pc, #52]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800447c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004480:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004482:	4b0b      	ldr	r3, [pc, #44]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004486:	4a0a      	ldr	r2, [pc, #40]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004488:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800448c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800448e:	4b08      	ldr	r3, [pc, #32]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004492:	4a07      	ldr	r2, [pc, #28]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 8004494:	f043 0301 	orr.w	r3, r3, #1
 8004498:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800449a:	4b05      	ldr	r3, [pc, #20]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a04      	ldr	r2, [pc, #16]	@ (80044b0 <HAL_RCC_OscConfig+0x76c>)
 80044a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a6:	f7fd fec1 	bl	800222c <HAL_GetTick>
 80044aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80044ac:	e011      	b.n	80044d2 <HAL_RCC_OscConfig+0x78e>
 80044ae:	bf00      	nop
 80044b0:	58024400 	.word	0x58024400
 80044b4:	58024800 	.word	0x58024800
 80044b8:	fffffc0c 	.word	0xfffffc0c
 80044bc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044c0:	f7fd feb4 	bl	800222c <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e08a      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80044d2:	4b47      	ldr	r3, [pc, #284]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d0f0      	beq.n	80044c0 <HAL_RCC_OscConfig+0x77c>
 80044de:	e082      	b.n	80045e6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044e0:	4b43      	ldr	r3, [pc, #268]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a42      	ldr	r2, [pc, #264]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80044e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ec:	f7fd fe9e 	bl	800222c <HAL_GetTick>
 80044f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044f2:	e008      	b.n	8004506 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f4:	f7fd fe9a 	bl	800222c <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e070      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004506:	4b3a      	ldr	r3, [pc, #232]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1f0      	bne.n	80044f4 <HAL_RCC_OscConfig+0x7b0>
 8004512:	e068      	b.n	80045e6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004514:	4b36      	ldr	r3, [pc, #216]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 8004516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004518:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800451a:	4b35      	ldr	r3, [pc, #212]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 800451c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004524:	2b01      	cmp	r3, #1
 8004526:	d031      	beq.n	800458c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	f003 0203 	and.w	r2, r3, #3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004532:	429a      	cmp	r2, r3
 8004534:	d12a      	bne.n	800458c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	091b      	lsrs	r3, r3, #4
 800453a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004542:	429a      	cmp	r2, r3
 8004544:	d122      	bne.n	800458c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004550:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004552:	429a      	cmp	r2, r3
 8004554:	d11a      	bne.n	800458c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	0a5b      	lsrs	r3, r3, #9
 800455a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004562:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004564:	429a      	cmp	r2, r3
 8004566:	d111      	bne.n	800458c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	0c1b      	lsrs	r3, r3, #16
 800456c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004574:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004576:	429a      	cmp	r2, r3
 8004578:	d108      	bne.n	800458c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	0e1b      	lsrs	r3, r3, #24
 800457e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004586:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004588:	429a      	cmp	r2, r3
 800458a:	d001      	beq.n	8004590 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e02b      	b.n	80045e8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004590:	4b17      	ldr	r3, [pc, #92]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 8004592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004594:	08db      	lsrs	r3, r3, #3
 8004596:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800459a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d01f      	beq.n	80045e6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80045a6:	4b12      	ldr	r3, [pc, #72]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80045a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045aa:	4a11      	ldr	r2, [pc, #68]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80045ac:	f023 0301 	bic.w	r3, r3, #1
 80045b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80045b2:	f7fd fe3b 	bl	800222c <HAL_GetTick>
 80045b6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80045b8:	bf00      	nop
 80045ba:	f7fd fe37 	bl	800222c <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d0f9      	beq.n	80045ba <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80045c6:	4b0a      	ldr	r3, [pc, #40]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80045c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045ca:	4b0a      	ldr	r3, [pc, #40]	@ (80045f4 <HAL_RCC_OscConfig+0x8b0>)
 80045cc:	4013      	ands	r3, r2
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80045d2:	00d2      	lsls	r2, r2, #3
 80045d4:	4906      	ldr	r1, [pc, #24]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80045da:	4b05      	ldr	r3, [pc, #20]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80045dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045de:	4a04      	ldr	r2, [pc, #16]	@ (80045f0 <HAL_RCC_OscConfig+0x8ac>)
 80045e0:	f043 0301 	orr.w	r3, r3, #1
 80045e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3730      	adds	r7, #48	@ 0x30
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	58024400 	.word	0x58024400
 80045f4:	ffff0007 	.word	0xffff0007

080045f8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b086      	sub	sp, #24
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d101      	bne.n	800460c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e19c      	b.n	8004946 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800460c:	4b8a      	ldr	r3, [pc, #552]	@ (8004838 <HAL_RCC_ClockConfig+0x240>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 030f 	and.w	r3, r3, #15
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d910      	bls.n	800463c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800461a:	4b87      	ldr	r3, [pc, #540]	@ (8004838 <HAL_RCC_ClockConfig+0x240>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f023 020f 	bic.w	r2, r3, #15
 8004622:	4985      	ldr	r1, [pc, #532]	@ (8004838 <HAL_RCC_ClockConfig+0x240>)
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	4313      	orrs	r3, r2
 8004628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800462a:	4b83      	ldr	r3, [pc, #524]	@ (8004838 <HAL_RCC_ClockConfig+0x240>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 030f 	and.w	r3, r3, #15
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	429a      	cmp	r2, r3
 8004636:	d001      	beq.n	800463c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e184      	b.n	8004946 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0304 	and.w	r3, r3, #4
 8004644:	2b00      	cmp	r3, #0
 8004646:	d010      	beq.n	800466a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	691a      	ldr	r2, [r3, #16]
 800464c:	4b7b      	ldr	r3, [pc, #492]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004654:	429a      	cmp	r2, r3
 8004656:	d908      	bls.n	800466a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004658:	4b78      	ldr	r3, [pc, #480]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	4975      	ldr	r1, [pc, #468]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 8004666:	4313      	orrs	r3, r2
 8004668:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	2b00      	cmp	r3, #0
 8004674:	d010      	beq.n	8004698 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	695a      	ldr	r2, [r3, #20]
 800467a:	4b70      	ldr	r3, [pc, #448]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004682:	429a      	cmp	r2, r3
 8004684:	d908      	bls.n	8004698 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004686:	4b6d      	ldr	r3, [pc, #436]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 8004688:	69db      	ldr	r3, [r3, #28]
 800468a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	496a      	ldr	r1, [pc, #424]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 8004694:	4313      	orrs	r3, r2
 8004696:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d010      	beq.n	80046c6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	699a      	ldr	r2, [r3, #24]
 80046a8:	4b64      	ldr	r3, [pc, #400]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80046aa:	69db      	ldr	r3, [r3, #28]
 80046ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d908      	bls.n	80046c6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80046b4:	4b61      	ldr	r3, [pc, #388]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80046b6:	69db      	ldr	r3, [r3, #28]
 80046b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	495e      	ldr	r1, [pc, #376]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0320 	and.w	r3, r3, #32
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d010      	beq.n	80046f4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	69da      	ldr	r2, [r3, #28]
 80046d6:	4b59      	ldr	r3, [pc, #356]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046de:	429a      	cmp	r2, r3
 80046e0:	d908      	bls.n	80046f4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80046e2:	4b56      	ldr	r3, [pc, #344]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80046e4:	6a1b      	ldr	r3, [r3, #32]
 80046e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	4953      	ldr	r1, [pc, #332]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d010      	beq.n	8004722 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68da      	ldr	r2, [r3, #12]
 8004704:	4b4d      	ldr	r3, [pc, #308]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	f003 030f 	and.w	r3, r3, #15
 800470c:	429a      	cmp	r2, r3
 800470e:	d908      	bls.n	8004722 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004710:	4b4a      	ldr	r3, [pc, #296]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	f023 020f 	bic.w	r2, r3, #15
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	4947      	ldr	r1, [pc, #284]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800471e:	4313      	orrs	r3, r2
 8004720:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	d055      	beq.n	80047da <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800472e:	4b43      	ldr	r3, [pc, #268]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	4940      	ldr	r1, [pc, #256]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800473c:	4313      	orrs	r3, r2
 800473e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	2b02      	cmp	r3, #2
 8004746:	d107      	bne.n	8004758 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004748:	4b3c      	ldr	r3, [pc, #240]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d121      	bne.n	8004798 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e0f6      	b.n	8004946 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	2b03      	cmp	r3, #3
 800475e:	d107      	bne.n	8004770 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004760:	4b36      	ldr	r3, [pc, #216]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d115      	bne.n	8004798 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e0ea      	b.n	8004946 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d107      	bne.n	8004788 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004778:	4b30      	ldr	r3, [pc, #192]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004780:	2b00      	cmp	r3, #0
 8004782:	d109      	bne.n	8004798 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e0de      	b.n	8004946 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004788:	4b2c      	ldr	r3, [pc, #176]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0304 	and.w	r3, r3, #4
 8004790:	2b00      	cmp	r3, #0
 8004792:	d101      	bne.n	8004798 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e0d6      	b.n	8004946 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004798:	4b28      	ldr	r3, [pc, #160]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	f023 0207 	bic.w	r2, r3, #7
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	4925      	ldr	r1, [pc, #148]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047aa:	f7fd fd3f 	bl	800222c <HAL_GetTick>
 80047ae:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047b0:	e00a      	b.n	80047c8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047b2:	f7fd fd3b 	bl	800222c <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e0be      	b.n	8004946 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047c8:	4b1c      	ldr	r3, [pc, #112]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	00db      	lsls	r3, r3, #3
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d1eb      	bne.n	80047b2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d010      	beq.n	8004808 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	4b14      	ldr	r3, [pc, #80]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	f003 030f 	and.w	r3, r3, #15
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d208      	bcs.n	8004808 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047f6:	4b11      	ldr	r3, [pc, #68]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	f023 020f 	bic.w	r2, r3, #15
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	490e      	ldr	r1, [pc, #56]	@ (800483c <HAL_RCC_ClockConfig+0x244>)
 8004804:	4313      	orrs	r3, r2
 8004806:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004808:	4b0b      	ldr	r3, [pc, #44]	@ (8004838 <HAL_RCC_ClockConfig+0x240>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 030f 	and.w	r3, r3, #15
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	429a      	cmp	r2, r3
 8004814:	d214      	bcs.n	8004840 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004816:	4b08      	ldr	r3, [pc, #32]	@ (8004838 <HAL_RCC_ClockConfig+0x240>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f023 020f 	bic.w	r2, r3, #15
 800481e:	4906      	ldr	r1, [pc, #24]	@ (8004838 <HAL_RCC_ClockConfig+0x240>)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	4313      	orrs	r3, r2
 8004824:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004826:	4b04      	ldr	r3, [pc, #16]	@ (8004838 <HAL_RCC_ClockConfig+0x240>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 030f 	and.w	r3, r3, #15
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	429a      	cmp	r2, r3
 8004832:	d005      	beq.n	8004840 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e086      	b.n	8004946 <HAL_RCC_ClockConfig+0x34e>
 8004838:	52002000 	.word	0x52002000
 800483c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0304 	and.w	r3, r3, #4
 8004848:	2b00      	cmp	r3, #0
 800484a:	d010      	beq.n	800486e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	691a      	ldr	r2, [r3, #16]
 8004850:	4b3f      	ldr	r3, [pc, #252]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004858:	429a      	cmp	r2, r3
 800485a:	d208      	bcs.n	800486e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800485c:	4b3c      	ldr	r3, [pc, #240]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	691b      	ldr	r3, [r3, #16]
 8004868:	4939      	ldr	r1, [pc, #228]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 800486a:	4313      	orrs	r3, r2
 800486c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0308 	and.w	r3, r3, #8
 8004876:	2b00      	cmp	r3, #0
 8004878:	d010      	beq.n	800489c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	695a      	ldr	r2, [r3, #20]
 800487e:	4b34      	ldr	r3, [pc, #208]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004886:	429a      	cmp	r2, r3
 8004888:	d208      	bcs.n	800489c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800488a:	4b31      	ldr	r3, [pc, #196]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	492e      	ldr	r1, [pc, #184]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 8004898:	4313      	orrs	r3, r2
 800489a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0310 	and.w	r3, r3, #16
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d010      	beq.n	80048ca <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	699a      	ldr	r2, [r3, #24]
 80048ac:	4b28      	ldr	r3, [pc, #160]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d208      	bcs.n	80048ca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80048b8:	4b25      	ldr	r3, [pc, #148]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 80048ba:	69db      	ldr	r3, [r3, #28]
 80048bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	4922      	ldr	r1, [pc, #136]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0320 	and.w	r3, r3, #32
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d010      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69da      	ldr	r2, [r3, #28]
 80048da:	4b1d      	ldr	r3, [pc, #116]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d208      	bcs.n	80048f8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80048e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	4917      	ldr	r1, [pc, #92]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80048f8:	f000 f834 	bl	8004964 <HAL_RCC_GetSysClockFreq>
 80048fc:	4602      	mov	r2, r0
 80048fe:	4b14      	ldr	r3, [pc, #80]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	0a1b      	lsrs	r3, r3, #8
 8004904:	f003 030f 	and.w	r3, r3, #15
 8004908:	4912      	ldr	r1, [pc, #72]	@ (8004954 <HAL_RCC_ClockConfig+0x35c>)
 800490a:	5ccb      	ldrb	r3, [r1, r3]
 800490c:	f003 031f 	and.w	r3, r3, #31
 8004910:	fa22 f303 	lsr.w	r3, r2, r3
 8004914:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004916:	4b0e      	ldr	r3, [pc, #56]	@ (8004950 <HAL_RCC_ClockConfig+0x358>)
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	f003 030f 	and.w	r3, r3, #15
 800491e:	4a0d      	ldr	r2, [pc, #52]	@ (8004954 <HAL_RCC_ClockConfig+0x35c>)
 8004920:	5cd3      	ldrb	r3, [r2, r3]
 8004922:	f003 031f 	and.w	r3, r3, #31
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	fa22 f303 	lsr.w	r3, r2, r3
 800492c:	4a0a      	ldr	r2, [pc, #40]	@ (8004958 <HAL_RCC_ClockConfig+0x360>)
 800492e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004930:	4a0a      	ldr	r2, [pc, #40]	@ (800495c <HAL_RCC_ClockConfig+0x364>)
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004936:	4b0a      	ldr	r3, [pc, #40]	@ (8004960 <HAL_RCC_ClockConfig+0x368>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4618      	mov	r0, r3
 800493c:	f7fd f80c 	bl	8001958 <HAL_InitTick>
 8004940:	4603      	mov	r3, r0
 8004942:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004944:	7bfb      	ldrb	r3, [r7, #15]
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	58024400 	.word	0x58024400
 8004954:	0800da7c 	.word	0x0800da7c
 8004958:	24000004 	.word	0x24000004
 800495c:	24000000 	.word	0x24000000
 8004960:	24000024 	.word	0x24000024

08004964 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004964:	b480      	push	{r7}
 8004966:	b089      	sub	sp, #36	@ 0x24
 8004968:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800496a:	4bb3      	ldr	r3, [pc, #716]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004972:	2b18      	cmp	r3, #24
 8004974:	f200 8155 	bhi.w	8004c22 <HAL_RCC_GetSysClockFreq+0x2be>
 8004978:	a201      	add	r2, pc, #4	@ (adr r2, 8004980 <HAL_RCC_GetSysClockFreq+0x1c>)
 800497a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497e:	bf00      	nop
 8004980:	080049e5 	.word	0x080049e5
 8004984:	08004c23 	.word	0x08004c23
 8004988:	08004c23 	.word	0x08004c23
 800498c:	08004c23 	.word	0x08004c23
 8004990:	08004c23 	.word	0x08004c23
 8004994:	08004c23 	.word	0x08004c23
 8004998:	08004c23 	.word	0x08004c23
 800499c:	08004c23 	.word	0x08004c23
 80049a0:	08004a0b 	.word	0x08004a0b
 80049a4:	08004c23 	.word	0x08004c23
 80049a8:	08004c23 	.word	0x08004c23
 80049ac:	08004c23 	.word	0x08004c23
 80049b0:	08004c23 	.word	0x08004c23
 80049b4:	08004c23 	.word	0x08004c23
 80049b8:	08004c23 	.word	0x08004c23
 80049bc:	08004c23 	.word	0x08004c23
 80049c0:	08004a11 	.word	0x08004a11
 80049c4:	08004c23 	.word	0x08004c23
 80049c8:	08004c23 	.word	0x08004c23
 80049cc:	08004c23 	.word	0x08004c23
 80049d0:	08004c23 	.word	0x08004c23
 80049d4:	08004c23 	.word	0x08004c23
 80049d8:	08004c23 	.word	0x08004c23
 80049dc:	08004c23 	.word	0x08004c23
 80049e0:	08004a17 	.word	0x08004a17
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049e4:	4b94      	ldr	r3, [pc, #592]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d009      	beq.n	8004a04 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049f0:	4b91      	ldr	r3, [pc, #580]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	08db      	lsrs	r3, r3, #3
 80049f6:	f003 0303 	and.w	r3, r3, #3
 80049fa:	4a90      	ldr	r2, [pc, #576]	@ (8004c3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80049fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004a00:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004a02:	e111      	b.n	8004c28 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004a04:	4b8d      	ldr	r3, [pc, #564]	@ (8004c3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a06:	61bb      	str	r3, [r7, #24]
      break;
 8004a08:	e10e      	b.n	8004c28 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004a0a:	4b8d      	ldr	r3, [pc, #564]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004a0c:	61bb      	str	r3, [r7, #24]
      break;
 8004a0e:	e10b      	b.n	8004c28 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004a10:	4b8c      	ldr	r3, [pc, #560]	@ (8004c44 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004a12:	61bb      	str	r3, [r7, #24]
      break;
 8004a14:	e108      	b.n	8004c28 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a16:	4b88      	ldr	r3, [pc, #544]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a1a:	f003 0303 	and.w	r3, r3, #3
 8004a1e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004a20:	4b85      	ldr	r3, [pc, #532]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a24:	091b      	lsrs	r3, r3, #4
 8004a26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a2a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004a2c:	4b82      	ldr	r3, [pc, #520]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004a36:	4b80      	ldr	r3, [pc, #512]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a3a:	08db      	lsrs	r3, r3, #3
 8004a3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	fb02 f303 	mul.w	r3, r2, r3
 8004a46:	ee07 3a90 	vmov	s15, r3
 8004a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a4e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 80e1 	beq.w	8004c1c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	f000 8083 	beq.w	8004b68 <HAL_RCC_GetSysClockFreq+0x204>
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	f200 80a1 	bhi.w	8004bac <HAL_RCC_GetSysClockFreq+0x248>
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d003      	beq.n	8004a78 <HAL_RCC_GetSysClockFreq+0x114>
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d056      	beq.n	8004b24 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004a76:	e099      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a78:	4b6f      	ldr	r3, [pc, #444]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0320 	and.w	r3, r3, #32
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d02d      	beq.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a84:	4b6c      	ldr	r3, [pc, #432]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	08db      	lsrs	r3, r3, #3
 8004a8a:	f003 0303 	and.w	r3, r3, #3
 8004a8e:	4a6b      	ldr	r2, [pc, #428]	@ (8004c3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a90:	fa22 f303 	lsr.w	r3, r2, r3
 8004a94:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	ee07 3a90 	vmov	s15, r3
 8004a9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	ee07 3a90 	vmov	s15, r3
 8004aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aae:	4b62      	ldr	r3, [pc, #392]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ab6:	ee07 3a90 	vmov	s15, r3
 8004aba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004abe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ac2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004c48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ac6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ace:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ad2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ada:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004ade:	e087      	b.n	8004bf0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	ee07 3a90 	vmov	s15, r3
 8004ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004c4c <HAL_RCC_GetSysClockFreq+0x2e8>
 8004aee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004af2:	4b51      	ldr	r3, [pc, #324]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afa:	ee07 3a90 	vmov	s15, r3
 8004afe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b02:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b06:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004c48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b22:	e065      	b.n	8004bf0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	ee07 3a90 	vmov	s15, r3
 8004b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b2e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004c50 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004b32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b36:	4b40      	ldr	r3, [pc, #256]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b3e:	ee07 3a90 	vmov	s15, r3
 8004b42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b46:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b4a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004c48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b66:	e043      	b.n	8004bf0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	ee07 3a90 	vmov	s15, r3
 8004b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b72:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004c54 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004b76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b7a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b82:	ee07 3a90 	vmov	s15, r3
 8004b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b8e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004c48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ba6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004baa:	e021      	b.n	8004bf0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	ee07 3a90 	vmov	s15, r3
 8004bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bb6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004c50 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bc6:	ee07 3a90 	vmov	s15, r3
 8004bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bce:	ed97 6a02 	vldr	s12, [r7, #8]
 8004bd2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004c48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004bee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004bf0:	4b11      	ldr	r3, [pc, #68]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf4:	0a5b      	lsrs	r3, r3, #9
 8004bf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	ee07 3a90 	vmov	s15, r3
 8004c04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c08:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c14:	ee17 3a90 	vmov	r3, s15
 8004c18:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004c1a:	e005      	b.n	8004c28 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	61bb      	str	r3, [r7, #24]
      break;
 8004c20:	e002      	b.n	8004c28 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004c22:	4b07      	ldr	r3, [pc, #28]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004c24:	61bb      	str	r3, [r7, #24]
      break;
 8004c26:	bf00      	nop
  }

  return sysclockfreq;
 8004c28:	69bb      	ldr	r3, [r7, #24]
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3724      	adds	r7, #36	@ 0x24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	58024400 	.word	0x58024400
 8004c3c:	03d09000 	.word	0x03d09000
 8004c40:	003d0900 	.word	0x003d0900
 8004c44:	007a1200 	.word	0x007a1200
 8004c48:	46000000 	.word	0x46000000
 8004c4c:	4c742400 	.word	0x4c742400
 8004c50:	4a742400 	.word	0x4a742400
 8004c54:	4af42400 	.word	0x4af42400

08004c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004c5e:	f7ff fe81 	bl	8004964 <HAL_RCC_GetSysClockFreq>
 8004c62:	4602      	mov	r2, r0
 8004c64:	4b10      	ldr	r3, [pc, #64]	@ (8004ca8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004c66:	699b      	ldr	r3, [r3, #24]
 8004c68:	0a1b      	lsrs	r3, r3, #8
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	490f      	ldr	r1, [pc, #60]	@ (8004cac <HAL_RCC_GetHCLKFreq+0x54>)
 8004c70:	5ccb      	ldrb	r3, [r1, r3]
 8004c72:	f003 031f 	and.w	r3, r3, #31
 8004c76:	fa22 f303 	lsr.w	r3, r2, r3
 8004c7a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	f003 030f 	and.w	r3, r3, #15
 8004c84:	4a09      	ldr	r2, [pc, #36]	@ (8004cac <HAL_RCC_GetHCLKFreq+0x54>)
 8004c86:	5cd3      	ldrb	r3, [r2, r3]
 8004c88:	f003 031f 	and.w	r3, r3, #31
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c92:	4a07      	ldr	r2, [pc, #28]	@ (8004cb0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004c94:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c96:	4a07      	ldr	r2, [pc, #28]	@ (8004cb4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004c9c:	4b04      	ldr	r3, [pc, #16]	@ (8004cb0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3708      	adds	r7, #8
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	58024400 	.word	0x58024400
 8004cac:	0800da7c 	.word	0x0800da7c
 8004cb0:	24000004 	.word	0x24000004
 8004cb4:	24000000 	.word	0x24000000

08004cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004cbc:	f7ff ffcc 	bl	8004c58 <HAL_RCC_GetHCLKFreq>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	4b06      	ldr	r3, [pc, #24]	@ (8004cdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cc4:	69db      	ldr	r3, [r3, #28]
 8004cc6:	091b      	lsrs	r3, r3, #4
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	4904      	ldr	r1, [pc, #16]	@ (8004ce0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004cce:	5ccb      	ldrb	r3, [r1, r3]
 8004cd0:	f003 031f 	and.w	r3, r3, #31
 8004cd4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	58024400 	.word	0x58024400
 8004ce0:	0800da7c 	.word	0x0800da7c

08004ce4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004ce8:	f7ff ffb6 	bl	8004c58 <HAL_RCC_GetHCLKFreq>
 8004cec:	4602      	mov	r2, r0
 8004cee:	4b06      	ldr	r3, [pc, #24]	@ (8004d08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	0a1b      	lsrs	r3, r3, #8
 8004cf4:	f003 0307 	and.w	r3, r3, #7
 8004cf8:	4904      	ldr	r1, [pc, #16]	@ (8004d0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004cfa:	5ccb      	ldrb	r3, [r1, r3]
 8004cfc:	f003 031f 	and.w	r3, r3, #31
 8004d00:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	58024400 	.word	0x58024400
 8004d0c:	0800da7c 	.word	0x0800da7c

08004d10 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	223f      	movs	r2, #63	@ 0x3f
 8004d1e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d20:	4b1a      	ldr	r3, [pc, #104]	@ (8004d8c <HAL_RCC_GetClockConfig+0x7c>)
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	f003 0207 	and.w	r2, r3, #7
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004d2c:	4b17      	ldr	r3, [pc, #92]	@ (8004d8c <HAL_RCC_GetClockConfig+0x7c>)
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004d38:	4b14      	ldr	r3, [pc, #80]	@ (8004d8c <HAL_RCC_GetClockConfig+0x7c>)
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	f003 020f 	and.w	r2, r3, #15
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004d44:	4b11      	ldr	r3, [pc, #68]	@ (8004d8c <HAL_RCC_GetClockConfig+0x7c>)
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004d50:	4b0e      	ldr	r3, [pc, #56]	@ (8004d8c <HAL_RCC_GetClockConfig+0x7c>)
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d8c <HAL_RCC_GetClockConfig+0x7c>)
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004d68:	4b08      	ldr	r3, [pc, #32]	@ (8004d8c <HAL_RCC_GetClockConfig+0x7c>)
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004d74:	4b06      	ldr	r3, [pc, #24]	@ (8004d90 <HAL_RCC_GetClockConfig+0x80>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 020f 	and.w	r2, r3, #15
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	601a      	str	r2, [r3, #0]
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	58024400 	.word	0x58024400
 8004d90:	52002000 	.word	0x52002000

08004d94 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d98:	b0ca      	sub	sp, #296	@ 0x128
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004da0:	2300      	movs	r3, #0
 8004da2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004da6:	2300      	movs	r3, #0
 8004da8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004db8:	2500      	movs	r5, #0
 8004dba:	ea54 0305 	orrs.w	r3, r4, r5
 8004dbe:	d049      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dc6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004dca:	d02f      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004dcc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004dd0:	d828      	bhi.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004dd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dd6:	d01a      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004dd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ddc:	d822      	bhi.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004de2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004de6:	d007      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004de8:	e01c      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dea:	4bb8      	ldr	r3, [pc, #736]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dee:	4ab7      	ldr	r2, [pc, #732]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004df0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004df4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004df6:	e01a      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dfc:	3308      	adds	r3, #8
 8004dfe:	2102      	movs	r1, #2
 8004e00:	4618      	mov	r0, r3
 8004e02:	f001 fc8f 	bl	8006724 <RCCEx_PLL2_Config>
 8004e06:	4603      	mov	r3, r0
 8004e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e0c:	e00f      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e12:	3328      	adds	r3, #40	@ 0x28
 8004e14:	2102      	movs	r1, #2
 8004e16:	4618      	mov	r0, r3
 8004e18:	f001 fd36 	bl	8006888 <RCCEx_PLL3_Config>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e22:	e004      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e2a:	e000      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10a      	bne.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004e36:	4ba5      	ldr	r3, [pc, #660]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e3a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e44:	4aa1      	ldr	r2, [pc, #644]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e46:	430b      	orrs	r3, r1
 8004e48:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e4a:	e003      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004e60:	f04f 0900 	mov.w	r9, #0
 8004e64:	ea58 0309 	orrs.w	r3, r8, r9
 8004e68:	d047      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e70:	2b04      	cmp	r3, #4
 8004e72:	d82a      	bhi.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004e74:	a201      	add	r2, pc, #4	@ (adr r2, 8004e7c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7a:	bf00      	nop
 8004e7c:	08004e91 	.word	0x08004e91
 8004e80:	08004e9f 	.word	0x08004e9f
 8004e84:	08004eb5 	.word	0x08004eb5
 8004e88:	08004ed3 	.word	0x08004ed3
 8004e8c:	08004ed3 	.word	0x08004ed3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e90:	4b8e      	ldr	r3, [pc, #568]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e94:	4a8d      	ldr	r2, [pc, #564]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e9c:	e01a      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea2:	3308      	adds	r3, #8
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f001 fc3c 	bl	8006724 <RCCEx_PLL2_Config>
 8004eac:	4603      	mov	r3, r0
 8004eae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004eb2:	e00f      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb8:	3328      	adds	r3, #40	@ 0x28
 8004eba:	2100      	movs	r1, #0
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f001 fce3 	bl	8006888 <RCCEx_PLL3_Config>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ec8:	e004      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ed0:	e000      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004ed2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d10a      	bne.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004edc:	4b7b      	ldr	r3, [pc, #492]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ee0:	f023 0107 	bic.w	r1, r3, #7
 8004ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eea:	4a78      	ldr	r2, [pc, #480]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004eec:	430b      	orrs	r3, r1
 8004eee:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ef0:	e003      	b.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ef6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f02:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004f06:	f04f 0b00 	mov.w	fp, #0
 8004f0a:	ea5a 030b 	orrs.w	r3, sl, fp
 8004f0e:	d04c      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f1a:	d030      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004f1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f20:	d829      	bhi.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f22:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f24:	d02d      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004f26:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f28:	d825      	bhi.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f2a:	2b80      	cmp	r3, #128	@ 0x80
 8004f2c:	d018      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004f2e:	2b80      	cmp	r3, #128	@ 0x80
 8004f30:	d821      	bhi.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004f36:	2b40      	cmp	r3, #64	@ 0x40
 8004f38:	d007      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004f3a:	e01c      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f3c:	4b63      	ldr	r3, [pc, #396]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f40:	4a62      	ldr	r2, [pc, #392]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f48:	e01c      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f4e:	3308      	adds	r3, #8
 8004f50:	2100      	movs	r1, #0
 8004f52:	4618      	mov	r0, r3
 8004f54:	f001 fbe6 	bl	8006724 <RCCEx_PLL2_Config>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f5e:	e011      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f64:	3328      	adds	r3, #40	@ 0x28
 8004f66:	2100      	movs	r1, #0
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f001 fc8d 	bl	8006888 <RCCEx_PLL3_Config>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f74:	e006      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f7c:	e002      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004f7e:	bf00      	nop
 8004f80:	e000      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004f82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10a      	bne.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004f8c:	4b4f      	ldr	r3, [pc, #316]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f90:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f9a:	4a4c      	ldr	r2, [pc, #304]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fa0:	e003      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004fb6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004fc0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	d053      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004fd2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fd6:	d035      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004fd8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fdc:	d82e      	bhi.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fde:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fe2:	d031      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004fe4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fe8:	d828      	bhi.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fee:	d01a      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004ff0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ff4:	d822      	bhi.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d003      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004ffa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ffe:	d007      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005000:	e01c      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005002:	4b32      	ldr	r3, [pc, #200]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005006:	4a31      	ldr	r2, [pc, #196]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005008:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800500c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800500e:	e01c      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005014:	3308      	adds	r3, #8
 8005016:	2100      	movs	r1, #0
 8005018:	4618      	mov	r0, r3
 800501a:	f001 fb83 	bl	8006724 <RCCEx_PLL2_Config>
 800501e:	4603      	mov	r3, r0
 8005020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005024:	e011      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502a:	3328      	adds	r3, #40	@ 0x28
 800502c:	2100      	movs	r1, #0
 800502e:	4618      	mov	r0, r3
 8005030:	f001 fc2a 	bl	8006888 <RCCEx_PLL3_Config>
 8005034:	4603      	mov	r3, r0
 8005036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800503a:	e006      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005042:	e002      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005044:	bf00      	nop
 8005046:	e000      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005048:	bf00      	nop
    }

    if (ret == HAL_OK)
 800504a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800504e:	2b00      	cmp	r3, #0
 8005050:	d10b      	bne.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005052:	4b1e      	ldr	r3, [pc, #120]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005056:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800505a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005062:	4a1a      	ldr	r2, [pc, #104]	@ (80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005064:	430b      	orrs	r3, r1
 8005066:	6593      	str	r3, [r2, #88]	@ 0x58
 8005068:	e003      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800506a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800506e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800507e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005082:	2300      	movs	r3, #0
 8005084:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005088:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800508c:	460b      	mov	r3, r1
 800508e:	4313      	orrs	r3, r2
 8005090:	d056      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005096:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800509a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800509e:	d038      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80050a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050a4:	d831      	bhi.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050aa:	d034      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80050ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050b0:	d82b      	bhi.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050b6:	d01d      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80050b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050bc:	d825      	bhi.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d006      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80050c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050c6:	d00a      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80050c8:	e01f      	b.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050ca:	bf00      	nop
 80050cc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050d0:	4ba2      	ldr	r3, [pc, #648]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	4aa1      	ldr	r2, [pc, #644]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050dc:	e01c      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e2:	3308      	adds	r3, #8
 80050e4:	2100      	movs	r1, #0
 80050e6:	4618      	mov	r0, r3
 80050e8:	f001 fb1c 	bl	8006724 <RCCEx_PLL2_Config>
 80050ec:	4603      	mov	r3, r0
 80050ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80050f2:	e011      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f8:	3328      	adds	r3, #40	@ 0x28
 80050fa:	2100      	movs	r1, #0
 80050fc:	4618      	mov	r0, r3
 80050fe:	f001 fbc3 	bl	8006888 <RCCEx_PLL3_Config>
 8005102:	4603      	mov	r3, r0
 8005104:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005108:	e006      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005110:	e002      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005112:	bf00      	nop
 8005114:	e000      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005116:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005118:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10b      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005120:	4b8e      	ldr	r3, [pc, #568]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005124:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005130:	4a8a      	ldr	r2, [pc, #552]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005132:	430b      	orrs	r3, r1
 8005134:	6593      	str	r3, [r2, #88]	@ 0x58
 8005136:	e003      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005138:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800513c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005148:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800514c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005150:	2300      	movs	r3, #0
 8005152:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005156:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800515a:	460b      	mov	r3, r1
 800515c:	4313      	orrs	r3, r2
 800515e:	d03a      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005166:	2b30      	cmp	r3, #48	@ 0x30
 8005168:	d01f      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x416>
 800516a:	2b30      	cmp	r3, #48	@ 0x30
 800516c:	d819      	bhi.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800516e:	2b20      	cmp	r3, #32
 8005170:	d00c      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005172:	2b20      	cmp	r3, #32
 8005174:	d815      	bhi.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005176:	2b00      	cmp	r3, #0
 8005178:	d019      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800517a:	2b10      	cmp	r3, #16
 800517c:	d111      	bne.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800517e:	4b77      	ldr	r3, [pc, #476]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005182:	4a76      	ldr	r2, [pc, #472]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005188:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800518a:	e011      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800518c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005190:	3308      	adds	r3, #8
 8005192:	2102      	movs	r1, #2
 8005194:	4618      	mov	r0, r3
 8005196:	f001 fac5 	bl	8006724 <RCCEx_PLL2_Config>
 800519a:	4603      	mov	r3, r0
 800519c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80051a0:	e006      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051a8:	e002      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80051aa:	bf00      	nop
 80051ac:	e000      	b.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80051ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10a      	bne.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80051b8:	4b68      	ldr	r3, [pc, #416]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051bc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80051c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051c6:	4a65      	ldr	r2, [pc, #404]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051c8:	430b      	orrs	r3, r1
 80051ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051cc:	e003      	b.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80051d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051de:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80051e2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80051e6:	2300      	movs	r3, #0
 80051e8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80051ec:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80051f0:	460b      	mov	r3, r1
 80051f2:	4313      	orrs	r3, r2
 80051f4:	d051      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80051f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005200:	d035      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005202:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005206:	d82e      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005208:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800520c:	d031      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800520e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005212:	d828      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005214:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005218:	d01a      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800521a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800521e:	d822      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005228:	d007      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800522a:	e01c      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800522c:	4b4b      	ldr	r3, [pc, #300]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800522e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005230:	4a4a      	ldr	r2, [pc, #296]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005232:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005236:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005238:	e01c      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800523a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523e:	3308      	adds	r3, #8
 8005240:	2100      	movs	r1, #0
 8005242:	4618      	mov	r0, r3
 8005244:	f001 fa6e 	bl	8006724 <RCCEx_PLL2_Config>
 8005248:	4603      	mov	r3, r0
 800524a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800524e:	e011      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005254:	3328      	adds	r3, #40	@ 0x28
 8005256:	2100      	movs	r1, #0
 8005258:	4618      	mov	r0, r3
 800525a:	f001 fb15 	bl	8006888 <RCCEx_PLL3_Config>
 800525e:	4603      	mov	r3, r0
 8005260:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005264:	e006      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800526c:	e002      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800526e:	bf00      	nop
 8005270:	e000      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005274:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800527c:	4b37      	ldr	r3, [pc, #220]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800527e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005280:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800528a:	4a34      	ldr	r2, [pc, #208]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800528c:	430b      	orrs	r3, r1
 800528e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005290:	e003      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005296:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800529a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800529e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80052a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80052aa:	2300      	movs	r3, #0
 80052ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80052b0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80052b4:	460b      	mov	r3, r1
 80052b6:	4313      	orrs	r3, r2
 80052b8:	d056      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80052ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80052c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052c4:	d033      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80052c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052ca:	d82c      	bhi.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052d0:	d02f      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80052d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052d6:	d826      	bhi.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052dc:	d02b      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80052de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052e2:	d820      	bhi.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052e8:	d012      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80052ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052ee:	d81a      	bhi.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d022      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80052f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052f8:	d115      	bne.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fe:	3308      	adds	r3, #8
 8005300:	2101      	movs	r1, #1
 8005302:	4618      	mov	r0, r3
 8005304:	f001 fa0e 	bl	8006724 <RCCEx_PLL2_Config>
 8005308:	4603      	mov	r3, r0
 800530a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800530e:	e015      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005314:	3328      	adds	r3, #40	@ 0x28
 8005316:	2101      	movs	r1, #1
 8005318:	4618      	mov	r0, r3
 800531a:	f001 fab5 	bl	8006888 <RCCEx_PLL3_Config>
 800531e:	4603      	mov	r3, r0
 8005320:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005324:	e00a      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800532c:	e006      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800532e:	bf00      	nop
 8005330:	e004      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005332:	bf00      	nop
 8005334:	e002      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005336:	bf00      	nop
 8005338:	e000      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800533a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800533c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10d      	bne.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005344:	4b05      	ldr	r3, [pc, #20]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005348:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800534c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005350:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005352:	4a02      	ldr	r2, [pc, #8]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005354:	430b      	orrs	r3, r1
 8005356:	6513      	str	r3, [r2, #80]	@ 0x50
 8005358:	e006      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800535a:	bf00      	nop
 800535c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005364:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005370:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005374:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005378:	2300      	movs	r3, #0
 800537a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800537e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005382:	460b      	mov	r3, r1
 8005384:	4313      	orrs	r3, r2
 8005386:	d055      	beq.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005390:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005394:	d033      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005396:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800539a:	d82c      	bhi.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800539c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053a0:	d02f      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80053a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053a6:	d826      	bhi.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80053a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80053ac:	d02b      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80053ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80053b2:	d820      	bhi.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80053b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053b8:	d012      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80053ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053be:	d81a      	bhi.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d022      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x676>
 80053c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053c8:	d115      	bne.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ce:	3308      	adds	r3, #8
 80053d0:	2101      	movs	r1, #1
 80053d2:	4618      	mov	r0, r3
 80053d4:	f001 f9a6 	bl	8006724 <RCCEx_PLL2_Config>
 80053d8:	4603      	mov	r3, r0
 80053da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053de:	e015      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e4:	3328      	adds	r3, #40	@ 0x28
 80053e6:	2101      	movs	r1, #1
 80053e8:	4618      	mov	r0, r3
 80053ea:	f001 fa4d 	bl	8006888 <RCCEx_PLL3_Config>
 80053ee:	4603      	mov	r3, r0
 80053f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053f4:	e00a      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053fc:	e006      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053fe:	bf00      	nop
 8005400:	e004      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005402:	bf00      	nop
 8005404:	e002      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005406:	bf00      	nop
 8005408:	e000      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800540a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800540c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10b      	bne.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005414:	4ba3      	ldr	r3, [pc, #652]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005418:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800541c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005420:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005424:	4a9f      	ldr	r2, [pc, #636]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005426:	430b      	orrs	r3, r1
 8005428:	6593      	str	r3, [r2, #88]	@ 0x58
 800542a:	e003      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800542c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005430:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005440:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005444:	2300      	movs	r3, #0
 8005446:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800544a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800544e:	460b      	mov	r3, r1
 8005450:	4313      	orrs	r3, r2
 8005452:	d037      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800545a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800545e:	d00e      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005460:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005464:	d816      	bhi.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d018      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800546a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800546e:	d111      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005470:	4b8c      	ldr	r3, [pc, #560]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005474:	4a8b      	ldr	r2, [pc, #556]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005476:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800547a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800547c:	e00f      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800547e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005482:	3308      	adds	r3, #8
 8005484:	2101      	movs	r1, #1
 8005486:	4618      	mov	r0, r3
 8005488:	f001 f94c 	bl	8006724 <RCCEx_PLL2_Config>
 800548c:	4603      	mov	r3, r0
 800548e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005492:	e004      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800549a:	e000      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800549c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800549e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d10a      	bne.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054a6:	4b7f      	ldr	r3, [pc, #508]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054aa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80054ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054b4:	4a7b      	ldr	r2, [pc, #492]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054b6:	430b      	orrs	r3, r1
 80054b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80054ba:	e003      	b.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80054c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054cc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80054d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054d4:	2300      	movs	r3, #0
 80054d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80054da:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80054de:	460b      	mov	r3, r1
 80054e0:	4313      	orrs	r3, r2
 80054e2:	d039      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80054e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054ea:	2b03      	cmp	r3, #3
 80054ec:	d81c      	bhi.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80054ee:	a201      	add	r2, pc, #4	@ (adr r2, 80054f4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80054f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f4:	08005531 	.word	0x08005531
 80054f8:	08005505 	.word	0x08005505
 80054fc:	08005513 	.word	0x08005513
 8005500:	08005531 	.word	0x08005531
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005504:	4b67      	ldr	r3, [pc, #412]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005508:	4a66      	ldr	r2, [pc, #408]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800550a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800550e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005510:	e00f      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005516:	3308      	adds	r3, #8
 8005518:	2102      	movs	r1, #2
 800551a:	4618      	mov	r0, r3
 800551c:	f001 f902 	bl	8006724 <RCCEx_PLL2_Config>
 8005520:	4603      	mov	r3, r0
 8005522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005526:	e004      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800552e:	e000      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005530:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10a      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800553a:	4b5a      	ldr	r3, [pc, #360]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800553c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800553e:	f023 0103 	bic.w	r1, r3, #3
 8005542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005546:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005548:	4a56      	ldr	r2, [pc, #344]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800554a:	430b      	orrs	r3, r1
 800554c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800554e:	e003      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005550:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005554:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005560:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005564:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005568:	2300      	movs	r3, #0
 800556a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800556e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005572:	460b      	mov	r3, r1
 8005574:	4313      	orrs	r3, r2
 8005576:	f000 809f 	beq.w	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800557a:	4b4b      	ldr	r3, [pc, #300]	@ (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a4a      	ldr	r2, [pc, #296]	@ (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005584:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005586:	f7fc fe51 	bl	800222c <HAL_GetTick>
 800558a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800558e:	e00b      	b.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005590:	f7fc fe4c 	bl	800222c <HAL_GetTick>
 8005594:	4602      	mov	r2, r0
 8005596:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	2b64      	cmp	r3, #100	@ 0x64
 800559e:	d903      	bls.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055a6:	e005      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055a8:	4b3f      	ldr	r3, [pc, #252]	@ (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0ed      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80055b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d179      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80055bc:	4b39      	ldr	r3, [pc, #228]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80055c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055c8:	4053      	eors	r3, r2
 80055ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d015      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055d2:	4b34      	ldr	r3, [pc, #208]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055de:	4b31      	ldr	r3, [pc, #196]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055e2:	4a30      	ldr	r2, [pc, #192]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055e8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055ea:	4b2e      	ldr	r3, [pc, #184]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ee:	4a2d      	ldr	r2, [pc, #180]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055f4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80055f6:	4a2b      	ldr	r2, [pc, #172]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80055fc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80055fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005602:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005606:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800560a:	d118      	bne.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800560c:	f7fc fe0e 	bl	800222c <HAL_GetTick>
 8005610:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005614:	e00d      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005616:	f7fc fe09 	bl	800222c <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005620:	1ad2      	subs	r2, r2, r3
 8005622:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005626:	429a      	cmp	r2, r3
 8005628:	d903      	bls.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005630:	e005      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005632:	4b1c      	ldr	r3, [pc, #112]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d0eb      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800563e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005642:	2b00      	cmp	r3, #0
 8005644:	d129      	bne.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800564a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800564e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005652:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005656:	d10e      	bne.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005658:	4b12      	ldr	r3, [pc, #72]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005664:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005668:	091a      	lsrs	r2, r3, #4
 800566a:	4b10      	ldr	r3, [pc, #64]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800566c:	4013      	ands	r3, r2
 800566e:	4a0d      	ldr	r2, [pc, #52]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005670:	430b      	orrs	r3, r1
 8005672:	6113      	str	r3, [r2, #16]
 8005674:	e005      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005676:	4b0b      	ldr	r3, [pc, #44]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	4a0a      	ldr	r2, [pc, #40]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800567c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005680:	6113      	str	r3, [r2, #16]
 8005682:	4b08      	ldr	r3, [pc, #32]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005684:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800568e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005692:	4a04      	ldr	r2, [pc, #16]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005694:	430b      	orrs	r3, r1
 8005696:	6713      	str	r3, [r2, #112]	@ 0x70
 8005698:	e00e      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800569a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800569e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80056a2:	e009      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80056a4:	58024400 	.word	0x58024400
 80056a8:	58024800 	.word	0x58024800
 80056ac:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80056b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c0:	f002 0301 	and.w	r3, r2, #1
 80056c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056c8:	2300      	movs	r3, #0
 80056ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056ce:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056d2:	460b      	mov	r3, r1
 80056d4:	4313      	orrs	r3, r2
 80056d6:	f000 8089 	beq.w	80057ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80056da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056e0:	2b28      	cmp	r3, #40	@ 0x28
 80056e2:	d86b      	bhi.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80056e4:	a201      	add	r2, pc, #4	@ (adr r2, 80056ec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80056e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ea:	bf00      	nop
 80056ec:	080057c5 	.word	0x080057c5
 80056f0:	080057bd 	.word	0x080057bd
 80056f4:	080057bd 	.word	0x080057bd
 80056f8:	080057bd 	.word	0x080057bd
 80056fc:	080057bd 	.word	0x080057bd
 8005700:	080057bd 	.word	0x080057bd
 8005704:	080057bd 	.word	0x080057bd
 8005708:	080057bd 	.word	0x080057bd
 800570c:	08005791 	.word	0x08005791
 8005710:	080057bd 	.word	0x080057bd
 8005714:	080057bd 	.word	0x080057bd
 8005718:	080057bd 	.word	0x080057bd
 800571c:	080057bd 	.word	0x080057bd
 8005720:	080057bd 	.word	0x080057bd
 8005724:	080057bd 	.word	0x080057bd
 8005728:	080057bd 	.word	0x080057bd
 800572c:	080057a7 	.word	0x080057a7
 8005730:	080057bd 	.word	0x080057bd
 8005734:	080057bd 	.word	0x080057bd
 8005738:	080057bd 	.word	0x080057bd
 800573c:	080057bd 	.word	0x080057bd
 8005740:	080057bd 	.word	0x080057bd
 8005744:	080057bd 	.word	0x080057bd
 8005748:	080057bd 	.word	0x080057bd
 800574c:	080057c5 	.word	0x080057c5
 8005750:	080057bd 	.word	0x080057bd
 8005754:	080057bd 	.word	0x080057bd
 8005758:	080057bd 	.word	0x080057bd
 800575c:	080057bd 	.word	0x080057bd
 8005760:	080057bd 	.word	0x080057bd
 8005764:	080057bd 	.word	0x080057bd
 8005768:	080057bd 	.word	0x080057bd
 800576c:	080057c5 	.word	0x080057c5
 8005770:	080057bd 	.word	0x080057bd
 8005774:	080057bd 	.word	0x080057bd
 8005778:	080057bd 	.word	0x080057bd
 800577c:	080057bd 	.word	0x080057bd
 8005780:	080057bd 	.word	0x080057bd
 8005784:	080057bd 	.word	0x080057bd
 8005788:	080057bd 	.word	0x080057bd
 800578c:	080057c5 	.word	0x080057c5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005794:	3308      	adds	r3, #8
 8005796:	2101      	movs	r1, #1
 8005798:	4618      	mov	r0, r3
 800579a:	f000 ffc3 	bl	8006724 <RCCEx_PLL2_Config>
 800579e:	4603      	mov	r3, r0
 80057a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80057a4:	e00f      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057aa:	3328      	adds	r3, #40	@ 0x28
 80057ac:	2101      	movs	r1, #1
 80057ae:	4618      	mov	r0, r3
 80057b0:	f001 f86a 	bl	8006888 <RCCEx_PLL3_Config>
 80057b4:	4603      	mov	r3, r0
 80057b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80057ba:	e004      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057c2:	e000      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80057c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10a      	bne.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80057ce:	4bbf      	ldr	r3, [pc, #764]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057d2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80057d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057dc:	4abb      	ldr	r2, [pc, #748]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057de:	430b      	orrs	r3, r1
 80057e0:	6553      	str	r3, [r2, #84]	@ 0x54
 80057e2:	e003      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80057ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f4:	f002 0302 	and.w	r3, r2, #2
 80057f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057fc:	2300      	movs	r3, #0
 80057fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005802:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005806:	460b      	mov	r3, r1
 8005808:	4313      	orrs	r3, r2
 800580a:	d041      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005812:	2b05      	cmp	r3, #5
 8005814:	d824      	bhi.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005816:	a201      	add	r2, pc, #4	@ (adr r2, 800581c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800581c:	08005869 	.word	0x08005869
 8005820:	08005835 	.word	0x08005835
 8005824:	0800584b 	.word	0x0800584b
 8005828:	08005869 	.word	0x08005869
 800582c:	08005869 	.word	0x08005869
 8005830:	08005869 	.word	0x08005869
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005838:	3308      	adds	r3, #8
 800583a:	2101      	movs	r1, #1
 800583c:	4618      	mov	r0, r3
 800583e:	f000 ff71 	bl	8006724 <RCCEx_PLL2_Config>
 8005842:	4603      	mov	r3, r0
 8005844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005848:	e00f      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800584a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800584e:	3328      	adds	r3, #40	@ 0x28
 8005850:	2101      	movs	r1, #1
 8005852:	4618      	mov	r0, r3
 8005854:	f001 f818 	bl	8006888 <RCCEx_PLL3_Config>
 8005858:	4603      	mov	r3, r0
 800585a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800585e:	e004      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005866:	e000      	b.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005868:	bf00      	nop
    }

    if (ret == HAL_OK)
 800586a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10a      	bne.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005872:	4b96      	ldr	r3, [pc, #600]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005876:	f023 0107 	bic.w	r1, r3, #7
 800587a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800587e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005880:	4a92      	ldr	r2, [pc, #584]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005882:	430b      	orrs	r3, r1
 8005884:	6553      	str	r3, [r2, #84]	@ 0x54
 8005886:	e003      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005888:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800588c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005898:	f002 0304 	and.w	r3, r2, #4
 800589c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058a0:	2300      	movs	r3, #0
 80058a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058a6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80058aa:	460b      	mov	r3, r1
 80058ac:	4313      	orrs	r3, r2
 80058ae:	d044      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80058b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058b8:	2b05      	cmp	r3, #5
 80058ba:	d825      	bhi.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80058bc:	a201      	add	r2, pc, #4	@ (adr r2, 80058c4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80058be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c2:	bf00      	nop
 80058c4:	08005911 	.word	0x08005911
 80058c8:	080058dd 	.word	0x080058dd
 80058cc:	080058f3 	.word	0x080058f3
 80058d0:	08005911 	.word	0x08005911
 80058d4:	08005911 	.word	0x08005911
 80058d8:	08005911 	.word	0x08005911
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80058dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e0:	3308      	adds	r3, #8
 80058e2:	2101      	movs	r1, #1
 80058e4:	4618      	mov	r0, r3
 80058e6:	f000 ff1d 	bl	8006724 <RCCEx_PLL2_Config>
 80058ea:	4603      	mov	r3, r0
 80058ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80058f0:	e00f      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f6:	3328      	adds	r3, #40	@ 0x28
 80058f8:	2101      	movs	r1, #1
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 ffc4 	bl	8006888 <RCCEx_PLL3_Config>
 8005900:	4603      	mov	r3, r0
 8005902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005906:	e004      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800590e:	e000      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005910:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005916:	2b00      	cmp	r3, #0
 8005918:	d10b      	bne.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800591a:	4b6c      	ldr	r3, [pc, #432]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800591c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800591e:	f023 0107 	bic.w	r1, r3, #7
 8005922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005926:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800592a:	4a68      	ldr	r2, [pc, #416]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800592c:	430b      	orrs	r3, r1
 800592e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005930:	e003      	b.n	800593a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800593a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005942:	f002 0320 	and.w	r3, r2, #32
 8005946:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800594a:	2300      	movs	r3, #0
 800594c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005950:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005954:	460b      	mov	r3, r1
 8005956:	4313      	orrs	r3, r2
 8005958:	d055      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800595a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800595e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005962:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005966:	d033      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005968:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800596c:	d82c      	bhi.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800596e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005972:	d02f      	beq.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005978:	d826      	bhi.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800597a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800597e:	d02b      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005980:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005984:	d820      	bhi.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800598a:	d012      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800598c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005990:	d81a      	bhi.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005992:	2b00      	cmp	r3, #0
 8005994:	d022      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005996:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800599a:	d115      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800599c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a0:	3308      	adds	r3, #8
 80059a2:	2100      	movs	r1, #0
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 febd 	bl	8006724 <RCCEx_PLL2_Config>
 80059aa:	4603      	mov	r3, r0
 80059ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80059b0:	e015      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80059b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b6:	3328      	adds	r3, #40	@ 0x28
 80059b8:	2102      	movs	r1, #2
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 ff64 	bl	8006888 <RCCEx_PLL3_Config>
 80059c0:	4603      	mov	r3, r0
 80059c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80059c6:	e00a      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ce:	e006      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059d0:	bf00      	nop
 80059d2:	e004      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059d4:	bf00      	nop
 80059d6:	e002      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059d8:	bf00      	nop
 80059da:	e000      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d10b      	bne.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059e6:	4b39      	ldr	r3, [pc, #228]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80059ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059f6:	4a35      	ldr	r2, [pc, #212]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059f8:	430b      	orrs	r3, r1
 80059fa:	6553      	str	r3, [r2, #84]	@ 0x54
 80059fc:	e003      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005a12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a16:	2300      	movs	r3, #0
 8005a18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005a1c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005a20:	460b      	mov	r3, r1
 8005a22:	4313      	orrs	r3, r2
 8005a24:	d058      	beq.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a2e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a32:	d033      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005a34:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a38:	d82c      	bhi.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a3e:	d02f      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005a40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a44:	d826      	bhi.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a4a:	d02b      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005a4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a50:	d820      	bhi.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a56:	d012      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005a58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a5c:	d81a      	bhi.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d022      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a66:	d115      	bne.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a6c:	3308      	adds	r3, #8
 8005a6e:	2100      	movs	r1, #0
 8005a70:	4618      	mov	r0, r3
 8005a72:	f000 fe57 	bl	8006724 <RCCEx_PLL2_Config>
 8005a76:	4603      	mov	r3, r0
 8005a78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005a7c:	e015      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a82:	3328      	adds	r3, #40	@ 0x28
 8005a84:	2102      	movs	r1, #2
 8005a86:	4618      	mov	r0, r3
 8005a88:	f000 fefe 	bl	8006888 <RCCEx_PLL3_Config>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005a92:	e00a      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a9a:	e006      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a9c:	bf00      	nop
 8005a9e:	e004      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005aa0:	bf00      	nop
 8005aa2:	e002      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005aa4:	bf00      	nop
 8005aa6:	e000      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005aa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10e      	bne.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ab2:	4b06      	ldr	r3, [pc, #24]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ab6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005abe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ac2:	4a02      	ldr	r2, [pc, #8]	@ (8005acc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ac4:	430b      	orrs	r3, r1
 8005ac6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ac8:	e006      	b.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005aca:	bf00      	nop
 8005acc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ad0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ad4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005ae4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ae8:	2300      	movs	r3, #0
 8005aea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005aee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005af2:	460b      	mov	r3, r1
 8005af4:	4313      	orrs	r3, r2
 8005af6:	d055      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b00:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005b04:	d033      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005b06:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005b0a:	d82c      	bhi.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b10:	d02f      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005b12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b16:	d826      	bhi.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b18:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005b1c:	d02b      	beq.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005b1e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005b22:	d820      	bhi.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b28:	d012      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005b2a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b2e:	d81a      	bhi.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d022      	beq.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005b34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b38:	d115      	bne.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b3e:	3308      	adds	r3, #8
 8005b40:	2100      	movs	r1, #0
 8005b42:	4618      	mov	r0, r3
 8005b44:	f000 fdee 	bl	8006724 <RCCEx_PLL2_Config>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b4e:	e015      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b54:	3328      	adds	r3, #40	@ 0x28
 8005b56:	2102      	movs	r1, #2
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f000 fe95 	bl	8006888 <RCCEx_PLL3_Config>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b64:	e00a      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b6c:	e006      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b6e:	bf00      	nop
 8005b70:	e004      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b72:	bf00      	nop
 8005b74:	e002      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b76:	bf00      	nop
 8005b78:	e000      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d10b      	bne.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005b84:	4ba1      	ldr	r3, [pc, #644]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b88:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b90:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b94:	4a9d      	ldr	r2, [pc, #628]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b96:	430b      	orrs	r3, r1
 8005b98:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b9a:	e003      	b.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ba0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bac:	f002 0308 	and.w	r3, r2, #8
 8005bb0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005bba:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	d01e      	beq.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005bc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bd0:	d10c      	bne.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd6:	3328      	adds	r3, #40	@ 0x28
 8005bd8:	2102      	movs	r1, #2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fe54 	bl	8006888 <RCCEx_PLL3_Config>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d002      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005bec:	4b87      	ldr	r3, [pc, #540]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bf0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bfc:	4a83      	ldr	r2, [pc, #524]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bfe:	430b      	orrs	r3, r1
 8005c00:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0a:	f002 0310 	and.w	r3, r2, #16
 8005c0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c12:	2300      	movs	r3, #0
 8005c14:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c18:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	d01e      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c2e:	d10c      	bne.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c34:	3328      	adds	r3, #40	@ 0x28
 8005c36:	2102      	movs	r1, #2
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f000 fe25 	bl	8006888 <RCCEx_PLL3_Config>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d002      	beq.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c4a:	4b70      	ldr	r3, [pc, #448]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c4e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c5a:	4a6c      	ldr	r2, [pc, #432]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c5c:	430b      	orrs	r3, r1
 8005c5e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c68:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005c6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c70:	2300      	movs	r3, #0
 8005c72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c76:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	d03e      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c84:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c8c:	d022      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005c8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c92:	d81b      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d003      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c9c:	d00b      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005c9e:	e015      	b.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca4:	3308      	adds	r3, #8
 8005ca6:	2100      	movs	r1, #0
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 fd3b 	bl	8006724 <RCCEx_PLL2_Config>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005cb4:	e00f      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cba:	3328      	adds	r3, #40	@ 0x28
 8005cbc:	2102      	movs	r1, #2
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fde2 	bl	8006888 <RCCEx_PLL3_Config>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005cca:	e004      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cd2:	e000      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005cd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10b      	bne.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005cde:	4b4b      	ldr	r3, [pc, #300]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ce2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005cee:	4a47      	ldr	r2, [pc, #284]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cf0:	430b      	orrs	r3, r1
 8005cf2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cf4:	e003      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d06:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005d0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005d10:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005d14:	460b      	mov	r3, r1
 8005d16:	4313      	orrs	r3, r2
 8005d18:	d03b      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d26:	d01f      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005d28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d2c:	d818      	bhi.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005d2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d32:	d003      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005d34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d38:	d007      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005d3a:	e011      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d3c:	4b33      	ldr	r3, [pc, #204]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d40:	4a32      	ldr	r2, [pc, #200]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d48:	e00f      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4e:	3328      	adds	r3, #40	@ 0x28
 8005d50:	2101      	movs	r1, #1
 8005d52:	4618      	mov	r0, r3
 8005d54:	f000 fd98 	bl	8006888 <RCCEx_PLL3_Config>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d5e:	e004      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d66:	e000      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10b      	bne.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d72:	4b26      	ldr	r3, [pc, #152]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d82:	4a22      	ldr	r2, [pc, #136]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d84:	430b      	orrs	r3, r1
 8005d86:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d88:	e003      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005d9e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005da0:	2300      	movs	r3, #0
 8005da2:	677b      	str	r3, [r7, #116]	@ 0x74
 8005da4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005da8:	460b      	mov	r3, r1
 8005daa:	4313      	orrs	r3, r2
 8005dac:	d034      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d003      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005db8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dbc:	d007      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005dbe:	e011      	b.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dc0:	4b12      	ldr	r3, [pc, #72]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc4:	4a11      	ldr	r2, [pc, #68]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005dcc:	e00e      	b.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd2:	3308      	adds	r3, #8
 8005dd4:	2102      	movs	r1, #2
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	f000 fca4 	bl	8006724 <RCCEx_PLL2_Config>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005de2:	e003      	b.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10d      	bne.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005df4:	4b05      	ldr	r3, [pc, #20]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e02:	4a02      	ldr	r2, [pc, #8]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e04:	430b      	orrs	r3, r1
 8005e06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e08:	e006      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005e0a:	bf00      	nop
 8005e0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e20:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005e24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e26:	2300      	movs	r3, #0
 8005e28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e2a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4313      	orrs	r3, r2
 8005e32:	d00c      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e38:	3328      	adds	r3, #40	@ 0x28
 8005e3a:	2102      	movs	r1, #2
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f000 fd23 	bl	8006888 <RCCEx_PLL3_Config>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e56:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005e5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e60:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005e64:	460b      	mov	r3, r1
 8005e66:	4313      	orrs	r3, r2
 8005e68:	d038      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e76:	d018      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005e78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e7c:	d811      	bhi.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005e7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e82:	d014      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005e84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e88:	d80b      	bhi.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d011      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005e8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e92:	d106      	bne.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e94:	4bc3      	ldr	r3, [pc, #780]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e98:	4ac2      	ldr	r2, [pc, #776]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005ea0:	e008      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ea8:	e004      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005eaa:	bf00      	nop
 8005eac:	e002      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005eae:	bf00      	nop
 8005eb0:	e000      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005eb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10b      	bne.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ebc:	4bb9      	ldr	r3, [pc, #740]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ecc:	4ab5      	ldr	r2, [pc, #724]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ece:	430b      	orrs	r3, r1
 8005ed0:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ed2:	e003      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ed8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005ee8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005eea:	2300      	movs	r3, #0
 8005eec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005eee:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	d009      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005ef8:	4baa      	ldr	r3, [pc, #680]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005efc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f06:	4aa7      	ldr	r2, [pc, #668]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f08:	430b      	orrs	r3, r1
 8005f0a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f14:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005f18:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f1e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005f22:	460b      	mov	r3, r1
 8005f24:	4313      	orrs	r3, r2
 8005f26:	d00a      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005f28:	4b9e      	ldr	r3, [pc, #632]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f2a:	691b      	ldr	r3, [r3, #16]
 8005f2c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f34:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005f38:	4a9a      	ldr	r2, [pc, #616]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f3a:	430b      	orrs	r3, r1
 8005f3c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f46:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005f4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f50:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005f54:	460b      	mov	r3, r1
 8005f56:	4313      	orrs	r3, r2
 8005f58:	d009      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005f5a:	4b92      	ldr	r3, [pc, #584]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f5e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f68:	4a8e      	ldr	r2, [pc, #568]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f6a:	430b      	orrs	r3, r1
 8005f6c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f76:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005f7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f80:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005f84:	460b      	mov	r3, r1
 8005f86:	4313      	orrs	r3, r2
 8005f88:	d00e      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f8a:	4b86      	ldr	r3, [pc, #536]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	4a85      	ldr	r2, [pc, #532]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f90:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f94:	6113      	str	r3, [r2, #16]
 8005f96:	4b83      	ldr	r3, [pc, #524]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f98:	6919      	ldr	r1, [r3, #16]
 8005f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005fa2:	4a80      	ldr	r2, [pc, #512]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fa4:	430b      	orrs	r3, r1
 8005fa6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fba:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	d009      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005fc4:	4b77      	ldr	r3, [pc, #476]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fc8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd2:	4a74      	ldr	r2, [pc, #464]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fd4:	430b      	orrs	r3, r1
 8005fd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005fe4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fea:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005fee:	460b      	mov	r3, r1
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	d00a      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005ff4:	4b6b      	ldr	r3, [pc, #428]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006004:	4a67      	ldr	r2, [pc, #412]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006006:	430b      	orrs	r3, r1
 8006008:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800600a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800600e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006012:	2100      	movs	r1, #0
 8006014:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800601c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006020:	460b      	mov	r3, r1
 8006022:	4313      	orrs	r3, r2
 8006024:	d011      	beq.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800602a:	3308      	adds	r3, #8
 800602c:	2100      	movs	r1, #0
 800602e:	4618      	mov	r0, r3
 8006030:	f000 fb78 	bl	8006724 <RCCEx_PLL2_Config>
 8006034:	4603      	mov	r3, r0
 8006036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800603a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800603e:	2b00      	cmp	r3, #0
 8006040:	d003      	beq.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006042:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006046:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800604a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800604e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006052:	2100      	movs	r1, #0
 8006054:	6239      	str	r1, [r7, #32]
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	627b      	str	r3, [r7, #36]	@ 0x24
 800605c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006060:	460b      	mov	r3, r1
 8006062:	4313      	orrs	r3, r2
 8006064:	d011      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800606a:	3308      	adds	r3, #8
 800606c:	2101      	movs	r1, #1
 800606e:	4618      	mov	r0, r3
 8006070:	f000 fb58 	bl	8006724 <RCCEx_PLL2_Config>
 8006074:	4603      	mov	r3, r0
 8006076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800607a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800607e:	2b00      	cmp	r3, #0
 8006080:	d003      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006082:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006086:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800608a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800608e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006092:	2100      	movs	r1, #0
 8006094:	61b9      	str	r1, [r7, #24]
 8006096:	f003 0304 	and.w	r3, r3, #4
 800609a:	61fb      	str	r3, [r7, #28]
 800609c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80060a0:	460b      	mov	r3, r1
 80060a2:	4313      	orrs	r3, r2
 80060a4:	d011      	beq.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80060a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060aa:	3308      	adds	r3, #8
 80060ac:	2102      	movs	r1, #2
 80060ae:	4618      	mov	r0, r3
 80060b0:	f000 fb38 	bl	8006724 <RCCEx_PLL2_Config>
 80060b4:	4603      	mov	r3, r0
 80060b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80060ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80060ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d2:	2100      	movs	r1, #0
 80060d4:	6139      	str	r1, [r7, #16]
 80060d6:	f003 0308 	and.w	r3, r3, #8
 80060da:	617b      	str	r3, [r7, #20]
 80060dc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80060e0:	460b      	mov	r3, r1
 80060e2:	4313      	orrs	r3, r2
 80060e4:	d011      	beq.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ea:	3328      	adds	r3, #40	@ 0x28
 80060ec:	2100      	movs	r1, #0
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 fbca 	bl	8006888 <RCCEx_PLL3_Config>
 80060f4:	4603      	mov	r3, r0
 80060f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80060fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d003      	beq.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006106:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800610a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006112:	2100      	movs	r1, #0
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	f003 0310 	and.w	r3, r3, #16
 800611a:	60fb      	str	r3, [r7, #12]
 800611c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006120:	460b      	mov	r3, r1
 8006122:	4313      	orrs	r3, r2
 8006124:	d011      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612a:	3328      	adds	r3, #40	@ 0x28
 800612c:	2101      	movs	r1, #1
 800612e:	4618      	mov	r0, r3
 8006130:	f000 fbaa 	bl	8006888 <RCCEx_PLL3_Config>
 8006134:	4603      	mov	r3, r0
 8006136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800613a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006146:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800614a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800614e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006152:	2100      	movs	r1, #0
 8006154:	6039      	str	r1, [r7, #0]
 8006156:	f003 0320 	and.w	r3, r3, #32
 800615a:	607b      	str	r3, [r7, #4]
 800615c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006160:	460b      	mov	r3, r1
 8006162:	4313      	orrs	r3, r2
 8006164:	d011      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800616a:	3328      	adds	r3, #40	@ 0x28
 800616c:	2102      	movs	r1, #2
 800616e:	4618      	mov	r0, r3
 8006170:	f000 fb8a 	bl	8006888 <RCCEx_PLL3_Config>
 8006174:	4603      	mov	r3, r0
 8006176:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800617a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006186:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800618a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	e000      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
}
 8006198:	4618      	mov	r0, r3
 800619a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800619e:	46bd      	mov	sp, r7
 80061a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061a4:	58024400 	.word	0x58024400

080061a8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80061ac:	f7fe fd54 	bl	8004c58 <HAL_RCC_GetHCLKFreq>
 80061b0:	4602      	mov	r2, r0
 80061b2:	4b06      	ldr	r3, [pc, #24]	@ (80061cc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	091b      	lsrs	r3, r3, #4
 80061b8:	f003 0307 	and.w	r3, r3, #7
 80061bc:	4904      	ldr	r1, [pc, #16]	@ (80061d0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80061be:	5ccb      	ldrb	r3, [r1, r3]
 80061c0:	f003 031f 	and.w	r3, r3, #31
 80061c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	58024400 	.word	0x58024400
 80061d0:	0800da7c 	.word	0x0800da7c

080061d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b089      	sub	sp, #36	@ 0x24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061dc:	4ba1      	ldr	r3, [pc, #644]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e0:	f003 0303 	and.w	r3, r3, #3
 80061e4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80061e6:	4b9f      	ldr	r3, [pc, #636]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ea:	0b1b      	lsrs	r3, r3, #12
 80061ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061f0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80061f2:	4b9c      	ldr	r3, [pc, #624]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f6:	091b      	lsrs	r3, r3, #4
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80061fe:	4b99      	ldr	r3, [pc, #612]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006202:	08db      	lsrs	r3, r3, #3
 8006204:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	fb02 f303 	mul.w	r3, r2, r3
 800620e:	ee07 3a90 	vmov	s15, r3
 8006212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006216:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 8111 	beq.w	8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	2b02      	cmp	r3, #2
 8006226:	f000 8083 	beq.w	8006330 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	2b02      	cmp	r3, #2
 800622e:	f200 80a1 	bhi.w	8006374 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d003      	beq.n	8006240 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	2b01      	cmp	r3, #1
 800623c:	d056      	beq.n	80062ec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800623e:	e099      	b.n	8006374 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006240:	4b88      	ldr	r3, [pc, #544]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b00      	cmp	r3, #0
 800624a:	d02d      	beq.n	80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800624c:	4b85      	ldr	r3, [pc, #532]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	08db      	lsrs	r3, r3, #3
 8006252:	f003 0303 	and.w	r3, r3, #3
 8006256:	4a84      	ldr	r2, [pc, #528]	@ (8006468 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006258:	fa22 f303 	lsr.w	r3, r2, r3
 800625c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	ee07 3a90 	vmov	s15, r3
 8006264:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	ee07 3a90 	vmov	s15, r3
 800626e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006276:	4b7b      	ldr	r3, [pc, #492]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006286:	ed97 6a03 	vldr	s12, [r7, #12]
 800628a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800628e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800629a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800629e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80062a6:	e087      	b.n	80063b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	ee07 3a90 	vmov	s15, r3
 80062ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006470 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80062b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ba:	4b6a      	ldr	r3, [pc, #424]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062c2:	ee07 3a90 	vmov	s15, r3
 80062c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80062ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062ea:	e065      	b.n	80063b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	ee07 3a90 	vmov	s15, r3
 80062f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006474 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80062fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062fe:	4b59      	ldr	r3, [pc, #356]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006306:	ee07 3a90 	vmov	s15, r3
 800630a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800630e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006312:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800631a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800631e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800632a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800632e:	e043      	b.n	80063b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	ee07 3a90 	vmov	s15, r3
 8006336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800633a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006478 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800633e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006342:	4b48      	ldr	r3, [pc, #288]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800634a:	ee07 3a90 	vmov	s15, r3
 800634e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006352:	ed97 6a03 	vldr	s12, [r7, #12]
 8006356:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800635a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800635e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800636a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800636e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006372:	e021      	b.n	80063b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	ee07 3a90 	vmov	s15, r3
 800637a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800637e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006474 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006386:	4b37      	ldr	r3, [pc, #220]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800638e:	ee07 3a90 	vmov	s15, r3
 8006392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006396:	ed97 6a03 	vldr	s12, [r7, #12]
 800639a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800639e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063b6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80063b8:	4b2a      	ldr	r3, [pc, #168]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063bc:	0a5b      	lsrs	r3, r3, #9
 80063be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063c2:	ee07 3a90 	vmov	s15, r3
 80063c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80063d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063de:	ee17 2a90 	vmov	r2, s15
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80063e6:	4b1f      	ldr	r3, [pc, #124]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ea:	0c1b      	lsrs	r3, r3, #16
 80063ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063f0:	ee07 3a90 	vmov	s15, r3
 80063f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006400:	edd7 6a07 	vldr	s13, [r7, #28]
 8006404:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800640c:	ee17 2a90 	vmov	r2, s15
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006414:	4b13      	ldr	r3, [pc, #76]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006418:	0e1b      	lsrs	r3, r3, #24
 800641a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800641e:	ee07 3a90 	vmov	s15, r3
 8006422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006426:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800642a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800642e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800643a:	ee17 2a90 	vmov	r2, s15
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006442:	e008      	b.n	8006456 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	609a      	str	r2, [r3, #8]
}
 8006456:	bf00      	nop
 8006458:	3724      	adds	r7, #36	@ 0x24
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	58024400 	.word	0x58024400
 8006468:	03d09000 	.word	0x03d09000
 800646c:	46000000 	.word	0x46000000
 8006470:	4c742400 	.word	0x4c742400
 8006474:	4a742400 	.word	0x4a742400
 8006478:	4af42400 	.word	0x4af42400

0800647c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800647c:	b480      	push	{r7}
 800647e:	b089      	sub	sp, #36	@ 0x24
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006484:	4ba1      	ldr	r3, [pc, #644]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006488:	f003 0303 	and.w	r3, r3, #3
 800648c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800648e:	4b9f      	ldr	r3, [pc, #636]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006492:	0d1b      	lsrs	r3, r3, #20
 8006494:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006498:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800649a:	4b9c      	ldr	r3, [pc, #624]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800649c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649e:	0a1b      	lsrs	r3, r3, #8
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80064a6:	4b99      	ldr	r3, [pc, #612]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064aa:	08db      	lsrs	r3, r3, #3
 80064ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	fb02 f303 	mul.w	r3, r2, r3
 80064b6:	ee07 3a90 	vmov	s15, r3
 80064ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f000 8111 	beq.w	80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	f000 8083 	beq.w	80065d8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	f200 80a1 	bhi.w	800661c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d003      	beq.n	80064e8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d056      	beq.n	8006594 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80064e6:	e099      	b.n	800661c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064e8:	4b88      	ldr	r3, [pc, #544]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 0320 	and.w	r3, r3, #32
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d02d      	beq.n	8006550 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064f4:	4b85      	ldr	r3, [pc, #532]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	08db      	lsrs	r3, r3, #3
 80064fa:	f003 0303 	and.w	r3, r3, #3
 80064fe:	4a84      	ldr	r2, [pc, #528]	@ (8006710 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006500:	fa22 f303 	lsr.w	r3, r2, r3
 8006504:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	ee07 3a90 	vmov	s15, r3
 800650c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	ee07 3a90 	vmov	s15, r3
 8006516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800651a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800651e:	4b7b      	ldr	r3, [pc, #492]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800652e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006532:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800653a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800653e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800654e:	e087      	b.n	8006660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	ee07 3a90 	vmov	s15, r3
 8006556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800655a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006718 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800655e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006562:	4b6a      	ldr	r3, [pc, #424]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800656a:	ee07 3a90 	vmov	s15, r3
 800656e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006572:	ed97 6a03 	vldr	s12, [r7, #12]
 8006576:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800657a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800657e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800658a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800658e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006592:	e065      	b.n	8006660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	ee07 3a90 	vmov	s15, r3
 800659a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800659e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800671c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80065a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065a6:	4b59      	ldr	r3, [pc, #356]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ae:	ee07 3a90 	vmov	s15, r3
 80065b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80065ba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065d6:	e043      	b.n	8006660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	ee07 3a90 	vmov	s15, r3
 80065de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065e2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006720 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80065e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ea:	4b48      	ldr	r3, [pc, #288]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065f2:	ee07 3a90 	vmov	s15, r3
 80065f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80065fe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006602:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006606:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800660a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800660e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006616:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800661a:	e021      	b.n	8006660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	ee07 3a90 	vmov	s15, r3
 8006622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006626:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800671c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800662a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800662e:	4b37      	ldr	r3, [pc, #220]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006636:	ee07 3a90 	vmov	s15, r3
 800663a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800663e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006642:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006646:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800664a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800664e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006652:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800665a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800665e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006660:	4b2a      	ldr	r3, [pc, #168]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006664:	0a5b      	lsrs	r3, r3, #9
 8006666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800666a:	ee07 3a90 	vmov	s15, r3
 800666e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006672:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006676:	ee37 7a87 	vadd.f32	s14, s15, s14
 800667a:	edd7 6a07 	vldr	s13, [r7, #28]
 800667e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006686:	ee17 2a90 	vmov	r2, s15
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800668e:	4b1f      	ldr	r3, [pc, #124]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006692:	0c1b      	lsrs	r3, r3, #16
 8006694:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006698:	ee07 3a90 	vmov	s15, r3
 800669c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80066ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066b4:	ee17 2a90 	vmov	r2, s15
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80066bc:	4b13      	ldr	r3, [pc, #76]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c0:	0e1b      	lsrs	r3, r3, #24
 80066c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066c6:	ee07 3a90 	vmov	s15, r3
 80066ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80066da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066e2:	ee17 2a90 	vmov	r2, s15
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80066ea:	e008      	b.n	80066fe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	609a      	str	r2, [r3, #8]
}
 80066fe:	bf00      	nop
 8006700:	3724      	adds	r7, #36	@ 0x24
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	58024400 	.word	0x58024400
 8006710:	03d09000 	.word	0x03d09000
 8006714:	46000000 	.word	0x46000000
 8006718:	4c742400 	.word	0x4c742400
 800671c:	4a742400 	.word	0x4a742400
 8006720:	4af42400 	.word	0x4af42400

08006724 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800672e:	2300      	movs	r3, #0
 8006730:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006732:	4b53      	ldr	r3, [pc, #332]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006736:	f003 0303 	and.w	r3, r3, #3
 800673a:	2b03      	cmp	r3, #3
 800673c:	d101      	bne.n	8006742 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e099      	b.n	8006876 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006742:	4b4f      	ldr	r3, [pc, #316]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a4e      	ldr	r2, [pc, #312]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006748:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800674c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800674e:	f7fb fd6d 	bl	800222c <HAL_GetTick>
 8006752:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006754:	e008      	b.n	8006768 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006756:	f7fb fd69 	bl	800222c <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b02      	cmp	r3, #2
 8006762:	d901      	bls.n	8006768 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e086      	b.n	8006876 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006768:	4b45      	ldr	r3, [pc, #276]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1f0      	bne.n	8006756 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006774:	4b42      	ldr	r3, [pc, #264]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006778:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	031b      	lsls	r3, r3, #12
 8006782:	493f      	ldr	r1, [pc, #252]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006784:	4313      	orrs	r3, r2
 8006786:	628b      	str	r3, [r1, #40]	@ 0x28
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	3b01      	subs	r3, #1
 800678e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	3b01      	subs	r3, #1
 8006798:	025b      	lsls	r3, r3, #9
 800679a:	b29b      	uxth	r3, r3
 800679c:	431a      	orrs	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	3b01      	subs	r3, #1
 80067a4:	041b      	lsls	r3, r3, #16
 80067a6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80067aa:	431a      	orrs	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	691b      	ldr	r3, [r3, #16]
 80067b0:	3b01      	subs	r3, #1
 80067b2:	061b      	lsls	r3, r3, #24
 80067b4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80067b8:	4931      	ldr	r1, [pc, #196]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80067be:	4b30      	ldr	r3, [pc, #192]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	695b      	ldr	r3, [r3, #20]
 80067ca:	492d      	ldr	r1, [pc, #180]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80067d0:	4b2b      	ldr	r3, [pc, #172]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d4:	f023 0220 	bic.w	r2, r3, #32
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	4928      	ldr	r1, [pc, #160]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067de:	4313      	orrs	r3, r2
 80067e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80067e2:	4b27      	ldr	r3, [pc, #156]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e6:	4a26      	ldr	r2, [pc, #152]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067e8:	f023 0310 	bic.w	r3, r3, #16
 80067ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80067ee:	4b24      	ldr	r3, [pc, #144]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067f2:	4b24      	ldr	r3, [pc, #144]	@ (8006884 <RCCEx_PLL2_Config+0x160>)
 80067f4:	4013      	ands	r3, r2
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	69d2      	ldr	r2, [r2, #28]
 80067fa:	00d2      	lsls	r2, r2, #3
 80067fc:	4920      	ldr	r1, [pc, #128]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006802:	4b1f      	ldr	r3, [pc, #124]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006806:	4a1e      	ldr	r2, [pc, #120]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006808:	f043 0310 	orr.w	r3, r3, #16
 800680c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d106      	bne.n	8006822 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006814:	4b1a      	ldr	r3, [pc, #104]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006818:	4a19      	ldr	r2, [pc, #100]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 800681a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800681e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006820:	e00f      	b.n	8006842 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	2b01      	cmp	r3, #1
 8006826:	d106      	bne.n	8006836 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006828:	4b15      	ldr	r3, [pc, #84]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 800682a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800682c:	4a14      	ldr	r2, [pc, #80]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 800682e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006832:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006834:	e005      	b.n	8006842 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006836:	4b12      	ldr	r3, [pc, #72]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800683a:	4a11      	ldr	r2, [pc, #68]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 800683c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006840:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006842:	4b0f      	ldr	r3, [pc, #60]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a0e      	ldr	r2, [pc, #56]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 8006848:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800684c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800684e:	f7fb fced 	bl	800222c <HAL_GetTick>
 8006852:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006854:	e008      	b.n	8006868 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006856:	f7fb fce9 	bl	800222c <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	2b02      	cmp	r3, #2
 8006862:	d901      	bls.n	8006868 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e006      	b.n	8006876 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006868:	4b05      	ldr	r3, [pc, #20]	@ (8006880 <RCCEx_PLL2_Config+0x15c>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006870:	2b00      	cmp	r3, #0
 8006872:	d0f0      	beq.n	8006856 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006874:	7bfb      	ldrb	r3, [r7, #15]
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	58024400 	.word	0x58024400
 8006884:	ffff0007 	.word	0xffff0007

08006888 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006892:	2300      	movs	r3, #0
 8006894:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006896:	4b53      	ldr	r3, [pc, #332]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800689a:	f003 0303 	and.w	r3, r3, #3
 800689e:	2b03      	cmp	r3, #3
 80068a0:	d101      	bne.n	80068a6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e099      	b.n	80069da <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80068a6:	4b4f      	ldr	r3, [pc, #316]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a4e      	ldr	r2, [pc, #312]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80068ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068b2:	f7fb fcbb 	bl	800222c <HAL_GetTick>
 80068b6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80068b8:	e008      	b.n	80068cc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80068ba:	f7fb fcb7 	bl	800222c <HAL_GetTick>
 80068be:	4602      	mov	r2, r0
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	1ad3      	subs	r3, r2, r3
 80068c4:	2b02      	cmp	r3, #2
 80068c6:	d901      	bls.n	80068cc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80068c8:	2303      	movs	r3, #3
 80068ca:	e086      	b.n	80069da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80068cc:	4b45      	ldr	r3, [pc, #276]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d1f0      	bne.n	80068ba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80068d8:	4b42      	ldr	r3, [pc, #264]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80068da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068dc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	051b      	lsls	r3, r3, #20
 80068e6:	493f      	ldr	r1, [pc, #252]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80068e8:	4313      	orrs	r3, r2
 80068ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	3b01      	subs	r3, #1
 80068f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	3b01      	subs	r3, #1
 80068fc:	025b      	lsls	r3, r3, #9
 80068fe:	b29b      	uxth	r3, r3
 8006900:	431a      	orrs	r2, r3
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	3b01      	subs	r3, #1
 8006908:	041b      	lsls	r3, r3, #16
 800690a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	691b      	ldr	r3, [r3, #16]
 8006914:	3b01      	subs	r3, #1
 8006916:	061b      	lsls	r3, r3, #24
 8006918:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800691c:	4931      	ldr	r1, [pc, #196]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 800691e:	4313      	orrs	r3, r2
 8006920:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006922:	4b30      	ldr	r3, [pc, #192]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006926:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	492d      	ldr	r1, [pc, #180]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006930:	4313      	orrs	r3, r2
 8006932:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006934:	4b2b      	ldr	r3, [pc, #172]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006938:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	4928      	ldr	r1, [pc, #160]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006942:	4313      	orrs	r3, r2
 8006944:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006946:	4b27      	ldr	r3, [pc, #156]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694a:	4a26      	ldr	r2, [pc, #152]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 800694c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006950:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006952:	4b24      	ldr	r3, [pc, #144]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006954:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006956:	4b24      	ldr	r3, [pc, #144]	@ (80069e8 <RCCEx_PLL3_Config+0x160>)
 8006958:	4013      	ands	r3, r2
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	69d2      	ldr	r2, [r2, #28]
 800695e:	00d2      	lsls	r2, r2, #3
 8006960:	4920      	ldr	r1, [pc, #128]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006962:	4313      	orrs	r3, r2
 8006964:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006966:	4b1f      	ldr	r3, [pc, #124]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696a:	4a1e      	ldr	r2, [pc, #120]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 800696c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006970:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d106      	bne.n	8006986 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006978:	4b1a      	ldr	r3, [pc, #104]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 800697a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800697c:	4a19      	ldr	r2, [pc, #100]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 800697e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006982:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006984:	e00f      	b.n	80069a6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b01      	cmp	r3, #1
 800698a:	d106      	bne.n	800699a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800698c:	4b15      	ldr	r3, [pc, #84]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 800698e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006990:	4a14      	ldr	r2, [pc, #80]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 8006992:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006996:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006998:	e005      	b.n	80069a6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800699a:	4b12      	ldr	r3, [pc, #72]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 800699c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699e:	4a11      	ldr	r2, [pc, #68]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80069a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80069a6:	4b0f      	ldr	r3, [pc, #60]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a0e      	ldr	r2, [pc, #56]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80069ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069b2:	f7fb fc3b 	bl	800222c <HAL_GetTick>
 80069b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80069b8:	e008      	b.n	80069cc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80069ba:	f7fb fc37 	bl	800222c <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d901      	bls.n	80069cc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80069c8:	2303      	movs	r3, #3
 80069ca:	e006      	b.n	80069da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80069cc:	4b05      	ldr	r3, [pc, #20]	@ (80069e4 <RCCEx_PLL3_Config+0x15c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d0f0      	beq.n	80069ba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3710      	adds	r7, #16
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	58024400 	.word	0x58024400
 80069e8:	ffff0007 	.word	0xffff0007

080069ec <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d101      	bne.n	80069fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e10f      	b.n	8006c1e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a87      	ldr	r2, [pc, #540]	@ (8006c28 <HAL_SPI_Init+0x23c>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d00f      	beq.n	8006a2e <HAL_SPI_Init+0x42>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a86      	ldr	r2, [pc, #536]	@ (8006c2c <HAL_SPI_Init+0x240>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d00a      	beq.n	8006a2e <HAL_SPI_Init+0x42>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a84      	ldr	r2, [pc, #528]	@ (8006c30 <HAL_SPI_Init+0x244>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d005      	beq.n	8006a2e <HAL_SPI_Init+0x42>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68db      	ldr	r3, [r3, #12]
 8006a26:	2b0f      	cmp	r3, #15
 8006a28:	d901      	bls.n	8006a2e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e0f7      	b.n	8006c1e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 fef6 	bl	8007820 <SPI_GetPacketSize>
 8006a34:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a7b      	ldr	r2, [pc, #492]	@ (8006c28 <HAL_SPI_Init+0x23c>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d00c      	beq.n	8006a5a <HAL_SPI_Init+0x6e>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a79      	ldr	r2, [pc, #484]	@ (8006c2c <HAL_SPI_Init+0x240>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d007      	beq.n	8006a5a <HAL_SPI_Init+0x6e>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a78      	ldr	r2, [pc, #480]	@ (8006c30 <HAL_SPI_Init+0x244>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d002      	beq.n	8006a5a <HAL_SPI_Init+0x6e>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2b08      	cmp	r3, #8
 8006a58:	d811      	bhi.n	8006a7e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006a5e:	4a72      	ldr	r2, [pc, #456]	@ (8006c28 <HAL_SPI_Init+0x23c>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d009      	beq.n	8006a78 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a70      	ldr	r2, [pc, #448]	@ (8006c2c <HAL_SPI_Init+0x240>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d004      	beq.n	8006a78 <HAL_SPI_Init+0x8c>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a6f      	ldr	r2, [pc, #444]	@ (8006c30 <HAL_SPI_Init+0x244>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d104      	bne.n	8006a82 <HAL_SPI_Init+0x96>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2b10      	cmp	r3, #16
 8006a7c:	d901      	bls.n	8006a82 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e0cd      	b.n	8006c1e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d106      	bne.n	8006a9c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f7fa fef6 	bl	8001888 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 0201 	bic.w	r2, r2, #1
 8006ab2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006abe:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	699b      	ldr	r3, [r3, #24]
 8006ac4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ac8:	d119      	bne.n	8006afe <HAL_SPI_Init+0x112>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ad2:	d103      	bne.n	8006adc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d008      	beq.n	8006aee <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d10c      	bne.n	8006afe <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006ae8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006aec:	d107      	bne.n	8006afe <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006afc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00f      	beq.n	8006b2a <HAL_SPI_Init+0x13e>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	2b06      	cmp	r3, #6
 8006b10:	d90b      	bls.n	8006b2a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	430a      	orrs	r2, r1
 8006b26:	601a      	str	r2, [r3, #0]
 8006b28:	e007      	b.n	8006b3a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b38:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	69da      	ldr	r2, [r3, #28]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b42:	431a      	orrs	r2, r3
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	431a      	orrs	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b4c:	ea42 0103 	orr.w	r1, r2, r3
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	68da      	ldr	r2, [r3, #12]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b64:	431a      	orrs	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b6a:	431a      	orrs	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	431a      	orrs	r2, r3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	431a      	orrs	r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	695b      	ldr	r3, [r3, #20]
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a1b      	ldr	r3, [r3, #32]
 8006b82:	431a      	orrs	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	431a      	orrs	r2, r3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b8e:	431a      	orrs	r2, r3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	431a      	orrs	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b9a:	ea42 0103 	orr.w	r1, r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d113      	bne.n	8006bda <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bc4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006bd8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f022 0201 	bic.w	r2, r2, #1
 8006be8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d00a      	beq.n	8006c0c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3710      	adds	r7, #16
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	40013000 	.word	0x40013000
 8006c2c:	40003800 	.word	0x40003800
 8006c30:	40003c00 	.word	0x40003c00

08006c34 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b088      	sub	sp, #32
 8006c38:	af02      	add	r7, sp, #8
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	60b9      	str	r1, [r7, #8]
 8006c3e:	603b      	str	r3, [r7, #0]
 8006c40:	4613      	mov	r3, r2
 8006c42:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	3320      	adds	r3, #32
 8006c4a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c4c:	f7fb faee 	bl	800222c <HAL_GetTick>
 8006c50:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d001      	beq.n	8006c62 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8006c5e:	2302      	movs	r3, #2
 8006c60:	e1d1      	b.n	8007006 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <HAL_SPI_Transmit+0x3a>
 8006c68:	88fb      	ldrh	r3, [r7, #6]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e1c9      	b.n	8007006 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d101      	bne.n	8006c80 <HAL_SPI_Transmit+0x4c>
 8006c7c:	2302      	movs	r3, #2
 8006c7e:	e1c2      	b.n	8007006 <HAL_SPI_Transmit+0x3d2>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2203      	movs	r2, #3
 8006c8c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	68ba      	ldr	r2, [r7, #8]
 8006c9c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	88fa      	ldrh	r2, [r7, #6]
 8006ca2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	88fa      	ldrh	r2, [r7, #6]
 8006caa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006cd8:	d108      	bne.n	8006cec <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ce8:	601a      	str	r2, [r3, #0]
 8006cea:	e009      	b.n	8006d00 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006cfe:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	685a      	ldr	r2, [r3, #4]
 8006d06:	4b96      	ldr	r3, [pc, #600]	@ (8006f60 <HAL_SPI_Transmit+0x32c>)
 8006d08:	4013      	ands	r3, r2
 8006d0a:	88f9      	ldrh	r1, [r7, #6]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	6812      	ldr	r2, [r2, #0]
 8006d10:	430b      	orrs	r3, r1
 8006d12:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0201 	orr.w	r2, r2, #1
 8006d22:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d2c:	d107      	bne.n	8006d3e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	2b0f      	cmp	r3, #15
 8006d44:	d947      	bls.n	8006dd6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006d46:	e03f      	b.n	8006dc8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d114      	bne.n	8006d80 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	6812      	ldr	r2, [r2, #0]
 8006d60:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d66:	1d1a      	adds	r2, r3, #4
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	3b01      	subs	r3, #1
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006d7e:	e023      	b.n	8006dc8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d80:	f7fb fa54 	bl	800222c <HAL_GetTick>
 8006d84:	4602      	mov	r2, r0
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	683a      	ldr	r2, [r7, #0]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d803      	bhi.n	8006d98 <HAL_SPI_Transmit+0x164>
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d96:	d102      	bne.n	8006d9e <HAL_SPI_Transmit+0x16a>
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d114      	bne.n	8006dc8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 fc70 	bl	8007684 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006daa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e11e      	b.n	8007006 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1b9      	bne.n	8006d48 <HAL_SPI_Transmit+0x114>
 8006dd4:	e0f1      	b.n	8006fba <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	2b07      	cmp	r3, #7
 8006ddc:	f240 80e6 	bls.w	8006fac <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006de0:	e05d      	b.n	8006e9e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	f003 0302 	and.w	r3, r3, #2
 8006dec:	2b02      	cmp	r3, #2
 8006dee:	d132      	bne.n	8006e56 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d918      	bls.n	8006e2e <HAL_SPI_Transmit+0x1fa>
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d014      	beq.n	8006e2e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e14:	1d1a      	adds	r2, r3, #4
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	3b02      	subs	r3, #2
 8006e24:	b29a      	uxth	r2, r3
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006e2c:	e037      	b.n	8006e9e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e32:	881a      	ldrh	r2, [r3, #0]
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e3c:	1c9a      	adds	r2, r3, #2
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	b29a      	uxth	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006e54:	e023      	b.n	8006e9e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e56:	f7fb f9e9 	bl	800222c <HAL_GetTick>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	683a      	ldr	r2, [r7, #0]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d803      	bhi.n	8006e6e <HAL_SPI_Transmit+0x23a>
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e6c:	d102      	bne.n	8006e74 <HAL_SPI_Transmit+0x240>
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d114      	bne.n	8006e9e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f000 fc05 	bl	8007684 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e0b3      	b.n	8007006 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d19b      	bne.n	8006de2 <HAL_SPI_Transmit+0x1ae>
 8006eaa:	e086      	b.n	8006fba <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	695b      	ldr	r3, [r3, #20]
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d154      	bne.n	8006f64 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	2b03      	cmp	r3, #3
 8006ec4:	d918      	bls.n	8006ef8 <HAL_SPI_Transmit+0x2c4>
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eca:	2b40      	cmp	r3, #64	@ 0x40
 8006ecc:	d914      	bls.n	8006ef8 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6812      	ldr	r2, [r2, #0]
 8006ed8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ede:	1d1a      	adds	r2, r3, #4
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	3b04      	subs	r3, #4
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006ef6:	e059      	b.n	8006fac <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d917      	bls.n	8006f34 <HAL_SPI_Transmit+0x300>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d013      	beq.n	8006f34 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f10:	881a      	ldrh	r2, [r3, #0]
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f1a:	1c9a      	adds	r2, r3, #2
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	3b02      	subs	r3, #2
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006f32:	e03b      	b.n	8006fac <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	3320      	adds	r3, #32
 8006f3e:	7812      	ldrb	r2, [r2, #0]
 8006f40:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	3b01      	subs	r3, #1
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006f5e:	e025      	b.n	8006fac <HAL_SPI_Transmit+0x378>
 8006f60:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f64:	f7fb f962 	bl	800222c <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	683a      	ldr	r2, [r7, #0]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d803      	bhi.n	8006f7c <HAL_SPI_Transmit+0x348>
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f7a:	d102      	bne.n	8006f82 <HAL_SPI_Transmit+0x34e>
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d114      	bne.n	8006fac <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006f82:	68f8      	ldr	r0, [r7, #12]
 8006f84:	f000 fb7e 	bl	8007684 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006fa8:	2303      	movs	r3, #3
 8006faa:	e02c      	b.n	8007006 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f47f af79 	bne.w	8006eac <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	2108      	movs	r1, #8
 8006fc4:	68f8      	ldr	r0, [r7, #12]
 8006fc6:	f000 fbfd 	bl	80077c4 <SPI_WaitOnFlagUntilTimeout>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d007      	beq.n	8006fe0 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fd6:	f043 0220 	orr.w	r2, r3, #32
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006fe0:	68f8      	ldr	r0, [r7, #12]
 8006fe2:	f000 fb4f 	bl	8007684 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e000      	b.n	8007006 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8007004:	2300      	movs	r3, #0
  }
}
 8007006:	4618      	mov	r0, r3
 8007008:	3718      	adds	r7, #24
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop

08007010 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b08e      	sub	sp, #56	@ 0x38
 8007014:	af02      	add	r7, sp, #8
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	607a      	str	r2, [r7, #4]
 800701c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	3320      	adds	r3, #32
 8007024:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	3330      	adds	r3, #48	@ 0x30
 800702c:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007032:	095b      	lsrs	r3, r3, #5
 8007034:	b29b      	uxth	r3, r3
 8007036:	3301      	adds	r3, #1
 8007038:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800703a:	f7fb f8f7 	bl	800222c <HAL_GetTick>
 800703e:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8007040:	887b      	ldrh	r3, [r7, #2]
 8007042:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8007044:	887b      	ldrh	r3, [r7, #2]
 8007046:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800704e:	b2db      	uxtb	r3, r3
 8007050:	2b01      	cmp	r3, #1
 8007052:	d001      	beq.n	8007058 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8007054:	2302      	movs	r3, #2
 8007056:	e310      	b.n	800767a <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d005      	beq.n	800706a <HAL_SPI_TransmitReceive+0x5a>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d002      	beq.n	800706a <HAL_SPI_TransmitReceive+0x5a>
 8007064:	887b      	ldrh	r3, [r7, #2]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e305      	b.n	800767a <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007074:	2b01      	cmp	r3, #1
 8007076:	d101      	bne.n	800707c <HAL_SPI_TransmitReceive+0x6c>
 8007078:	2302      	movs	r3, #2
 800707a:	e2fe      	b.n	800767a <HAL_SPI_TransmitReceive+0x66a>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2205      	movs	r2, #5
 8007088:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	887a      	ldrh	r2, [r7, #2]
 800709e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	887a      	ldrh	r2, [r7, #2]
 80070a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	887a      	ldrh	r2, [r7, #2]
 80070b4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	887a      	ldrh	r2, [r7, #2]
 80070bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2200      	movs	r2, #0
 80070c4:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2200      	movs	r2, #0
 80070ca:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	68da      	ldr	r2, [r3, #12]
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80070da:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a70      	ldr	r2, [pc, #448]	@ (80072a4 <HAL_SPI_TransmitReceive+0x294>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d009      	beq.n	80070fa <HAL_SPI_TransmitReceive+0xea>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a6f      	ldr	r2, [pc, #444]	@ (80072a8 <HAL_SPI_TransmitReceive+0x298>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d004      	beq.n	80070fa <HAL_SPI_TransmitReceive+0xea>
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a6d      	ldr	r2, [pc, #436]	@ (80072ac <HAL_SPI_TransmitReceive+0x29c>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d102      	bne.n	8007100 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80070fa:	2310      	movs	r3, #16
 80070fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070fe:	e001      	b.n	8007104 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8007100:	2308      	movs	r3, #8
 8007102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	685a      	ldr	r2, [r3, #4]
 800710a:	4b69      	ldr	r3, [pc, #420]	@ (80072b0 <HAL_SPI_TransmitReceive+0x2a0>)
 800710c:	4013      	ands	r3, r2
 800710e:	8879      	ldrh	r1, [r7, #2]
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	6812      	ldr	r2, [r2, #0]
 8007114:	430b      	orrs	r3, r1
 8007116:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f042 0201 	orr.w	r2, r2, #1
 8007126:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007130:	d107      	bne.n	8007142 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007140:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	2b0f      	cmp	r3, #15
 8007148:	f240 80a2 	bls.w	8007290 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800714c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800714e:	089b      	lsrs	r3, r3, #2
 8007150:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8007152:	e094      	b.n	800727e <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	695b      	ldr	r3, [r3, #20]
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b02      	cmp	r3, #2
 8007160:	d120      	bne.n	80071a4 <HAL_SPI_TransmitReceive+0x194>
 8007162:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007164:	2b00      	cmp	r3, #0
 8007166:	d01d      	beq.n	80071a4 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8007168:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800716a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800716c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800716e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8007170:	429a      	cmp	r2, r3
 8007172:	d217      	bcs.n	80071a4 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6812      	ldr	r2, [r2, #0]
 800717e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007184:	1d1a      	adds	r2, r3, #4
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007190:	b29b      	uxth	r3, r3
 8007192:	3b01      	subs	r3, #1
 8007194:	b29a      	uxth	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80071a2:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80071ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d065      	beq.n	800727e <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	695b      	ldr	r3, [r3, #20]
 80071b8:	f003 0301 	and.w	r3, r3, #1
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d118      	bne.n	80071f2 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80071ca:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071d0:	1d1a      	adds	r2, r3, #4
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80071dc:	b29b      	uxth	r3, r3
 80071de:	3b01      	subs	r3, #1
 80071e0:	b29a      	uxth	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80071ee:	853b      	strh	r3, [r7, #40]	@ 0x28
 80071f0:	e045      	b.n	800727e <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80071f2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80071f4:	8bfb      	ldrh	r3, [r7, #30]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d21d      	bcs.n	8007236 <HAL_SPI_TransmitReceive+0x226>
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d018      	beq.n	8007236 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800720c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800720e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007214:	1d1a      	adds	r2, r3, #4
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007220:	b29b      	uxth	r3, r3
 8007222:	3b01      	subs	r3, #1
 8007224:	b29a      	uxth	r2, r3
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007232:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007234:	e023      	b.n	800727e <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007236:	f7fa fff9 	bl	800222c <HAL_GetTick>
 800723a:	4602      	mov	r2, r0
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	1ad3      	subs	r3, r2, r3
 8007240:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007242:	429a      	cmp	r2, r3
 8007244:	d803      	bhi.n	800724e <HAL_SPI_TransmitReceive+0x23e>
 8007246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007248:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800724c:	d102      	bne.n	8007254 <HAL_SPI_TransmitReceive+0x244>
 800724e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007250:	2b00      	cmp	r3, #0
 8007252:	d114      	bne.n	800727e <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 fa15 	bl	8007684 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007260:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2201      	movs	r2, #1
 800726e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2200      	movs	r2, #0
 8007276:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800727a:	2303      	movs	r3, #3
 800727c:	e1fd      	b.n	800767a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800727e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007280:	2b00      	cmp	r3, #0
 8007282:	f47f af67 	bne.w	8007154 <HAL_SPI_TransmitReceive+0x144>
 8007286:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007288:	2b00      	cmp	r3, #0
 800728a:	f47f af63 	bne.w	8007154 <HAL_SPI_TransmitReceive+0x144>
 800728e:	e1ce      	b.n	800762e <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	2b07      	cmp	r3, #7
 8007296:	f240 81c2 	bls.w	800761e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800729a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800729c:	085b      	lsrs	r3, r3, #1
 800729e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80072a0:	e0c9      	b.n	8007436 <HAL_SPI_TransmitReceive+0x426>
 80072a2:	bf00      	nop
 80072a4:	40013000 	.word	0x40013000
 80072a8:	40003800 	.word	0x40003800
 80072ac:	40003c00 	.word	0x40003c00
 80072b0:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	f003 0302 	and.w	r3, r3, #2
 80072be:	2b02      	cmp	r3, #2
 80072c0:	d11f      	bne.n	8007302 <HAL_SPI_TransmitReceive+0x2f2>
 80072c2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d01c      	beq.n	8007302 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80072c8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80072ca:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80072cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ce:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d216      	bcs.n	8007302 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072d8:	881a      	ldrh	r2, [r3, #0]
 80072da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072dc:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072e2:	1c9a      	adds	r2, r3, #2
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	3b01      	subs	r3, #1
 80072f2:	b29a      	uxth	r2, r3
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007300:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800730a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 8092 	beq.w	8007436 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b01      	cmp	r3, #1
 800731e:	d118      	bne.n	8007352 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007324:	6a3a      	ldr	r2, [r7, #32]
 8007326:	8812      	ldrh	r2, [r2, #0]
 8007328:	b292      	uxth	r2, r2
 800732a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007330:	1c9a      	adds	r2, r3, #2
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800733c:	b29b      	uxth	r3, r3
 800733e:	3b01      	subs	r3, #1
 8007340:	b29a      	uxth	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800734e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007350:	e071      	b.n	8007436 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007352:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8007354:	8bfb      	ldrh	r3, [r7, #30]
 8007356:	429a      	cmp	r2, r3
 8007358:	d228      	bcs.n	80073ac <HAL_SPI_TransmitReceive+0x39c>
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007360:	2b00      	cmp	r3, #0
 8007362:	d023      	beq.n	80073ac <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007368:	6a3a      	ldr	r2, [r7, #32]
 800736a:	8812      	ldrh	r2, [r2, #0]
 800736c:	b292      	uxth	r2, r2
 800736e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007374:	1c9a      	adds	r2, r3, #2
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800737e:	6a3a      	ldr	r2, [r7, #32]
 8007380:	8812      	ldrh	r2, [r2, #0]
 8007382:	b292      	uxth	r2, r2
 8007384:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800738a:	1c9a      	adds	r2, r3, #2
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007396:	b29b      	uxth	r3, r3
 8007398:	3b02      	subs	r3, #2
 800739a:	b29a      	uxth	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80073a8:	853b      	strh	r3, [r7, #40]	@ 0x28
 80073aa:	e044      	b.n	8007436 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80073ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d11d      	bne.n	80073ee <HAL_SPI_TransmitReceive+0x3de>
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d018      	beq.n	80073ee <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073c0:	6a3a      	ldr	r2, [r7, #32]
 80073c2:	8812      	ldrh	r2, [r2, #0]
 80073c4:	b292      	uxth	r2, r2
 80073c6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073cc:	1c9a      	adds	r2, r3, #2
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80073d8:	b29b      	uxth	r3, r3
 80073da:	3b01      	subs	r3, #1
 80073dc:	b29a      	uxth	r2, r3
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80073ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 80073ec:	e023      	b.n	8007436 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073ee:	f7fa ff1d 	bl	800222c <HAL_GetTick>
 80073f2:	4602      	mov	r2, r0
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	1ad3      	subs	r3, r2, r3
 80073f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d803      	bhi.n	8007406 <HAL_SPI_TransmitReceive+0x3f6>
 80073fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007400:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007404:	d102      	bne.n	800740c <HAL_SPI_TransmitReceive+0x3fc>
 8007406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007408:	2b00      	cmp	r3, #0
 800740a:	d114      	bne.n	8007436 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 f939 	bl	8007684 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007418:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2201      	movs	r2, #1
 8007426:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e121      	b.n	800767a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8007436:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007438:	2b00      	cmp	r3, #0
 800743a:	f47f af3b 	bne.w	80072b4 <HAL_SPI_TransmitReceive+0x2a4>
 800743e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007440:	2b00      	cmp	r3, #0
 8007442:	f47f af37 	bne.w	80072b4 <HAL_SPI_TransmitReceive+0x2a4>
 8007446:	e0f2      	b.n	800762e <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	f003 0302 	and.w	r3, r3, #2
 8007452:	2b02      	cmp	r3, #2
 8007454:	d121      	bne.n	800749a <HAL_SPI_TransmitReceive+0x48a>
 8007456:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007458:	2b00      	cmp	r3, #0
 800745a:	d01e      	beq.n	800749a <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800745c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800745e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8007460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007462:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8007464:	429a      	cmp	r2, r3
 8007466:	d218      	bcs.n	800749a <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	3320      	adds	r3, #32
 8007472:	7812      	ldrb	r2, [r2, #0]
 8007474:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800747a:	1c5a      	adds	r2, r3, #1
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007486:	b29b      	uxth	r3, r3
 8007488:	3b01      	subs	r3, #1
 800748a:	b29a      	uxth	r2, r3
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007498:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	695b      	ldr	r3, [r3, #20]
 80074a0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80074a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 80ba 	beq.w	800761e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	695b      	ldr	r3, [r3, #20]
 80074b0:	f003 0301 	and.w	r3, r3, #1
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d11b      	bne.n	80074f0 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074c4:	7812      	ldrb	r2, [r2, #0]
 80074c6:	b2d2      	uxtb	r2, r2
 80074c8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80074da:	b29b      	uxth	r3, r3
 80074dc:	3b01      	subs	r3, #1
 80074de:	b29a      	uxth	r2, r3
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80074ec:	853b      	strh	r3, [r7, #40]	@ 0x28
 80074ee:	e096      	b.n	800761e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80074f0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80074f2:	8bfb      	ldrh	r3, [r7, #30]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d24a      	bcs.n	800758e <HAL_SPI_TransmitReceive+0x57e>
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d045      	beq.n	800758e <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800750e:	7812      	ldrb	r2, [r2, #0]
 8007510:	b2d2      	uxtb	r2, r2
 8007512:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007518:	1c5a      	adds	r2, r3, #1
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800752a:	7812      	ldrb	r2, [r2, #0]
 800752c:	b2d2      	uxtb	r2, r2
 800752e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007534:	1c5a      	adds	r2, r3, #1
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007546:	7812      	ldrb	r2, [r2, #0]
 8007548:	b2d2      	uxtb	r2, r2
 800754a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007550:	1c5a      	adds	r2, r3, #1
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007562:	7812      	ldrb	r2, [r2, #0]
 8007564:	b2d2      	uxtb	r2, r2
 8007566:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800756c:	1c5a      	adds	r2, r3, #1
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007578:	b29b      	uxth	r3, r3
 800757a:	3b04      	subs	r3, #4
 800757c:	b29a      	uxth	r2, r3
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800758a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800758c:	e047      	b.n	800761e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800758e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007590:	2b03      	cmp	r3, #3
 8007592:	d820      	bhi.n	80075d6 <HAL_SPI_TransmitReceive+0x5c6>
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d01b      	beq.n	80075d6 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075aa:	7812      	ldrb	r2, [r2, #0]
 80075ac:	b2d2      	uxtb	r2, r2
 80075ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075b4:	1c5a      	adds	r2, r3, #1
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	3b01      	subs	r3, #1
 80075c4:	b29a      	uxth	r2, r3
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80075d2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80075d4:	e023      	b.n	800761e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075d6:	f7fa fe29 	bl	800222c <HAL_GetTick>
 80075da:	4602      	mov	r2, r0
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	1ad3      	subs	r3, r2, r3
 80075e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d803      	bhi.n	80075ee <HAL_SPI_TransmitReceive+0x5de>
 80075e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075ec:	d102      	bne.n	80075f4 <HAL_SPI_TransmitReceive+0x5e4>
 80075ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d114      	bne.n	800761e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f000 f845 	bl	8007684 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007600:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2201      	movs	r2, #1
 800760e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800761a:	2303      	movs	r3, #3
 800761c:	e02d      	b.n	800767a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800761e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007620:	2b00      	cmp	r3, #0
 8007622:	f47f af11 	bne.w	8007448 <HAL_SPI_TransmitReceive+0x438>
 8007626:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007628:	2b00      	cmp	r3, #0
 800762a:	f47f af0d 	bne.w	8007448 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007634:	2200      	movs	r2, #0
 8007636:	2108      	movs	r1, #8
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f000 f8c3 	bl	80077c4 <SPI_WaitOnFlagUntilTimeout>
 800763e:	4603      	mov	r3, r0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d007      	beq.n	8007654 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800764a:	f043 0220 	orr.w	r2, r3, #32
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007654:	68f8      	ldr	r0, [r7, #12]
 8007656:	f000 f815 	bl	8007684 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007670:	2b00      	cmp	r3, #0
 8007672:	d001      	beq.n	8007678 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e000      	b.n	800767a <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8007678:	2300      	movs	r3, #0
  }
}
 800767a:	4618      	mov	r0, r3
 800767c:	3730      	adds	r7, #48	@ 0x30
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop

08007684 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	695b      	ldr	r3, [r3, #20]
 8007692:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	699a      	ldr	r2, [r3, #24]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f042 0208 	orr.w	r2, r2, #8
 80076a2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	699a      	ldr	r2, [r3, #24]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f042 0210 	orr.w	r2, r2, #16
 80076b2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 0201 	bic.w	r2, r2, #1
 80076c2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6919      	ldr	r1, [r3, #16]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	4b3c      	ldr	r3, [pc, #240]	@ (80077c0 <SPI_CloseTransfer+0x13c>)
 80076d0:	400b      	ands	r3, r1
 80076d2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	689a      	ldr	r2, [r3, #8]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80076e2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	2b04      	cmp	r3, #4
 80076ee:	d014      	beq.n	800771a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f003 0320 	and.w	r3, r3, #32
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00f      	beq.n	800771a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007700:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	699a      	ldr	r2, [r3, #24]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f042 0220 	orr.w	r2, r2, #32
 8007718:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007720:	b2db      	uxtb	r3, r3
 8007722:	2b03      	cmp	r3, #3
 8007724:	d014      	beq.n	8007750 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00f      	beq.n	8007750 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007736:	f043 0204 	orr.w	r2, r3, #4
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	699a      	ldr	r2, [r3, #24]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800774e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00f      	beq.n	800777a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007760:	f043 0201 	orr.w	r2, r3, #1
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	699a      	ldr	r2, [r3, #24]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007778:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007780:	2b00      	cmp	r3, #0
 8007782:	d00f      	beq.n	80077a4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800778a:	f043 0208 	orr.w	r2, r3, #8
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	699a      	ldr	r2, [r3, #24]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077a2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80077b4:	bf00      	nop
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr
 80077c0:	fffffc90 	.word	0xfffffc90

080077c4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	603b      	str	r3, [r7, #0]
 80077d0:	4613      	mov	r3, r2
 80077d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80077d4:	e010      	b.n	80077f8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077d6:	f7fa fd29 	bl	800222c <HAL_GetTick>
 80077da:	4602      	mov	r2, r0
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	683a      	ldr	r2, [r7, #0]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d803      	bhi.n	80077ee <SPI_WaitOnFlagUntilTimeout+0x2a>
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077ec:	d102      	bne.n	80077f4 <SPI_WaitOnFlagUntilTimeout+0x30>
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d101      	bne.n	80077f8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80077f4:	2303      	movs	r3, #3
 80077f6:	e00f      	b.n	8007818 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	695a      	ldr	r2, [r3, #20]
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	4013      	ands	r3, r2
 8007802:	68ba      	ldr	r2, [r7, #8]
 8007804:	429a      	cmp	r2, r3
 8007806:	bf0c      	ite	eq
 8007808:	2301      	moveq	r3, #1
 800780a:	2300      	movne	r3, #0
 800780c:	b2db      	uxtb	r3, r3
 800780e:	461a      	mov	r2, r3
 8007810:	79fb      	ldrb	r3, [r7, #7]
 8007812:	429a      	cmp	r2, r3
 8007814:	d0df      	beq.n	80077d6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800782c:	095b      	lsrs	r3, r3, #5
 800782e:	3301      	adds	r3, #1
 8007830:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	3301      	adds	r3, #1
 8007838:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	3307      	adds	r3, #7
 800783e:	08db      	lsrs	r3, r3, #3
 8007840:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	fb02 f303 	mul.w	r3, r2, r3
}
 800784a:	4618      	mov	r0, r3
 800784c:	3714      	adds	r7, #20
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr

08007856 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b082      	sub	sp, #8
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d101      	bne.n	8007868 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e049      	b.n	80078fc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800786e:	b2db      	uxtb	r3, r3
 8007870:	2b00      	cmp	r3, #0
 8007872:	d106      	bne.n	8007882 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 f841 	bl	8007904 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2202      	movs	r2, #2
 8007886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	3304      	adds	r3, #4
 8007892:	4619      	mov	r1, r3
 8007894:	4610      	mov	r0, r2
 8007896:	f000 f9e7 	bl	8007c68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2201      	movs	r2, #1
 80078a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2201      	movs	r2, #1
 80078b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2201      	movs	r2, #1
 80078be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2201      	movs	r2, #1
 80078c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2201      	movs	r2, #1
 80078ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2201      	movs	r2, #1
 80078de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3708      	adds	r7, #8
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800790c:	bf00      	nop
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b01      	cmp	r3, #1
 800792a:	d001      	beq.n	8007930 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800792c:	2301      	movs	r3, #1
 800792e:	e054      	b.n	80079da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68da      	ldr	r2, [r3, #12]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f042 0201 	orr.w	r2, r2, #1
 8007946:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a26      	ldr	r2, [pc, #152]	@ (80079e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d022      	beq.n	8007998 <HAL_TIM_Base_Start_IT+0x80>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800795a:	d01d      	beq.n	8007998 <HAL_TIM_Base_Start_IT+0x80>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a22      	ldr	r2, [pc, #136]	@ (80079ec <HAL_TIM_Base_Start_IT+0xd4>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d018      	beq.n	8007998 <HAL_TIM_Base_Start_IT+0x80>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a21      	ldr	r2, [pc, #132]	@ (80079f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d013      	beq.n	8007998 <HAL_TIM_Base_Start_IT+0x80>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a1f      	ldr	r2, [pc, #124]	@ (80079f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d00e      	beq.n	8007998 <HAL_TIM_Base_Start_IT+0x80>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a1e      	ldr	r2, [pc, #120]	@ (80079f8 <HAL_TIM_Base_Start_IT+0xe0>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d009      	beq.n	8007998 <HAL_TIM_Base_Start_IT+0x80>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a1c      	ldr	r2, [pc, #112]	@ (80079fc <HAL_TIM_Base_Start_IT+0xe4>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d004      	beq.n	8007998 <HAL_TIM_Base_Start_IT+0x80>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a1b      	ldr	r2, [pc, #108]	@ (8007a00 <HAL_TIM_Base_Start_IT+0xe8>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d115      	bne.n	80079c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	689a      	ldr	r2, [r3, #8]
 800799e:	4b19      	ldr	r3, [pc, #100]	@ (8007a04 <HAL_TIM_Base_Start_IT+0xec>)
 80079a0:	4013      	ands	r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2b06      	cmp	r3, #6
 80079a8:	d015      	beq.n	80079d6 <HAL_TIM_Base_Start_IT+0xbe>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079b0:	d011      	beq.n	80079d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f042 0201 	orr.w	r2, r2, #1
 80079c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079c2:	e008      	b.n	80079d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f042 0201 	orr.w	r2, r2, #1
 80079d2:	601a      	str	r2, [r3, #0]
 80079d4:	e000      	b.n	80079d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3714      	adds	r7, #20
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	40010000 	.word	0x40010000
 80079ec:	40000400 	.word	0x40000400
 80079f0:	40000800 	.word	0x40000800
 80079f4:	40000c00 	.word	0x40000c00
 80079f8:	40010400 	.word	0x40010400
 80079fc:	40001800 	.word	0x40001800
 8007a00:	40014000 	.word	0x40014000
 8007a04:	00010007 	.word	0x00010007

08007a08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	68db      	ldr	r3, [r3, #12]
 8007a16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	f003 0302 	and.w	r3, r3, #2
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d020      	beq.n	8007a6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f003 0302 	and.w	r3, r3, #2
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d01b      	beq.n	8007a6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f06f 0202 	mvn.w	r2, #2
 8007a3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2201      	movs	r2, #1
 8007a42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	f003 0303 	and.w	r3, r3, #3
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d003      	beq.n	8007a5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 f8e9 	bl	8007c2a <HAL_TIM_IC_CaptureCallback>
 8007a58:	e005      	b.n	8007a66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 f8db 	bl	8007c16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f000 f8ec 	bl	8007c3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	f003 0304 	and.w	r3, r3, #4
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d020      	beq.n	8007ab8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f003 0304 	and.w	r3, r3, #4
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d01b      	beq.n	8007ab8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f06f 0204 	mvn.w	r2, #4
 8007a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2202      	movs	r2, #2
 8007a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d003      	beq.n	8007aa6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 f8c3 	bl	8007c2a <HAL_TIM_IC_CaptureCallback>
 8007aa4:	e005      	b.n	8007ab2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 f8b5 	bl	8007c16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 f8c6 	bl	8007c3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	f003 0308 	and.w	r3, r3, #8
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d020      	beq.n	8007b04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f003 0308 	and.w	r3, r3, #8
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d01b      	beq.n	8007b04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f06f 0208 	mvn.w	r2, #8
 8007ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2204      	movs	r2, #4
 8007ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	69db      	ldr	r3, [r3, #28]
 8007ae2:	f003 0303 	and.w	r3, r3, #3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d003      	beq.n	8007af2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 f89d 	bl	8007c2a <HAL_TIM_IC_CaptureCallback>
 8007af0:	e005      	b.n	8007afe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f88f 	bl	8007c16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 f8a0 	bl	8007c3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	f003 0310 	and.w	r3, r3, #16
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d020      	beq.n	8007b50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f003 0310 	and.w	r3, r3, #16
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d01b      	beq.n	8007b50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f06f 0210 	mvn.w	r2, #16
 8007b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2208      	movs	r2, #8
 8007b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	69db      	ldr	r3, [r3, #28]
 8007b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d003      	beq.n	8007b3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 f877 	bl	8007c2a <HAL_TIM_IC_CaptureCallback>
 8007b3c:	e005      	b.n	8007b4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f869 	bl	8007c16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 f87a 	bl	8007c3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	f003 0301 	and.w	r3, r3, #1
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d00c      	beq.n	8007b74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f003 0301 	and.w	r3, r3, #1
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d007      	beq.n	8007b74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f06f 0201 	mvn.w	r2, #1
 8007b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f7f9 fde2 	bl	8001738 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d104      	bne.n	8007b88 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00c      	beq.n	8007ba2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d007      	beq.n	8007ba2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 f90d 	bl	8007dbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00c      	beq.n	8007bc6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d007      	beq.n	8007bc6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007bbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 f905 	bl	8007dd0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d00c      	beq.n	8007bea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d007      	beq.n	8007bea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007be2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f000 f834 	bl	8007c52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	f003 0320 	and.w	r3, r3, #32
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00c      	beq.n	8007c0e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f003 0320 	and.w	r3, r3, #32
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d007      	beq.n	8007c0e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f06f 0220 	mvn.w	r2, #32
 8007c06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f000 f8cd 	bl	8007da8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c0e:	bf00      	nop
 8007c10:	3710      	adds	r7, #16
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c16:	b480      	push	{r7}
 8007c18:	b083      	sub	sp, #12
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c1e:	bf00      	nop
 8007c20:	370c      	adds	r7, #12
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr

08007c2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007c2a:	b480      	push	{r7}
 8007c2c:	b083      	sub	sp, #12
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007c32:	bf00      	nop
 8007c34:	370c      	adds	r7, #12
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr

08007c3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007c3e:	b480      	push	{r7}
 8007c40:	b083      	sub	sp, #12
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007c46:	bf00      	nop
 8007c48:	370c      	adds	r7, #12
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007c52:	b480      	push	{r7}
 8007c54:	b083      	sub	sp, #12
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007c5a:	bf00      	nop
 8007c5c:	370c      	adds	r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr
	...

08007c68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b085      	sub	sp, #20
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	4a43      	ldr	r2, [pc, #268]	@ (8007d88 <TIM_Base_SetConfig+0x120>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d013      	beq.n	8007ca8 <TIM_Base_SetConfig+0x40>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c86:	d00f      	beq.n	8007ca8 <TIM_Base_SetConfig+0x40>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	4a40      	ldr	r2, [pc, #256]	@ (8007d8c <TIM_Base_SetConfig+0x124>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d00b      	beq.n	8007ca8 <TIM_Base_SetConfig+0x40>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	4a3f      	ldr	r2, [pc, #252]	@ (8007d90 <TIM_Base_SetConfig+0x128>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d007      	beq.n	8007ca8 <TIM_Base_SetConfig+0x40>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a3e      	ldr	r2, [pc, #248]	@ (8007d94 <TIM_Base_SetConfig+0x12c>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d003      	beq.n	8007ca8 <TIM_Base_SetConfig+0x40>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4a3d      	ldr	r2, [pc, #244]	@ (8007d98 <TIM_Base_SetConfig+0x130>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d108      	bne.n	8007cba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a32      	ldr	r2, [pc, #200]	@ (8007d88 <TIM_Base_SetConfig+0x120>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d01f      	beq.n	8007d02 <TIM_Base_SetConfig+0x9a>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cc8:	d01b      	beq.n	8007d02 <TIM_Base_SetConfig+0x9a>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8007d8c <TIM_Base_SetConfig+0x124>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d017      	beq.n	8007d02 <TIM_Base_SetConfig+0x9a>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	4a2e      	ldr	r2, [pc, #184]	@ (8007d90 <TIM_Base_SetConfig+0x128>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d013      	beq.n	8007d02 <TIM_Base_SetConfig+0x9a>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	4a2d      	ldr	r2, [pc, #180]	@ (8007d94 <TIM_Base_SetConfig+0x12c>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d00f      	beq.n	8007d02 <TIM_Base_SetConfig+0x9a>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	4a2c      	ldr	r2, [pc, #176]	@ (8007d98 <TIM_Base_SetConfig+0x130>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d00b      	beq.n	8007d02 <TIM_Base_SetConfig+0x9a>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	4a2b      	ldr	r2, [pc, #172]	@ (8007d9c <TIM_Base_SetConfig+0x134>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d007      	beq.n	8007d02 <TIM_Base_SetConfig+0x9a>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	4a2a      	ldr	r2, [pc, #168]	@ (8007da0 <TIM_Base_SetConfig+0x138>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d003      	beq.n	8007d02 <TIM_Base_SetConfig+0x9a>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	4a29      	ldr	r2, [pc, #164]	@ (8007da4 <TIM_Base_SetConfig+0x13c>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d108      	bne.n	8007d14 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	695b      	ldr	r3, [r3, #20]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	689a      	ldr	r2, [r3, #8]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a14      	ldr	r2, [pc, #80]	@ (8007d88 <TIM_Base_SetConfig+0x120>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d00f      	beq.n	8007d5a <TIM_Base_SetConfig+0xf2>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a16      	ldr	r2, [pc, #88]	@ (8007d98 <TIM_Base_SetConfig+0x130>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d00b      	beq.n	8007d5a <TIM_Base_SetConfig+0xf2>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a15      	ldr	r2, [pc, #84]	@ (8007d9c <TIM_Base_SetConfig+0x134>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d007      	beq.n	8007d5a <TIM_Base_SetConfig+0xf2>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	4a14      	ldr	r2, [pc, #80]	@ (8007da0 <TIM_Base_SetConfig+0x138>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d003      	beq.n	8007d5a <TIM_Base_SetConfig+0xf2>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	4a13      	ldr	r2, [pc, #76]	@ (8007da4 <TIM_Base_SetConfig+0x13c>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d103      	bne.n	8007d62 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	691a      	ldr	r2, [r3, #16]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f043 0204 	orr.w	r2, r3, #4
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	601a      	str	r2, [r3, #0]
}
 8007d7a:	bf00      	nop
 8007d7c:	3714      	adds	r7, #20
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	40010000 	.word	0x40010000
 8007d8c:	40000400 	.word	0x40000400
 8007d90:	40000800 	.word	0x40000800
 8007d94:	40000c00 	.word	0x40000c00
 8007d98:	40010400 	.word	0x40010400
 8007d9c:	40014000 	.word	0x40014000
 8007da0:	40014400 	.word	0x40014400
 8007da4:	40014800 	.word	0x40014800

08007da8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b083      	sub	sp, #12
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007dd8:	bf00      	nop
 8007dda:	370c      	adds	r7, #12
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de2:	4770      	bx	lr

08007de4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d101      	bne.n	8007df6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007df2:	2301      	movs	r3, #1
 8007df4:	e042      	b.n	8007e7c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d106      	bne.n	8007e0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 f83b 	bl	8007e84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2224      	movs	r2, #36	@ 0x24
 8007e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 0201 	bic.w	r2, r2, #1
 8007e24:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d002      	beq.n	8007e34 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 fd9a 	bl	8008968 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 f82f 	bl	8007e98 <UART_SetConfig>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d101      	bne.n	8007e44 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	e01b      	b.n	8007e7c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	685a      	ldr	r2, [r3, #4]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	689a      	ldr	r2, [r3, #8]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f042 0201 	orr.w	r2, r2, #1
 8007e72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f000 fe19 	bl	8008aac <UART_CheckIdleState>
 8007e7a:	4603      	mov	r3, r0
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3708      	adds	r7, #8
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e9c:	b092      	sub	sp, #72	@ 0x48
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	691b      	ldr	r3, [r3, #16]
 8007eb0:	431a      	orrs	r2, r3
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	431a      	orrs	r2, r3
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	69db      	ldr	r3, [r3, #28]
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	4bbe      	ldr	r3, [pc, #760]	@ (80081c0 <UART_SetConfig+0x328>)
 8007ec8:	4013      	ands	r3, r2
 8007eca:	697a      	ldr	r2, [r7, #20]
 8007ecc:	6812      	ldr	r2, [r2, #0]
 8007ece:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ed0:	430b      	orrs	r3, r1
 8007ed2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	68da      	ldr	r2, [r3, #12]
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	430a      	orrs	r2, r1
 8007ee8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	699b      	ldr	r3, [r3, #24]
 8007eee:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4ab3      	ldr	r2, [pc, #716]	@ (80081c4 <UART_SetConfig+0x32c>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d004      	beq.n	8007f04 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	6a1b      	ldr	r3, [r3, #32]
 8007efe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f00:	4313      	orrs	r3, r2
 8007f02:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	689a      	ldr	r2, [r3, #8]
 8007f0a:	4baf      	ldr	r3, [pc, #700]	@ (80081c8 <UART_SetConfig+0x330>)
 8007f0c:	4013      	ands	r3, r2
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	6812      	ldr	r2, [r2, #0]
 8007f12:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f14:	430b      	orrs	r3, r1
 8007f16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1e:	f023 010f 	bic.w	r1, r3, #15
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4aa6      	ldr	r2, [pc, #664]	@ (80081cc <UART_SetConfig+0x334>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d177      	bne.n	8008028 <UART_SetConfig+0x190>
 8007f38:	4ba5      	ldr	r3, [pc, #660]	@ (80081d0 <UART_SetConfig+0x338>)
 8007f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f40:	2b28      	cmp	r3, #40	@ 0x28
 8007f42:	d86d      	bhi.n	8008020 <UART_SetConfig+0x188>
 8007f44:	a201      	add	r2, pc, #4	@ (adr r2, 8007f4c <UART_SetConfig+0xb4>)
 8007f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f4a:	bf00      	nop
 8007f4c:	08007ff1 	.word	0x08007ff1
 8007f50:	08008021 	.word	0x08008021
 8007f54:	08008021 	.word	0x08008021
 8007f58:	08008021 	.word	0x08008021
 8007f5c:	08008021 	.word	0x08008021
 8007f60:	08008021 	.word	0x08008021
 8007f64:	08008021 	.word	0x08008021
 8007f68:	08008021 	.word	0x08008021
 8007f6c:	08007ff9 	.word	0x08007ff9
 8007f70:	08008021 	.word	0x08008021
 8007f74:	08008021 	.word	0x08008021
 8007f78:	08008021 	.word	0x08008021
 8007f7c:	08008021 	.word	0x08008021
 8007f80:	08008021 	.word	0x08008021
 8007f84:	08008021 	.word	0x08008021
 8007f88:	08008021 	.word	0x08008021
 8007f8c:	08008001 	.word	0x08008001
 8007f90:	08008021 	.word	0x08008021
 8007f94:	08008021 	.word	0x08008021
 8007f98:	08008021 	.word	0x08008021
 8007f9c:	08008021 	.word	0x08008021
 8007fa0:	08008021 	.word	0x08008021
 8007fa4:	08008021 	.word	0x08008021
 8007fa8:	08008021 	.word	0x08008021
 8007fac:	08008009 	.word	0x08008009
 8007fb0:	08008021 	.word	0x08008021
 8007fb4:	08008021 	.word	0x08008021
 8007fb8:	08008021 	.word	0x08008021
 8007fbc:	08008021 	.word	0x08008021
 8007fc0:	08008021 	.word	0x08008021
 8007fc4:	08008021 	.word	0x08008021
 8007fc8:	08008021 	.word	0x08008021
 8007fcc:	08008011 	.word	0x08008011
 8007fd0:	08008021 	.word	0x08008021
 8007fd4:	08008021 	.word	0x08008021
 8007fd8:	08008021 	.word	0x08008021
 8007fdc:	08008021 	.word	0x08008021
 8007fe0:	08008021 	.word	0x08008021
 8007fe4:	08008021 	.word	0x08008021
 8007fe8:	08008021 	.word	0x08008021
 8007fec:	08008019 	.word	0x08008019
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ff6:	e222      	b.n	800843e <UART_SetConfig+0x5a6>
 8007ff8:	2304      	movs	r3, #4
 8007ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ffe:	e21e      	b.n	800843e <UART_SetConfig+0x5a6>
 8008000:	2308      	movs	r3, #8
 8008002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008006:	e21a      	b.n	800843e <UART_SetConfig+0x5a6>
 8008008:	2310      	movs	r3, #16
 800800a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800800e:	e216      	b.n	800843e <UART_SetConfig+0x5a6>
 8008010:	2320      	movs	r3, #32
 8008012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008016:	e212      	b.n	800843e <UART_SetConfig+0x5a6>
 8008018:	2340      	movs	r3, #64	@ 0x40
 800801a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800801e:	e20e      	b.n	800843e <UART_SetConfig+0x5a6>
 8008020:	2380      	movs	r3, #128	@ 0x80
 8008022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008026:	e20a      	b.n	800843e <UART_SetConfig+0x5a6>
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a69      	ldr	r2, [pc, #420]	@ (80081d4 <UART_SetConfig+0x33c>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d130      	bne.n	8008094 <UART_SetConfig+0x1fc>
 8008032:	4b67      	ldr	r3, [pc, #412]	@ (80081d0 <UART_SetConfig+0x338>)
 8008034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008036:	f003 0307 	and.w	r3, r3, #7
 800803a:	2b05      	cmp	r3, #5
 800803c:	d826      	bhi.n	800808c <UART_SetConfig+0x1f4>
 800803e:	a201      	add	r2, pc, #4	@ (adr r2, 8008044 <UART_SetConfig+0x1ac>)
 8008040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008044:	0800805d 	.word	0x0800805d
 8008048:	08008065 	.word	0x08008065
 800804c:	0800806d 	.word	0x0800806d
 8008050:	08008075 	.word	0x08008075
 8008054:	0800807d 	.word	0x0800807d
 8008058:	08008085 	.word	0x08008085
 800805c:	2300      	movs	r3, #0
 800805e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008062:	e1ec      	b.n	800843e <UART_SetConfig+0x5a6>
 8008064:	2304      	movs	r3, #4
 8008066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800806a:	e1e8      	b.n	800843e <UART_SetConfig+0x5a6>
 800806c:	2308      	movs	r3, #8
 800806e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008072:	e1e4      	b.n	800843e <UART_SetConfig+0x5a6>
 8008074:	2310      	movs	r3, #16
 8008076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800807a:	e1e0      	b.n	800843e <UART_SetConfig+0x5a6>
 800807c:	2320      	movs	r3, #32
 800807e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008082:	e1dc      	b.n	800843e <UART_SetConfig+0x5a6>
 8008084:	2340      	movs	r3, #64	@ 0x40
 8008086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800808a:	e1d8      	b.n	800843e <UART_SetConfig+0x5a6>
 800808c:	2380      	movs	r3, #128	@ 0x80
 800808e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008092:	e1d4      	b.n	800843e <UART_SetConfig+0x5a6>
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a4f      	ldr	r2, [pc, #316]	@ (80081d8 <UART_SetConfig+0x340>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d130      	bne.n	8008100 <UART_SetConfig+0x268>
 800809e:	4b4c      	ldr	r3, [pc, #304]	@ (80081d0 <UART_SetConfig+0x338>)
 80080a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080a2:	f003 0307 	and.w	r3, r3, #7
 80080a6:	2b05      	cmp	r3, #5
 80080a8:	d826      	bhi.n	80080f8 <UART_SetConfig+0x260>
 80080aa:	a201      	add	r2, pc, #4	@ (adr r2, 80080b0 <UART_SetConfig+0x218>)
 80080ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b0:	080080c9 	.word	0x080080c9
 80080b4:	080080d1 	.word	0x080080d1
 80080b8:	080080d9 	.word	0x080080d9
 80080bc:	080080e1 	.word	0x080080e1
 80080c0:	080080e9 	.word	0x080080e9
 80080c4:	080080f1 	.word	0x080080f1
 80080c8:	2300      	movs	r3, #0
 80080ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ce:	e1b6      	b.n	800843e <UART_SetConfig+0x5a6>
 80080d0:	2304      	movs	r3, #4
 80080d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080d6:	e1b2      	b.n	800843e <UART_SetConfig+0x5a6>
 80080d8:	2308      	movs	r3, #8
 80080da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080de:	e1ae      	b.n	800843e <UART_SetConfig+0x5a6>
 80080e0:	2310      	movs	r3, #16
 80080e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080e6:	e1aa      	b.n	800843e <UART_SetConfig+0x5a6>
 80080e8:	2320      	movs	r3, #32
 80080ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ee:	e1a6      	b.n	800843e <UART_SetConfig+0x5a6>
 80080f0:	2340      	movs	r3, #64	@ 0x40
 80080f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080f6:	e1a2      	b.n	800843e <UART_SetConfig+0x5a6>
 80080f8:	2380      	movs	r3, #128	@ 0x80
 80080fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080fe:	e19e      	b.n	800843e <UART_SetConfig+0x5a6>
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a35      	ldr	r2, [pc, #212]	@ (80081dc <UART_SetConfig+0x344>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d130      	bne.n	800816c <UART_SetConfig+0x2d4>
 800810a:	4b31      	ldr	r3, [pc, #196]	@ (80081d0 <UART_SetConfig+0x338>)
 800810c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800810e:	f003 0307 	and.w	r3, r3, #7
 8008112:	2b05      	cmp	r3, #5
 8008114:	d826      	bhi.n	8008164 <UART_SetConfig+0x2cc>
 8008116:	a201      	add	r2, pc, #4	@ (adr r2, 800811c <UART_SetConfig+0x284>)
 8008118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800811c:	08008135 	.word	0x08008135
 8008120:	0800813d 	.word	0x0800813d
 8008124:	08008145 	.word	0x08008145
 8008128:	0800814d 	.word	0x0800814d
 800812c:	08008155 	.word	0x08008155
 8008130:	0800815d 	.word	0x0800815d
 8008134:	2300      	movs	r3, #0
 8008136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800813a:	e180      	b.n	800843e <UART_SetConfig+0x5a6>
 800813c:	2304      	movs	r3, #4
 800813e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008142:	e17c      	b.n	800843e <UART_SetConfig+0x5a6>
 8008144:	2308      	movs	r3, #8
 8008146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800814a:	e178      	b.n	800843e <UART_SetConfig+0x5a6>
 800814c:	2310      	movs	r3, #16
 800814e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008152:	e174      	b.n	800843e <UART_SetConfig+0x5a6>
 8008154:	2320      	movs	r3, #32
 8008156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800815a:	e170      	b.n	800843e <UART_SetConfig+0x5a6>
 800815c:	2340      	movs	r3, #64	@ 0x40
 800815e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008162:	e16c      	b.n	800843e <UART_SetConfig+0x5a6>
 8008164:	2380      	movs	r3, #128	@ 0x80
 8008166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800816a:	e168      	b.n	800843e <UART_SetConfig+0x5a6>
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a1b      	ldr	r2, [pc, #108]	@ (80081e0 <UART_SetConfig+0x348>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d142      	bne.n	80081fc <UART_SetConfig+0x364>
 8008176:	4b16      	ldr	r3, [pc, #88]	@ (80081d0 <UART_SetConfig+0x338>)
 8008178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800817a:	f003 0307 	and.w	r3, r3, #7
 800817e:	2b05      	cmp	r3, #5
 8008180:	d838      	bhi.n	80081f4 <UART_SetConfig+0x35c>
 8008182:	a201      	add	r2, pc, #4	@ (adr r2, 8008188 <UART_SetConfig+0x2f0>)
 8008184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008188:	080081a1 	.word	0x080081a1
 800818c:	080081a9 	.word	0x080081a9
 8008190:	080081b1 	.word	0x080081b1
 8008194:	080081b9 	.word	0x080081b9
 8008198:	080081e5 	.word	0x080081e5
 800819c:	080081ed 	.word	0x080081ed
 80081a0:	2300      	movs	r3, #0
 80081a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081a6:	e14a      	b.n	800843e <UART_SetConfig+0x5a6>
 80081a8:	2304      	movs	r3, #4
 80081aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ae:	e146      	b.n	800843e <UART_SetConfig+0x5a6>
 80081b0:	2308      	movs	r3, #8
 80081b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081b6:	e142      	b.n	800843e <UART_SetConfig+0x5a6>
 80081b8:	2310      	movs	r3, #16
 80081ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081be:	e13e      	b.n	800843e <UART_SetConfig+0x5a6>
 80081c0:	cfff69f3 	.word	0xcfff69f3
 80081c4:	58000c00 	.word	0x58000c00
 80081c8:	11fff4ff 	.word	0x11fff4ff
 80081cc:	40011000 	.word	0x40011000
 80081d0:	58024400 	.word	0x58024400
 80081d4:	40004400 	.word	0x40004400
 80081d8:	40004800 	.word	0x40004800
 80081dc:	40004c00 	.word	0x40004c00
 80081e0:	40005000 	.word	0x40005000
 80081e4:	2320      	movs	r3, #32
 80081e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ea:	e128      	b.n	800843e <UART_SetConfig+0x5a6>
 80081ec:	2340      	movs	r3, #64	@ 0x40
 80081ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081f2:	e124      	b.n	800843e <UART_SetConfig+0x5a6>
 80081f4:	2380      	movs	r3, #128	@ 0x80
 80081f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081fa:	e120      	b.n	800843e <UART_SetConfig+0x5a6>
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4acb      	ldr	r2, [pc, #812]	@ (8008530 <UART_SetConfig+0x698>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d176      	bne.n	80082f4 <UART_SetConfig+0x45c>
 8008206:	4bcb      	ldr	r3, [pc, #812]	@ (8008534 <UART_SetConfig+0x69c>)
 8008208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800820a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800820e:	2b28      	cmp	r3, #40	@ 0x28
 8008210:	d86c      	bhi.n	80082ec <UART_SetConfig+0x454>
 8008212:	a201      	add	r2, pc, #4	@ (adr r2, 8008218 <UART_SetConfig+0x380>)
 8008214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008218:	080082bd 	.word	0x080082bd
 800821c:	080082ed 	.word	0x080082ed
 8008220:	080082ed 	.word	0x080082ed
 8008224:	080082ed 	.word	0x080082ed
 8008228:	080082ed 	.word	0x080082ed
 800822c:	080082ed 	.word	0x080082ed
 8008230:	080082ed 	.word	0x080082ed
 8008234:	080082ed 	.word	0x080082ed
 8008238:	080082c5 	.word	0x080082c5
 800823c:	080082ed 	.word	0x080082ed
 8008240:	080082ed 	.word	0x080082ed
 8008244:	080082ed 	.word	0x080082ed
 8008248:	080082ed 	.word	0x080082ed
 800824c:	080082ed 	.word	0x080082ed
 8008250:	080082ed 	.word	0x080082ed
 8008254:	080082ed 	.word	0x080082ed
 8008258:	080082cd 	.word	0x080082cd
 800825c:	080082ed 	.word	0x080082ed
 8008260:	080082ed 	.word	0x080082ed
 8008264:	080082ed 	.word	0x080082ed
 8008268:	080082ed 	.word	0x080082ed
 800826c:	080082ed 	.word	0x080082ed
 8008270:	080082ed 	.word	0x080082ed
 8008274:	080082ed 	.word	0x080082ed
 8008278:	080082d5 	.word	0x080082d5
 800827c:	080082ed 	.word	0x080082ed
 8008280:	080082ed 	.word	0x080082ed
 8008284:	080082ed 	.word	0x080082ed
 8008288:	080082ed 	.word	0x080082ed
 800828c:	080082ed 	.word	0x080082ed
 8008290:	080082ed 	.word	0x080082ed
 8008294:	080082ed 	.word	0x080082ed
 8008298:	080082dd 	.word	0x080082dd
 800829c:	080082ed 	.word	0x080082ed
 80082a0:	080082ed 	.word	0x080082ed
 80082a4:	080082ed 	.word	0x080082ed
 80082a8:	080082ed 	.word	0x080082ed
 80082ac:	080082ed 	.word	0x080082ed
 80082b0:	080082ed 	.word	0x080082ed
 80082b4:	080082ed 	.word	0x080082ed
 80082b8:	080082e5 	.word	0x080082e5
 80082bc:	2301      	movs	r3, #1
 80082be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082c2:	e0bc      	b.n	800843e <UART_SetConfig+0x5a6>
 80082c4:	2304      	movs	r3, #4
 80082c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ca:	e0b8      	b.n	800843e <UART_SetConfig+0x5a6>
 80082cc:	2308      	movs	r3, #8
 80082ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082d2:	e0b4      	b.n	800843e <UART_SetConfig+0x5a6>
 80082d4:	2310      	movs	r3, #16
 80082d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082da:	e0b0      	b.n	800843e <UART_SetConfig+0x5a6>
 80082dc:	2320      	movs	r3, #32
 80082de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082e2:	e0ac      	b.n	800843e <UART_SetConfig+0x5a6>
 80082e4:	2340      	movs	r3, #64	@ 0x40
 80082e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ea:	e0a8      	b.n	800843e <UART_SetConfig+0x5a6>
 80082ec:	2380      	movs	r3, #128	@ 0x80
 80082ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082f2:	e0a4      	b.n	800843e <UART_SetConfig+0x5a6>
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a8f      	ldr	r2, [pc, #572]	@ (8008538 <UART_SetConfig+0x6a0>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d130      	bne.n	8008360 <UART_SetConfig+0x4c8>
 80082fe:	4b8d      	ldr	r3, [pc, #564]	@ (8008534 <UART_SetConfig+0x69c>)
 8008300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008302:	f003 0307 	and.w	r3, r3, #7
 8008306:	2b05      	cmp	r3, #5
 8008308:	d826      	bhi.n	8008358 <UART_SetConfig+0x4c0>
 800830a:	a201      	add	r2, pc, #4	@ (adr r2, 8008310 <UART_SetConfig+0x478>)
 800830c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008310:	08008329 	.word	0x08008329
 8008314:	08008331 	.word	0x08008331
 8008318:	08008339 	.word	0x08008339
 800831c:	08008341 	.word	0x08008341
 8008320:	08008349 	.word	0x08008349
 8008324:	08008351 	.word	0x08008351
 8008328:	2300      	movs	r3, #0
 800832a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800832e:	e086      	b.n	800843e <UART_SetConfig+0x5a6>
 8008330:	2304      	movs	r3, #4
 8008332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008336:	e082      	b.n	800843e <UART_SetConfig+0x5a6>
 8008338:	2308      	movs	r3, #8
 800833a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800833e:	e07e      	b.n	800843e <UART_SetConfig+0x5a6>
 8008340:	2310      	movs	r3, #16
 8008342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008346:	e07a      	b.n	800843e <UART_SetConfig+0x5a6>
 8008348:	2320      	movs	r3, #32
 800834a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800834e:	e076      	b.n	800843e <UART_SetConfig+0x5a6>
 8008350:	2340      	movs	r3, #64	@ 0x40
 8008352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008356:	e072      	b.n	800843e <UART_SetConfig+0x5a6>
 8008358:	2380      	movs	r3, #128	@ 0x80
 800835a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800835e:	e06e      	b.n	800843e <UART_SetConfig+0x5a6>
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a75      	ldr	r2, [pc, #468]	@ (800853c <UART_SetConfig+0x6a4>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d130      	bne.n	80083cc <UART_SetConfig+0x534>
 800836a:	4b72      	ldr	r3, [pc, #456]	@ (8008534 <UART_SetConfig+0x69c>)
 800836c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800836e:	f003 0307 	and.w	r3, r3, #7
 8008372:	2b05      	cmp	r3, #5
 8008374:	d826      	bhi.n	80083c4 <UART_SetConfig+0x52c>
 8008376:	a201      	add	r2, pc, #4	@ (adr r2, 800837c <UART_SetConfig+0x4e4>)
 8008378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800837c:	08008395 	.word	0x08008395
 8008380:	0800839d 	.word	0x0800839d
 8008384:	080083a5 	.word	0x080083a5
 8008388:	080083ad 	.word	0x080083ad
 800838c:	080083b5 	.word	0x080083b5
 8008390:	080083bd 	.word	0x080083bd
 8008394:	2300      	movs	r3, #0
 8008396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800839a:	e050      	b.n	800843e <UART_SetConfig+0x5a6>
 800839c:	2304      	movs	r3, #4
 800839e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083a2:	e04c      	b.n	800843e <UART_SetConfig+0x5a6>
 80083a4:	2308      	movs	r3, #8
 80083a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083aa:	e048      	b.n	800843e <UART_SetConfig+0x5a6>
 80083ac:	2310      	movs	r3, #16
 80083ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083b2:	e044      	b.n	800843e <UART_SetConfig+0x5a6>
 80083b4:	2320      	movs	r3, #32
 80083b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ba:	e040      	b.n	800843e <UART_SetConfig+0x5a6>
 80083bc:	2340      	movs	r3, #64	@ 0x40
 80083be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083c2:	e03c      	b.n	800843e <UART_SetConfig+0x5a6>
 80083c4:	2380      	movs	r3, #128	@ 0x80
 80083c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ca:	e038      	b.n	800843e <UART_SetConfig+0x5a6>
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a5b      	ldr	r2, [pc, #364]	@ (8008540 <UART_SetConfig+0x6a8>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d130      	bne.n	8008438 <UART_SetConfig+0x5a0>
 80083d6:	4b57      	ldr	r3, [pc, #348]	@ (8008534 <UART_SetConfig+0x69c>)
 80083d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083da:	f003 0307 	and.w	r3, r3, #7
 80083de:	2b05      	cmp	r3, #5
 80083e0:	d826      	bhi.n	8008430 <UART_SetConfig+0x598>
 80083e2:	a201      	add	r2, pc, #4	@ (adr r2, 80083e8 <UART_SetConfig+0x550>)
 80083e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e8:	08008401 	.word	0x08008401
 80083ec:	08008409 	.word	0x08008409
 80083f0:	08008411 	.word	0x08008411
 80083f4:	08008419 	.word	0x08008419
 80083f8:	08008421 	.word	0x08008421
 80083fc:	08008429 	.word	0x08008429
 8008400:	2302      	movs	r3, #2
 8008402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008406:	e01a      	b.n	800843e <UART_SetConfig+0x5a6>
 8008408:	2304      	movs	r3, #4
 800840a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800840e:	e016      	b.n	800843e <UART_SetConfig+0x5a6>
 8008410:	2308      	movs	r3, #8
 8008412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008416:	e012      	b.n	800843e <UART_SetConfig+0x5a6>
 8008418:	2310      	movs	r3, #16
 800841a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800841e:	e00e      	b.n	800843e <UART_SetConfig+0x5a6>
 8008420:	2320      	movs	r3, #32
 8008422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008426:	e00a      	b.n	800843e <UART_SetConfig+0x5a6>
 8008428:	2340      	movs	r3, #64	@ 0x40
 800842a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800842e:	e006      	b.n	800843e <UART_SetConfig+0x5a6>
 8008430:	2380      	movs	r3, #128	@ 0x80
 8008432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008436:	e002      	b.n	800843e <UART_SetConfig+0x5a6>
 8008438:	2380      	movs	r3, #128	@ 0x80
 800843a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a3f      	ldr	r2, [pc, #252]	@ (8008540 <UART_SetConfig+0x6a8>)
 8008444:	4293      	cmp	r3, r2
 8008446:	f040 80f8 	bne.w	800863a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800844a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800844e:	2b20      	cmp	r3, #32
 8008450:	dc46      	bgt.n	80084e0 <UART_SetConfig+0x648>
 8008452:	2b02      	cmp	r3, #2
 8008454:	f2c0 8082 	blt.w	800855c <UART_SetConfig+0x6c4>
 8008458:	3b02      	subs	r3, #2
 800845a:	2b1e      	cmp	r3, #30
 800845c:	d87e      	bhi.n	800855c <UART_SetConfig+0x6c4>
 800845e:	a201      	add	r2, pc, #4	@ (adr r2, 8008464 <UART_SetConfig+0x5cc>)
 8008460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008464:	080084e7 	.word	0x080084e7
 8008468:	0800855d 	.word	0x0800855d
 800846c:	080084ef 	.word	0x080084ef
 8008470:	0800855d 	.word	0x0800855d
 8008474:	0800855d 	.word	0x0800855d
 8008478:	0800855d 	.word	0x0800855d
 800847c:	080084ff 	.word	0x080084ff
 8008480:	0800855d 	.word	0x0800855d
 8008484:	0800855d 	.word	0x0800855d
 8008488:	0800855d 	.word	0x0800855d
 800848c:	0800855d 	.word	0x0800855d
 8008490:	0800855d 	.word	0x0800855d
 8008494:	0800855d 	.word	0x0800855d
 8008498:	0800855d 	.word	0x0800855d
 800849c:	0800850f 	.word	0x0800850f
 80084a0:	0800855d 	.word	0x0800855d
 80084a4:	0800855d 	.word	0x0800855d
 80084a8:	0800855d 	.word	0x0800855d
 80084ac:	0800855d 	.word	0x0800855d
 80084b0:	0800855d 	.word	0x0800855d
 80084b4:	0800855d 	.word	0x0800855d
 80084b8:	0800855d 	.word	0x0800855d
 80084bc:	0800855d 	.word	0x0800855d
 80084c0:	0800855d 	.word	0x0800855d
 80084c4:	0800855d 	.word	0x0800855d
 80084c8:	0800855d 	.word	0x0800855d
 80084cc:	0800855d 	.word	0x0800855d
 80084d0:	0800855d 	.word	0x0800855d
 80084d4:	0800855d 	.word	0x0800855d
 80084d8:	0800855d 	.word	0x0800855d
 80084dc:	0800854f 	.word	0x0800854f
 80084e0:	2b40      	cmp	r3, #64	@ 0x40
 80084e2:	d037      	beq.n	8008554 <UART_SetConfig+0x6bc>
 80084e4:	e03a      	b.n	800855c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80084e6:	f7fd fe5f 	bl	80061a8 <HAL_RCCEx_GetD3PCLK1Freq>
 80084ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084ec:	e03c      	b.n	8008568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084f2:	4618      	mov	r0, r3
 80084f4:	f7fd fe6e 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80084f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084fc:	e034      	b.n	8008568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084fe:	f107 0318 	add.w	r3, r7, #24
 8008502:	4618      	mov	r0, r3
 8008504:	f7fd ffba 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800850c:	e02c      	b.n	8008568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800850e:	4b09      	ldr	r3, [pc, #36]	@ (8008534 <UART_SetConfig+0x69c>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f003 0320 	and.w	r3, r3, #32
 8008516:	2b00      	cmp	r3, #0
 8008518:	d016      	beq.n	8008548 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800851a:	4b06      	ldr	r3, [pc, #24]	@ (8008534 <UART_SetConfig+0x69c>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	08db      	lsrs	r3, r3, #3
 8008520:	f003 0303 	and.w	r3, r3, #3
 8008524:	4a07      	ldr	r2, [pc, #28]	@ (8008544 <UART_SetConfig+0x6ac>)
 8008526:	fa22 f303 	lsr.w	r3, r2, r3
 800852a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800852c:	e01c      	b.n	8008568 <UART_SetConfig+0x6d0>
 800852e:	bf00      	nop
 8008530:	40011400 	.word	0x40011400
 8008534:	58024400 	.word	0x58024400
 8008538:	40007800 	.word	0x40007800
 800853c:	40007c00 	.word	0x40007c00
 8008540:	58000c00 	.word	0x58000c00
 8008544:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008548:	4b9d      	ldr	r3, [pc, #628]	@ (80087c0 <UART_SetConfig+0x928>)
 800854a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800854c:	e00c      	b.n	8008568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800854e:	4b9d      	ldr	r3, [pc, #628]	@ (80087c4 <UART_SetConfig+0x92c>)
 8008550:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008552:	e009      	b.n	8008568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008554:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800855a:	e005      	b.n	8008568 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800855c:	2300      	movs	r3, #0
 800855e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008566:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800856a:	2b00      	cmp	r3, #0
 800856c:	f000 81de 	beq.w	800892c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008574:	4a94      	ldr	r2, [pc, #592]	@ (80087c8 <UART_SetConfig+0x930>)
 8008576:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800857a:	461a      	mov	r2, r3
 800857c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800857e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008582:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	685a      	ldr	r2, [r3, #4]
 8008588:	4613      	mov	r3, r2
 800858a:	005b      	lsls	r3, r3, #1
 800858c:	4413      	add	r3, r2
 800858e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008590:	429a      	cmp	r2, r3
 8008592:	d305      	bcc.n	80085a0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800859a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800859c:	429a      	cmp	r2, r3
 800859e:	d903      	bls.n	80085a8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80085a6:	e1c1      	b.n	800892c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085aa:	2200      	movs	r2, #0
 80085ac:	60bb      	str	r3, [r7, #8]
 80085ae:	60fa      	str	r2, [r7, #12]
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085b4:	4a84      	ldr	r2, [pc, #528]	@ (80087c8 <UART_SetConfig+0x930>)
 80085b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	2200      	movs	r2, #0
 80085be:	603b      	str	r3, [r7, #0]
 80085c0:	607a      	str	r2, [r7, #4]
 80085c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80085ca:	f7f7 fed9 	bl	8000380 <__aeabi_uldivmod>
 80085ce:	4602      	mov	r2, r0
 80085d0:	460b      	mov	r3, r1
 80085d2:	4610      	mov	r0, r2
 80085d4:	4619      	mov	r1, r3
 80085d6:	f04f 0200 	mov.w	r2, #0
 80085da:	f04f 0300 	mov.w	r3, #0
 80085de:	020b      	lsls	r3, r1, #8
 80085e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80085e4:	0202      	lsls	r2, r0, #8
 80085e6:	6979      	ldr	r1, [r7, #20]
 80085e8:	6849      	ldr	r1, [r1, #4]
 80085ea:	0849      	lsrs	r1, r1, #1
 80085ec:	2000      	movs	r0, #0
 80085ee:	460c      	mov	r4, r1
 80085f0:	4605      	mov	r5, r0
 80085f2:	eb12 0804 	adds.w	r8, r2, r4
 80085f6:	eb43 0905 	adc.w	r9, r3, r5
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	469a      	mov	sl, r3
 8008602:	4693      	mov	fp, r2
 8008604:	4652      	mov	r2, sl
 8008606:	465b      	mov	r3, fp
 8008608:	4640      	mov	r0, r8
 800860a:	4649      	mov	r1, r9
 800860c:	f7f7 feb8 	bl	8000380 <__aeabi_uldivmod>
 8008610:	4602      	mov	r2, r0
 8008612:	460b      	mov	r3, r1
 8008614:	4613      	mov	r3, r2
 8008616:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800861a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800861e:	d308      	bcc.n	8008632 <UART_SetConfig+0x79a>
 8008620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008626:	d204      	bcs.n	8008632 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800862e:	60da      	str	r2, [r3, #12]
 8008630:	e17c      	b.n	800892c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008638:	e178      	b.n	800892c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	69db      	ldr	r3, [r3, #28]
 800863e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008642:	f040 80c5 	bne.w	80087d0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008646:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800864a:	2b20      	cmp	r3, #32
 800864c:	dc48      	bgt.n	80086e0 <UART_SetConfig+0x848>
 800864e:	2b00      	cmp	r3, #0
 8008650:	db7b      	blt.n	800874a <UART_SetConfig+0x8b2>
 8008652:	2b20      	cmp	r3, #32
 8008654:	d879      	bhi.n	800874a <UART_SetConfig+0x8b2>
 8008656:	a201      	add	r2, pc, #4	@ (adr r2, 800865c <UART_SetConfig+0x7c4>)
 8008658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865c:	080086e7 	.word	0x080086e7
 8008660:	080086ef 	.word	0x080086ef
 8008664:	0800874b 	.word	0x0800874b
 8008668:	0800874b 	.word	0x0800874b
 800866c:	080086f7 	.word	0x080086f7
 8008670:	0800874b 	.word	0x0800874b
 8008674:	0800874b 	.word	0x0800874b
 8008678:	0800874b 	.word	0x0800874b
 800867c:	08008707 	.word	0x08008707
 8008680:	0800874b 	.word	0x0800874b
 8008684:	0800874b 	.word	0x0800874b
 8008688:	0800874b 	.word	0x0800874b
 800868c:	0800874b 	.word	0x0800874b
 8008690:	0800874b 	.word	0x0800874b
 8008694:	0800874b 	.word	0x0800874b
 8008698:	0800874b 	.word	0x0800874b
 800869c:	08008717 	.word	0x08008717
 80086a0:	0800874b 	.word	0x0800874b
 80086a4:	0800874b 	.word	0x0800874b
 80086a8:	0800874b 	.word	0x0800874b
 80086ac:	0800874b 	.word	0x0800874b
 80086b0:	0800874b 	.word	0x0800874b
 80086b4:	0800874b 	.word	0x0800874b
 80086b8:	0800874b 	.word	0x0800874b
 80086bc:	0800874b 	.word	0x0800874b
 80086c0:	0800874b 	.word	0x0800874b
 80086c4:	0800874b 	.word	0x0800874b
 80086c8:	0800874b 	.word	0x0800874b
 80086cc:	0800874b 	.word	0x0800874b
 80086d0:	0800874b 	.word	0x0800874b
 80086d4:	0800874b 	.word	0x0800874b
 80086d8:	0800874b 	.word	0x0800874b
 80086dc:	0800873d 	.word	0x0800873d
 80086e0:	2b40      	cmp	r3, #64	@ 0x40
 80086e2:	d02e      	beq.n	8008742 <UART_SetConfig+0x8aa>
 80086e4:	e031      	b.n	800874a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086e6:	f7fc fae7 	bl	8004cb8 <HAL_RCC_GetPCLK1Freq>
 80086ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80086ec:	e033      	b.n	8008756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086ee:	f7fc faf9 	bl	8004ce4 <HAL_RCC_GetPCLK2Freq>
 80086f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80086f4:	e02f      	b.n	8008756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80086fa:	4618      	mov	r0, r3
 80086fc:	f7fd fd6a 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008704:	e027      	b.n	8008756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008706:	f107 0318 	add.w	r3, r7, #24
 800870a:	4618      	mov	r0, r3
 800870c:	f7fd feb6 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008710:	69fb      	ldr	r3, [r7, #28]
 8008712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008714:	e01f      	b.n	8008756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008716:	4b2d      	ldr	r3, [pc, #180]	@ (80087cc <UART_SetConfig+0x934>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f003 0320 	and.w	r3, r3, #32
 800871e:	2b00      	cmp	r3, #0
 8008720:	d009      	beq.n	8008736 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008722:	4b2a      	ldr	r3, [pc, #168]	@ (80087cc <UART_SetConfig+0x934>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	08db      	lsrs	r3, r3, #3
 8008728:	f003 0303 	and.w	r3, r3, #3
 800872c:	4a24      	ldr	r2, [pc, #144]	@ (80087c0 <UART_SetConfig+0x928>)
 800872e:	fa22 f303 	lsr.w	r3, r2, r3
 8008732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008734:	e00f      	b.n	8008756 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008736:	4b22      	ldr	r3, [pc, #136]	@ (80087c0 <UART_SetConfig+0x928>)
 8008738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800873a:	e00c      	b.n	8008756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800873c:	4b21      	ldr	r3, [pc, #132]	@ (80087c4 <UART_SetConfig+0x92c>)
 800873e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008740:	e009      	b.n	8008756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008742:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008748:	e005      	b.n	8008756 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800874a:	2300      	movs	r3, #0
 800874c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008754:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008758:	2b00      	cmp	r3, #0
 800875a:	f000 80e7 	beq.w	800892c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008762:	4a19      	ldr	r2, [pc, #100]	@ (80087c8 <UART_SetConfig+0x930>)
 8008764:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008768:	461a      	mov	r2, r3
 800876a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800876c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008770:	005a      	lsls	r2, r3, #1
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	085b      	lsrs	r3, r3, #1
 8008778:	441a      	add	r2, r3
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008782:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008786:	2b0f      	cmp	r3, #15
 8008788:	d916      	bls.n	80087b8 <UART_SetConfig+0x920>
 800878a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800878c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008790:	d212      	bcs.n	80087b8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008794:	b29b      	uxth	r3, r3
 8008796:	f023 030f 	bic.w	r3, r3, #15
 800879a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800879c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879e:	085b      	lsrs	r3, r3, #1
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	f003 0307 	and.w	r3, r3, #7
 80087a6:	b29a      	uxth	r2, r3
 80087a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80087aa:	4313      	orrs	r3, r2
 80087ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80087b4:	60da      	str	r2, [r3, #12]
 80087b6:	e0b9      	b.n	800892c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80087be:	e0b5      	b.n	800892c <UART_SetConfig+0xa94>
 80087c0:	03d09000 	.word	0x03d09000
 80087c4:	003d0900 	.word	0x003d0900
 80087c8:	0800daa8 	.word	0x0800daa8
 80087cc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80087d0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80087d4:	2b20      	cmp	r3, #32
 80087d6:	dc49      	bgt.n	800886c <UART_SetConfig+0x9d4>
 80087d8:	2b00      	cmp	r3, #0
 80087da:	db7c      	blt.n	80088d6 <UART_SetConfig+0xa3e>
 80087dc:	2b20      	cmp	r3, #32
 80087de:	d87a      	bhi.n	80088d6 <UART_SetConfig+0xa3e>
 80087e0:	a201      	add	r2, pc, #4	@ (adr r2, 80087e8 <UART_SetConfig+0x950>)
 80087e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e6:	bf00      	nop
 80087e8:	08008873 	.word	0x08008873
 80087ec:	0800887b 	.word	0x0800887b
 80087f0:	080088d7 	.word	0x080088d7
 80087f4:	080088d7 	.word	0x080088d7
 80087f8:	08008883 	.word	0x08008883
 80087fc:	080088d7 	.word	0x080088d7
 8008800:	080088d7 	.word	0x080088d7
 8008804:	080088d7 	.word	0x080088d7
 8008808:	08008893 	.word	0x08008893
 800880c:	080088d7 	.word	0x080088d7
 8008810:	080088d7 	.word	0x080088d7
 8008814:	080088d7 	.word	0x080088d7
 8008818:	080088d7 	.word	0x080088d7
 800881c:	080088d7 	.word	0x080088d7
 8008820:	080088d7 	.word	0x080088d7
 8008824:	080088d7 	.word	0x080088d7
 8008828:	080088a3 	.word	0x080088a3
 800882c:	080088d7 	.word	0x080088d7
 8008830:	080088d7 	.word	0x080088d7
 8008834:	080088d7 	.word	0x080088d7
 8008838:	080088d7 	.word	0x080088d7
 800883c:	080088d7 	.word	0x080088d7
 8008840:	080088d7 	.word	0x080088d7
 8008844:	080088d7 	.word	0x080088d7
 8008848:	080088d7 	.word	0x080088d7
 800884c:	080088d7 	.word	0x080088d7
 8008850:	080088d7 	.word	0x080088d7
 8008854:	080088d7 	.word	0x080088d7
 8008858:	080088d7 	.word	0x080088d7
 800885c:	080088d7 	.word	0x080088d7
 8008860:	080088d7 	.word	0x080088d7
 8008864:	080088d7 	.word	0x080088d7
 8008868:	080088c9 	.word	0x080088c9
 800886c:	2b40      	cmp	r3, #64	@ 0x40
 800886e:	d02e      	beq.n	80088ce <UART_SetConfig+0xa36>
 8008870:	e031      	b.n	80088d6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008872:	f7fc fa21 	bl	8004cb8 <HAL_RCC_GetPCLK1Freq>
 8008876:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008878:	e033      	b.n	80088e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800887a:	f7fc fa33 	bl	8004ce4 <HAL_RCC_GetPCLK2Freq>
 800887e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008880:	e02f      	b.n	80088e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008886:	4618      	mov	r0, r3
 8008888:	f7fd fca4 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800888c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008890:	e027      	b.n	80088e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008892:	f107 0318 	add.w	r3, r7, #24
 8008896:	4618      	mov	r0, r3
 8008898:	f7fd fdf0 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088a0:	e01f      	b.n	80088e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088a2:	4b2d      	ldr	r3, [pc, #180]	@ (8008958 <UART_SetConfig+0xac0>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f003 0320 	and.w	r3, r3, #32
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d009      	beq.n	80088c2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80088ae:	4b2a      	ldr	r3, [pc, #168]	@ (8008958 <UART_SetConfig+0xac0>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	08db      	lsrs	r3, r3, #3
 80088b4:	f003 0303 	and.w	r3, r3, #3
 80088b8:	4a28      	ldr	r2, [pc, #160]	@ (800895c <UART_SetConfig+0xac4>)
 80088ba:	fa22 f303 	lsr.w	r3, r2, r3
 80088be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80088c0:	e00f      	b.n	80088e2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80088c2:	4b26      	ldr	r3, [pc, #152]	@ (800895c <UART_SetConfig+0xac4>)
 80088c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088c6:	e00c      	b.n	80088e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80088c8:	4b25      	ldr	r3, [pc, #148]	@ (8008960 <UART_SetConfig+0xac8>)
 80088ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088cc:	e009      	b.n	80088e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088d4:	e005      	b.n	80088e2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80088d6:	2300      	movs	r3, #0
 80088d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80088e0:	bf00      	nop
    }

    if (pclk != 0U)
 80088e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d021      	beq.n	800892c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008964 <UART_SetConfig+0xacc>)
 80088ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088f2:	461a      	mov	r2, r3
 80088f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	085b      	lsrs	r3, r3, #1
 8008900:	441a      	add	r2, r3
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	fbb2 f3f3 	udiv	r3, r2, r3
 800890a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800890c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800890e:	2b0f      	cmp	r3, #15
 8008910:	d909      	bls.n	8008926 <UART_SetConfig+0xa8e>
 8008912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008918:	d205      	bcs.n	8008926 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800891a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800891c:	b29a      	uxth	r2, r3
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	60da      	str	r2, [r3, #12]
 8008924:	e002      	b.n	800892c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	2201      	movs	r2, #1
 8008930:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	2201      	movs	r2, #1
 8008938:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	2200      	movs	r2, #0
 8008940:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	2200      	movs	r2, #0
 8008946:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008948:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800894c:	4618      	mov	r0, r3
 800894e:	3748      	adds	r7, #72	@ 0x48
 8008950:	46bd      	mov	sp, r7
 8008952:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008956:	bf00      	nop
 8008958:	58024400 	.word	0x58024400
 800895c:	03d09000 	.word	0x03d09000
 8008960:	003d0900 	.word	0x003d0900
 8008964:	0800daa8 	.word	0x0800daa8

08008968 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008974:	f003 0308 	and.w	r3, r3, #8
 8008978:	2b00      	cmp	r3, #0
 800897a:	d00a      	beq.n	8008992 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	430a      	orrs	r2, r1
 8008990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00a      	beq.n	80089b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	430a      	orrs	r2, r1
 80089b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089b8:	f003 0302 	and.w	r3, r3, #2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d00a      	beq.n	80089d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	430a      	orrs	r2, r1
 80089d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089da:	f003 0304 	and.w	r3, r3, #4
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d00a      	beq.n	80089f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	430a      	orrs	r2, r1
 80089f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089fc:	f003 0310 	and.w	r3, r3, #16
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d00a      	beq.n	8008a1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	430a      	orrs	r2, r1
 8008a18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a1e:	f003 0320 	and.w	r3, r3, #32
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d00a      	beq.n	8008a3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	430a      	orrs	r2, r1
 8008a3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d01a      	beq.n	8008a7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	430a      	orrs	r2, r1
 8008a5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a66:	d10a      	bne.n	8008a7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d00a      	beq.n	8008aa0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	430a      	orrs	r2, r1
 8008a9e:	605a      	str	r2, [r3, #4]
  }
}
 8008aa0:	bf00      	nop
 8008aa2:	370c      	adds	r7, #12
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b098      	sub	sp, #96	@ 0x60
 8008ab0:	af02      	add	r7, sp, #8
 8008ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008abc:	f7f9 fbb6 	bl	800222c <HAL_GetTick>
 8008ac0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f003 0308 	and.w	r3, r3, #8
 8008acc:	2b08      	cmp	r3, #8
 8008ace:	d12f      	bne.n	8008b30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ad0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008ad4:	9300      	str	r3, [sp, #0]
 8008ad6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 f88e 	bl	8008c00 <UART_WaitOnFlagUntilTimeout>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d022      	beq.n	8008b30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af2:	e853 3f00 	ldrex	r3, [r3]
 8008af6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008afe:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	461a      	mov	r2, r3
 8008b06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b08:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b0a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b10:	e841 2300 	strex	r3, r2, [r1]
 8008b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d1e6      	bne.n	8008aea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2220      	movs	r2, #32
 8008b20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b2c:	2303      	movs	r3, #3
 8008b2e:	e063      	b.n	8008bf8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f003 0304 	and.w	r3, r3, #4
 8008b3a:	2b04      	cmp	r3, #4
 8008b3c:	d149      	bne.n	8008bd2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b3e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008b42:	9300      	str	r3, [sp, #0]
 8008b44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b46:	2200      	movs	r2, #0
 8008b48:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f000 f857 	bl	8008c00 <UART_WaitOnFlagUntilTimeout>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d03c      	beq.n	8008bd2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	623b      	str	r3, [r7, #32]
   return(result);
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	461a      	mov	r2, r3
 8008b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b76:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b78:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b7e:	e841 2300 	strex	r3, r2, [r1]
 8008b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d1e6      	bne.n	8008b58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	3308      	adds	r3, #8
 8008b90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	e853 3f00 	ldrex	r3, [r3]
 8008b98:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f023 0301 	bic.w	r3, r3, #1
 8008ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	3308      	adds	r3, #8
 8008ba8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008baa:	61fa      	str	r2, [r7, #28]
 8008bac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bae:	69b9      	ldr	r1, [r7, #24]
 8008bb0:	69fa      	ldr	r2, [r7, #28]
 8008bb2:	e841 2300 	strex	r3, r2, [r1]
 8008bb6:	617b      	str	r3, [r7, #20]
   return(result);
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d1e5      	bne.n	8008b8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2220      	movs	r2, #32
 8008bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bce:	2303      	movs	r3, #3
 8008bd0:	e012      	b.n	8008bf8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2220      	movs	r2, #32
 8008bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2220      	movs	r2, #32
 8008bde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bf6:	2300      	movs	r3, #0
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3758      	adds	r7, #88	@ 0x58
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	60f8      	str	r0, [r7, #12]
 8008c08:	60b9      	str	r1, [r7, #8]
 8008c0a:	603b      	str	r3, [r7, #0]
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c10:	e04f      	b.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c18:	d04b      	beq.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c1a:	f7f9 fb07 	bl	800222c <HAL_GetTick>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	1ad3      	subs	r3, r2, r3
 8008c24:	69ba      	ldr	r2, [r7, #24]
 8008c26:	429a      	cmp	r2, r3
 8008c28:	d302      	bcc.n	8008c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8008c2a:	69bb      	ldr	r3, [r7, #24]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d101      	bne.n	8008c34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008c30:	2303      	movs	r3, #3
 8008c32:	e04e      	b.n	8008cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f003 0304 	and.w	r3, r3, #4
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d037      	beq.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	2b80      	cmp	r3, #128	@ 0x80
 8008c46:	d034      	beq.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	2b40      	cmp	r3, #64	@ 0x40
 8008c4c:	d031      	beq.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	69db      	ldr	r3, [r3, #28]
 8008c54:	f003 0308 	and.w	r3, r3, #8
 8008c58:	2b08      	cmp	r3, #8
 8008c5a:	d110      	bne.n	8008c7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2208      	movs	r2, #8
 8008c62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c64:	68f8      	ldr	r0, [r7, #12]
 8008c66:	f000 f839 	bl	8008cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2208      	movs	r2, #8
 8008c6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	e029      	b.n	8008cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	69db      	ldr	r3, [r3, #28]
 8008c84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c8c:	d111      	bne.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008c96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c98:	68f8      	ldr	r0, [r7, #12]
 8008c9a:	f000 f81f 	bl	8008cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2220      	movs	r2, #32
 8008ca2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008cae:	2303      	movs	r3, #3
 8008cb0:	e00f      	b.n	8008cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	69da      	ldr	r2, [r3, #28]
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	4013      	ands	r3, r2
 8008cbc:	68ba      	ldr	r2, [r7, #8]
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	bf0c      	ite	eq
 8008cc2:	2301      	moveq	r3, #1
 8008cc4:	2300      	movne	r3, #0
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	461a      	mov	r2, r3
 8008cca:	79fb      	ldrb	r3, [r7, #7]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d0a0      	beq.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008cd0:	2300      	movs	r3, #0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
	...

08008cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b095      	sub	sp, #84	@ 0x54
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cec:	e853 3f00 	ldrex	r3, [r3]
 8008cf0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	461a      	mov	r2, r3
 8008d00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d02:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d04:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d0a:	e841 2300 	strex	r3, r2, [r1]
 8008d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1e6      	bne.n	8008ce4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	3308      	adds	r3, #8
 8008d1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1e:	6a3b      	ldr	r3, [r7, #32]
 8008d20:	e853 3f00 	ldrex	r3, [r3]
 8008d24:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d26:	69fa      	ldr	r2, [r7, #28]
 8008d28:	4b1e      	ldr	r3, [pc, #120]	@ (8008da4 <UART_EndRxTransfer+0xc8>)
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	3308      	adds	r3, #8
 8008d34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d3e:	e841 2300 	strex	r3, r2, [r1]
 8008d42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d1e5      	bne.n	8008d16 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d118      	bne.n	8008d84 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	e853 3f00 	ldrex	r3, [r3]
 8008d5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	f023 0310 	bic.w	r3, r3, #16
 8008d66:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d70:	61bb      	str	r3, [r7, #24]
 8008d72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d74:	6979      	ldr	r1, [r7, #20]
 8008d76:	69ba      	ldr	r2, [r7, #24]
 8008d78:	e841 2300 	strex	r3, r2, [r1]
 8008d7c:	613b      	str	r3, [r7, #16]
   return(result);
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d1e6      	bne.n	8008d52 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2220      	movs	r2, #32
 8008d88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008d98:	bf00      	nop
 8008d9a:	3754      	adds	r7, #84	@ 0x54
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr
 8008da4:	effffffe 	.word	0xeffffffe

08008da8 <__NVIC_SetPriority>:
{
 8008da8:	b480      	push	{r7}
 8008daa:	b083      	sub	sp, #12
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	4603      	mov	r3, r0
 8008db0:	6039      	str	r1, [r7, #0]
 8008db2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008db4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	db0a      	blt.n	8008dd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	b2da      	uxtb	r2, r3
 8008dc0:	490c      	ldr	r1, [pc, #48]	@ (8008df4 <__NVIC_SetPriority+0x4c>)
 8008dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008dc6:	0112      	lsls	r2, r2, #4
 8008dc8:	b2d2      	uxtb	r2, r2
 8008dca:	440b      	add	r3, r1
 8008dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008dd0:	e00a      	b.n	8008de8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	b2da      	uxtb	r2, r3
 8008dd6:	4908      	ldr	r1, [pc, #32]	@ (8008df8 <__NVIC_SetPriority+0x50>)
 8008dd8:	88fb      	ldrh	r3, [r7, #6]
 8008dda:	f003 030f 	and.w	r3, r3, #15
 8008dde:	3b04      	subs	r3, #4
 8008de0:	0112      	lsls	r2, r2, #4
 8008de2:	b2d2      	uxtb	r2, r2
 8008de4:	440b      	add	r3, r1
 8008de6:	761a      	strb	r2, [r3, #24]
}
 8008de8:	bf00      	nop
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr
 8008df4:	e000e100 	.word	0xe000e100
 8008df8:	e000ed00 	.word	0xe000ed00

08008dfc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008e00:	4b05      	ldr	r3, [pc, #20]	@ (8008e18 <SysTick_Handler+0x1c>)
 8008e02:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008e04:	f002 f9a0 	bl	800b148 <xTaskGetSchedulerState>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	d001      	beq.n	8008e12 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008e0e:	f003 fa8b 	bl	800c328 <xPortSysTickHandler>
  }
}
 8008e12:	bf00      	nop
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop
 8008e18:	e000e010 	.word	0xe000e010

08008e1c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008e20:	2100      	movs	r1, #0
 8008e22:	f06f 0004 	mvn.w	r0, #4
 8008e26:	f7ff ffbf 	bl	8008da8 <__NVIC_SetPriority>
#endif
}
 8008e2a:	bf00      	nop
 8008e2c:	bd80      	pop	{r7, pc}
	...

08008e30 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e36:	f3ef 8305 	mrs	r3, IPSR
 8008e3a:	603b      	str	r3, [r7, #0]
  return(result);
 8008e3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d003      	beq.n	8008e4a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008e42:	f06f 0305 	mvn.w	r3, #5
 8008e46:	607b      	str	r3, [r7, #4]
 8008e48:	e00c      	b.n	8008e64 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8008e74 <osKernelInitialize+0x44>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d105      	bne.n	8008e5e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008e52:	4b08      	ldr	r3, [pc, #32]	@ (8008e74 <osKernelInitialize+0x44>)
 8008e54:	2201      	movs	r2, #1
 8008e56:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	607b      	str	r3, [r7, #4]
 8008e5c:	e002      	b.n	8008e64 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008e5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008e62:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008e64:	687b      	ldr	r3, [r7, #4]
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	370c      	adds	r7, #12
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	24000330 	.word	0x24000330

08008e78 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e7e:	f3ef 8305 	mrs	r3, IPSR
 8008e82:	603b      	str	r3, [r7, #0]
  return(result);
 8008e84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d003      	beq.n	8008e92 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008e8a:	f06f 0305 	mvn.w	r3, #5
 8008e8e:	607b      	str	r3, [r7, #4]
 8008e90:	e010      	b.n	8008eb4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008e92:	4b0b      	ldr	r3, [pc, #44]	@ (8008ec0 <osKernelStart+0x48>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d109      	bne.n	8008eae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008e9a:	f7ff ffbf 	bl	8008e1c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008e9e:	4b08      	ldr	r3, [pc, #32]	@ (8008ec0 <osKernelStart+0x48>)
 8008ea0:	2202      	movs	r2, #2
 8008ea2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008ea4:	f001 fcf2 	bl	800a88c <vTaskStartScheduler>
      stat = osOK;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	607b      	str	r3, [r7, #4]
 8008eac:	e002      	b.n	8008eb4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008eae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008eb2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008eb4:	687b      	ldr	r3, [r7, #4]
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3708      	adds	r7, #8
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
 8008ebe:	bf00      	nop
 8008ec0:	24000330 	.word	0x24000330

08008ec4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b08e      	sub	sp, #56	@ 0x38
 8008ec8:	af04      	add	r7, sp, #16
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ed4:	f3ef 8305 	mrs	r3, IPSR
 8008ed8:	617b      	str	r3, [r7, #20]
  return(result);
 8008eda:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d17e      	bne.n	8008fde <osThreadNew+0x11a>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d07b      	beq.n	8008fde <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008ee6:	2380      	movs	r3, #128	@ 0x80
 8008ee8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008eea:	2318      	movs	r3, #24
 8008eec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008ef2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008ef6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d045      	beq.n	8008f8a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d002      	beq.n	8008f0c <osThreadNew+0x48>
        name = attr->name;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	699b      	ldr	r3, [r3, #24]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d002      	beq.n	8008f1a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008f1a:	69fb      	ldr	r3, [r7, #28]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d008      	beq.n	8008f32 <osThreadNew+0x6e>
 8008f20:	69fb      	ldr	r3, [r7, #28]
 8008f22:	2b38      	cmp	r3, #56	@ 0x38
 8008f24:	d805      	bhi.n	8008f32 <osThreadNew+0x6e>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d001      	beq.n	8008f36 <osThreadNew+0x72>
        return (NULL);
 8008f32:	2300      	movs	r3, #0
 8008f34:	e054      	b.n	8008fe0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	695b      	ldr	r3, [r3, #20]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d003      	beq.n	8008f46 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	695b      	ldr	r3, [r3, #20]
 8008f42:	089b      	lsrs	r3, r3, #2
 8008f44:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d00e      	beq.n	8008f6c <osThreadNew+0xa8>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	2b5b      	cmp	r3, #91	@ 0x5b
 8008f54:	d90a      	bls.n	8008f6c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d006      	beq.n	8008f6c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	695b      	ldr	r3, [r3, #20]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d002      	beq.n	8008f6c <osThreadNew+0xa8>
        mem = 1;
 8008f66:	2301      	movs	r3, #1
 8008f68:	61bb      	str	r3, [r7, #24]
 8008f6a:	e010      	b.n	8008f8e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d10c      	bne.n	8008f8e <osThreadNew+0xca>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d108      	bne.n	8008f8e <osThreadNew+0xca>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d104      	bne.n	8008f8e <osThreadNew+0xca>
          mem = 0;
 8008f84:	2300      	movs	r3, #0
 8008f86:	61bb      	str	r3, [r7, #24]
 8008f88:	e001      	b.n	8008f8e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d110      	bne.n	8008fb6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008f98:	687a      	ldr	r2, [r7, #4]
 8008f9a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008f9c:	9202      	str	r2, [sp, #8]
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	9300      	str	r3, [sp, #0]
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	6a3a      	ldr	r2, [r7, #32]
 8008fa8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f001 fa92 	bl	800a4d4 <xTaskCreateStatic>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	613b      	str	r3, [r7, #16]
 8008fb4:	e013      	b.n	8008fde <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008fb6:	69bb      	ldr	r3, [r7, #24]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d110      	bne.n	8008fde <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008fbc:	6a3b      	ldr	r3, [r7, #32]
 8008fbe:	b29a      	uxth	r2, r3
 8008fc0:	f107 0310 	add.w	r3, r7, #16
 8008fc4:	9301      	str	r3, [sp, #4]
 8008fc6:	69fb      	ldr	r3, [r7, #28]
 8008fc8:	9300      	str	r3, [sp, #0]
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008fce:	68f8      	ldr	r0, [r7, #12]
 8008fd0:	f001 fae0 	bl	800a594 <xTaskCreate>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	2b01      	cmp	r3, #1
 8008fd8:	d001      	beq.n	8008fde <osThreadNew+0x11a>
            hTask = NULL;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008fde:	693b      	ldr	r3, [r7, #16]
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3728      	adds	r7, #40	@ 0x28
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8008fee:	f002 f89b 	bl	800b128 <xTaskGetCurrentTaskHandle>
 8008ff2:	6078      	str	r0, [r7, #4]

  return (id);
 8008ff4:	687b      	ldr	r3, [r7, #4]
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	3708      	adds	r7, #8
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bd80      	pop	{r7, pc}
	...

08009000 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8009000:	b580      	push	{r7, lr}
 8009002:	b088      	sub	sp, #32
 8009004:	af02      	add	r7, sp, #8
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d002      	beq.n	800901a <osThreadFlagsSet+0x1a>
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	da03      	bge.n	8009022 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800901a:	f06f 0303 	mvn.w	r3, #3
 800901e:	60fb      	str	r3, [r7, #12]
 8009020:	e035      	b.n	800908e <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8009022:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009026:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009028:	f3ef 8305 	mrs	r3, IPSR
 800902c:	613b      	str	r3, [r7, #16]
  return(result);
 800902e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8009030:	2b00      	cmp	r3, #0
 8009032:	d01f      	beq.n	8009074 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8009034:	2300      	movs	r3, #0
 8009036:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8009038:	f107 0308 	add.w	r3, r7, #8
 800903c:	9300      	str	r3, [sp, #0]
 800903e:	2300      	movs	r3, #0
 8009040:	2201      	movs	r2, #1
 8009042:	6839      	ldr	r1, [r7, #0]
 8009044:	6978      	ldr	r0, [r7, #20]
 8009046:	f002 fb21 	bl	800b68c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800904a:	f107 030c 	add.w	r3, r7, #12
 800904e:	2200      	movs	r2, #0
 8009050:	9200      	str	r2, [sp, #0]
 8009052:	2200      	movs	r2, #0
 8009054:	2100      	movs	r1, #0
 8009056:	6978      	ldr	r0, [r7, #20]
 8009058:	f002 fb18 	bl	800b68c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d015      	beq.n	800908e <osThreadFlagsSet+0x8e>
 8009062:	4b0d      	ldr	r3, [pc, #52]	@ (8009098 <osThreadFlagsSet+0x98>)
 8009064:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009068:	601a      	str	r2, [r3, #0]
 800906a:	f3bf 8f4f 	dsb	sy
 800906e:	f3bf 8f6f 	isb	sy
 8009072:	e00c      	b.n	800908e <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8009074:	2300      	movs	r3, #0
 8009076:	2201      	movs	r2, #1
 8009078:	6839      	ldr	r1, [r7, #0]
 800907a:	6978      	ldr	r0, [r7, #20]
 800907c:	f002 fa4c 	bl	800b518 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8009080:	f107 030c 	add.w	r3, r7, #12
 8009084:	2200      	movs	r2, #0
 8009086:	2100      	movs	r1, #0
 8009088:	6978      	ldr	r0, [r7, #20]
 800908a:	f002 fa45 	bl	800b518 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800908e:	68fb      	ldr	r3, [r7, #12]
}
 8009090:	4618      	mov	r0, r3
 8009092:	3718      	adds	r7, #24
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}
 8009098:	e000ed04 	.word	0xe000ed04

0800909c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800909c:	b580      	push	{r7, lr}
 800909e:	b08c      	sub	sp, #48	@ 0x30
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	60f8      	str	r0, [r7, #12]
 80090a4:	60b9      	str	r1, [r7, #8]
 80090a6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090a8:	f3ef 8305 	mrs	r3, IPSR
 80090ac:	617b      	str	r3, [r7, #20]
  return(result);
 80090ae:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d003      	beq.n	80090bc <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 80090b4:	f06f 0305 	mvn.w	r3, #5
 80090b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090ba:	e06b      	b.n	8009194 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	da03      	bge.n	80090ca <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 80090c2:	f06f 0303 	mvn.w	r3, #3
 80090c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090c8:	e064      	b.n	8009194 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	f003 0302 	and.w	r3, r3, #2
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d002      	beq.n	80090da <osThreadFlagsWait+0x3e>
      clear = 0U;
 80090d4:	2300      	movs	r3, #0
 80090d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090d8:	e001      	b.n	80090de <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 80090de:	2300      	movs	r3, #0
 80090e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 80090e6:	f001 fce5 	bl	800aab4 <xTaskGetTickCount>
 80090ea:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80090ec:	f107 0210 	add.w	r2, r7, #16
 80090f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090f4:	2000      	movs	r0, #0
 80090f6:	f002 f9b5 	bl	800b464 <xTaskNotifyWait>
 80090fa:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d137      	bne.n	8009172 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8009102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	4013      	ands	r3, r2
 8009108:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800910e:	4313      	orrs	r3, r2
 8009110:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	f003 0301 	and.w	r3, r3, #1
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00c      	beq.n	8009136 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009120:	4013      	ands	r3, r2
 8009122:	68fa      	ldr	r2, [r7, #12]
 8009124:	429a      	cmp	r2, r3
 8009126:	d032      	beq.n	800918e <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d10f      	bne.n	800914e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800912e:	f06f 0302 	mvn.w	r3, #2
 8009132:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8009134:	e02e      	b.n	8009194 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8009136:	68fa      	ldr	r2, [r7, #12]
 8009138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800913a:	4013      	ands	r3, r2
 800913c:	2b00      	cmp	r3, #0
 800913e:	d128      	bne.n	8009192 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d103      	bne.n	800914e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8009146:	f06f 0302 	mvn.w	r3, #2
 800914a:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800914c:	e022      	b.n	8009194 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800914e:	f001 fcb1 	bl	800aab4 <xTaskGetTickCount>
 8009152:	4602      	mov	r2, r0
 8009154:	6a3b      	ldr	r3, [r7, #32]
 8009156:	1ad3      	subs	r3, r2, r3
 8009158:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800915a:	69ba      	ldr	r2, [r7, #24]
 800915c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915e:	429a      	cmp	r2, r3
 8009160:	d902      	bls.n	8009168 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8009162:	2300      	movs	r3, #0
 8009164:	627b      	str	r3, [r7, #36]	@ 0x24
 8009166:	e00e      	b.n	8009186 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8009168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009170:	e009      	b.n	8009186 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d103      	bne.n	8009180 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8009178:	f06f 0302 	mvn.w	r3, #2
 800917c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800917e:	e002      	b.n	8009186 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8009180:	f06f 0301 	mvn.w	r3, #1
 8009184:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d1af      	bne.n	80090ec <osThreadFlagsWait+0x50>
 800918c:	e002      	b.n	8009194 <osThreadFlagsWait+0xf8>
            break;
 800918e:	bf00      	nop
 8009190:	e000      	b.n	8009194 <osThreadFlagsWait+0xf8>
            break;
 8009192:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8009194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8009196:	4618      	mov	r0, r3
 8009198:	3730      	adds	r7, #48	@ 0x30
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}

0800919e <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800919e:	b580      	push	{r7, lr}
 80091a0:	b084      	sub	sp, #16
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091a6:	f3ef 8305 	mrs	r3, IPSR
 80091aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80091ac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d003      	beq.n	80091ba <osDelay+0x1c>
    stat = osErrorISR;
 80091b2:	f06f 0305 	mvn.w	r3, #5
 80091b6:	60fb      	str	r3, [r7, #12]
 80091b8:	e007      	b.n	80091ca <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d002      	beq.n	80091ca <osDelay+0x2c>
      vTaskDelay(ticks);
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f001 fb2b 	bl	800a820 <vTaskDelay>
    }
  }

  return (stat);
 80091ca:	68fb      	ldr	r3, [r7, #12]
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3710      	adds	r7, #16
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b088      	sub	sp, #32
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80091dc:	2300      	movs	r3, #0
 80091de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091e0:	f3ef 8305 	mrs	r3, IPSR
 80091e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80091e6:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d174      	bne.n	80092d6 <osMutexNew+0x102>
    if (attr != NULL) {
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d003      	beq.n	80091fa <osMutexNew+0x26>
      type = attr->attr_bits;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	61bb      	str	r3, [r7, #24]
 80091f8:	e001      	b.n	80091fe <osMutexNew+0x2a>
    } else {
      type = 0U;
 80091fa:	2300      	movs	r3, #0
 80091fc:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80091fe:	69bb      	ldr	r3, [r7, #24]
 8009200:	f003 0301 	and.w	r3, r3, #1
 8009204:	2b00      	cmp	r3, #0
 8009206:	d002      	beq.n	800920e <osMutexNew+0x3a>
      rmtx = 1U;
 8009208:	2301      	movs	r3, #1
 800920a:	617b      	str	r3, [r7, #20]
 800920c:	e001      	b.n	8009212 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800920e:	2300      	movs	r3, #0
 8009210:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	f003 0308 	and.w	r3, r3, #8
 8009218:	2b00      	cmp	r3, #0
 800921a:	d15c      	bne.n	80092d6 <osMutexNew+0x102>
      mem = -1;
 800921c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009220:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d015      	beq.n	8009254 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	689b      	ldr	r3, [r3, #8]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d006      	beq.n	800923e <osMutexNew+0x6a>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	68db      	ldr	r3, [r3, #12]
 8009234:	2b4f      	cmp	r3, #79	@ 0x4f
 8009236:	d902      	bls.n	800923e <osMutexNew+0x6a>
          mem = 1;
 8009238:	2301      	movs	r3, #1
 800923a:	613b      	str	r3, [r7, #16]
 800923c:	e00c      	b.n	8009258 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d108      	bne.n	8009258 <osMutexNew+0x84>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	68db      	ldr	r3, [r3, #12]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d104      	bne.n	8009258 <osMutexNew+0x84>
            mem = 0;
 800924e:	2300      	movs	r3, #0
 8009250:	613b      	str	r3, [r7, #16]
 8009252:	e001      	b.n	8009258 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8009254:	2300      	movs	r3, #0
 8009256:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	2b01      	cmp	r3, #1
 800925c:	d112      	bne.n	8009284 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d007      	beq.n	8009274 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	689b      	ldr	r3, [r3, #8]
 8009268:	4619      	mov	r1, r3
 800926a:	2004      	movs	r0, #4
 800926c:	f000 fb93 	bl	8009996 <xQueueCreateMutexStatic>
 8009270:	61f8      	str	r0, [r7, #28]
 8009272:	e016      	b.n	80092a2 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	4619      	mov	r1, r3
 800927a:	2001      	movs	r0, #1
 800927c:	f000 fb8b 	bl	8009996 <xQueueCreateMutexStatic>
 8009280:	61f8      	str	r0, [r7, #28]
 8009282:	e00e      	b.n	80092a2 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d10b      	bne.n	80092a2 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d004      	beq.n	800929a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8009290:	2004      	movs	r0, #4
 8009292:	f000 fb68 	bl	8009966 <xQueueCreateMutex>
 8009296:	61f8      	str	r0, [r7, #28]
 8009298:	e003      	b.n	80092a2 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800929a:	2001      	movs	r0, #1
 800929c:	f000 fb63 	bl	8009966 <xQueueCreateMutex>
 80092a0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80092a2:	69fb      	ldr	r3, [r7, #28]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d00c      	beq.n	80092c2 <osMutexNew+0xee>
        if (attr != NULL) {
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d003      	beq.n	80092b6 <osMutexNew+0xe2>
          name = attr->name;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	60fb      	str	r3, [r7, #12]
 80092b4:	e001      	b.n	80092ba <osMutexNew+0xe6>
        } else {
          name = NULL;
 80092b6:	2300      	movs	r3, #0
 80092b8:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80092ba:	68f9      	ldr	r1, [r7, #12]
 80092bc:	69f8      	ldr	r0, [r7, #28]
 80092be:	f001 f8ab 	bl	800a418 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80092c2:	69fb      	ldr	r3, [r7, #28]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d006      	beq.n	80092d6 <osMutexNew+0x102>
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d003      	beq.n	80092d6 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80092ce:	69fb      	ldr	r3, [r7, #28]
 80092d0:	f043 0301 	orr.w	r3, r3, #1
 80092d4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80092d6:	69fb      	ldr	r3, [r7, #28]
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3720      	adds	r7, #32
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b086      	sub	sp, #24
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f023 0301 	bic.w	r3, r3, #1
 80092f0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f003 0301 	and.w	r3, r3, #1
 80092f8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80092fa:	2300      	movs	r3, #0
 80092fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092fe:	f3ef 8305 	mrs	r3, IPSR
 8009302:	60bb      	str	r3, [r7, #8]
  return(result);
 8009304:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8009306:	2b00      	cmp	r3, #0
 8009308:	d003      	beq.n	8009312 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800930a:	f06f 0305 	mvn.w	r3, #5
 800930e:	617b      	str	r3, [r7, #20]
 8009310:	e02c      	b.n	800936c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d103      	bne.n	8009320 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8009318:	f06f 0303 	mvn.w	r3, #3
 800931c:	617b      	str	r3, [r7, #20]
 800931e:	e025      	b.n	800936c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d011      	beq.n	800934a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8009326:	6839      	ldr	r1, [r7, #0]
 8009328:	6938      	ldr	r0, [r7, #16]
 800932a:	f000 fb84 	bl	8009a36 <xQueueTakeMutexRecursive>
 800932e:	4603      	mov	r3, r0
 8009330:	2b01      	cmp	r3, #1
 8009332:	d01b      	beq.n	800936c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d003      	beq.n	8009342 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800933a:	f06f 0301 	mvn.w	r3, #1
 800933e:	617b      	str	r3, [r7, #20]
 8009340:	e014      	b.n	800936c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009342:	f06f 0302 	mvn.w	r3, #2
 8009346:	617b      	str	r3, [r7, #20]
 8009348:	e010      	b.n	800936c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800934a:	6839      	ldr	r1, [r7, #0]
 800934c:	6938      	ldr	r0, [r7, #16]
 800934e:	f000 fe2b 	bl	8009fa8 <xQueueSemaphoreTake>
 8009352:	4603      	mov	r3, r0
 8009354:	2b01      	cmp	r3, #1
 8009356:	d009      	beq.n	800936c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d003      	beq.n	8009366 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800935e:	f06f 0301 	mvn.w	r3, #1
 8009362:	617b      	str	r3, [r7, #20]
 8009364:	e002      	b.n	800936c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009366:	f06f 0302 	mvn.w	r3, #2
 800936a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800936c:	697b      	ldr	r3, [r7, #20]
}
 800936e:	4618      	mov	r0, r3
 8009370:	3718      	adds	r7, #24
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}

08009376 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009376:	b580      	push	{r7, lr}
 8009378:	b086      	sub	sp, #24
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f023 0301 	bic.w	r3, r3, #1
 8009384:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f003 0301 	and.w	r3, r3, #1
 800938c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800938e:	2300      	movs	r3, #0
 8009390:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009392:	f3ef 8305 	mrs	r3, IPSR
 8009396:	60bb      	str	r3, [r7, #8]
  return(result);
 8009398:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800939a:	2b00      	cmp	r3, #0
 800939c:	d003      	beq.n	80093a6 <osMutexRelease+0x30>
    stat = osErrorISR;
 800939e:	f06f 0305 	mvn.w	r3, #5
 80093a2:	617b      	str	r3, [r7, #20]
 80093a4:	e01f      	b.n	80093e6 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d103      	bne.n	80093b4 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80093ac:	f06f 0303 	mvn.w	r3, #3
 80093b0:	617b      	str	r3, [r7, #20]
 80093b2:	e018      	b.n	80093e6 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d009      	beq.n	80093ce <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80093ba:	6938      	ldr	r0, [r7, #16]
 80093bc:	f000 fb06 	bl	80099cc <xQueueGiveMutexRecursive>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d00f      	beq.n	80093e6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80093c6:	f06f 0302 	mvn.w	r3, #2
 80093ca:	617b      	str	r3, [r7, #20]
 80093cc:	e00b      	b.n	80093e6 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80093ce:	2300      	movs	r3, #0
 80093d0:	2200      	movs	r2, #0
 80093d2:	2100      	movs	r1, #0
 80093d4:	6938      	ldr	r0, [r7, #16]
 80093d6:	f000 fb65 	bl	8009aa4 <xQueueGenericSend>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d002      	beq.n	80093e6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80093e0:	f06f 0302 	mvn.w	r3, #2
 80093e4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80093e6:	697b      	ldr	r3, [r7, #20]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3718      	adds	r7, #24
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b08a      	sub	sp, #40	@ 0x28
 80093f4:	af02      	add	r7, sp, #8
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80093fc:	2300      	movs	r3, #0
 80093fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009400:	f3ef 8305 	mrs	r3, IPSR
 8009404:	613b      	str	r3, [r7, #16]
  return(result);
 8009406:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009408:	2b00      	cmp	r3, #0
 800940a:	d15f      	bne.n	80094cc <osMessageQueueNew+0xdc>
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d05c      	beq.n	80094cc <osMessageQueueNew+0xdc>
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d059      	beq.n	80094cc <osMessageQueueNew+0xdc>
    mem = -1;
 8009418:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800941c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d029      	beq.n	8009478 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d012      	beq.n	8009452 <osMessageQueueNew+0x62>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	2b4f      	cmp	r3, #79	@ 0x4f
 8009432:	d90e      	bls.n	8009452 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009438:	2b00      	cmp	r3, #0
 800943a:	d00a      	beq.n	8009452 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	695a      	ldr	r2, [r3, #20]
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	68b9      	ldr	r1, [r7, #8]
 8009444:	fb01 f303 	mul.w	r3, r1, r3
 8009448:	429a      	cmp	r2, r3
 800944a:	d302      	bcc.n	8009452 <osMessageQueueNew+0x62>
        mem = 1;
 800944c:	2301      	movs	r3, #1
 800944e:	61bb      	str	r3, [r7, #24]
 8009450:	e014      	b.n	800947c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	689b      	ldr	r3, [r3, #8]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d110      	bne.n	800947c <osMessageQueueNew+0x8c>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	68db      	ldr	r3, [r3, #12]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10c      	bne.n	800947c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009466:	2b00      	cmp	r3, #0
 8009468:	d108      	bne.n	800947c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	695b      	ldr	r3, [r3, #20]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d104      	bne.n	800947c <osMessageQueueNew+0x8c>
          mem = 0;
 8009472:	2300      	movs	r3, #0
 8009474:	61bb      	str	r3, [r7, #24]
 8009476:	e001      	b.n	800947c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009478:	2300      	movs	r3, #0
 800947a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800947c:	69bb      	ldr	r3, [r7, #24]
 800947e:	2b01      	cmp	r3, #1
 8009480:	d10b      	bne.n	800949a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	691a      	ldr	r2, [r3, #16]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	2100      	movs	r1, #0
 800948c:	9100      	str	r1, [sp, #0]
 800948e:	68b9      	ldr	r1, [r7, #8]
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f000 f973 	bl	800977c <xQueueGenericCreateStatic>
 8009496:	61f8      	str	r0, [r7, #28]
 8009498:	e008      	b.n	80094ac <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d105      	bne.n	80094ac <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80094a0:	2200      	movs	r2, #0
 80094a2:	68b9      	ldr	r1, [r7, #8]
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f000 f9e6 	bl	8009876 <xQueueGenericCreate>
 80094aa:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80094ac:	69fb      	ldr	r3, [r7, #28]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d00c      	beq.n	80094cc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d003      	beq.n	80094c0 <osMessageQueueNew+0xd0>
        name = attr->name;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	617b      	str	r3, [r7, #20]
 80094be:	e001      	b.n	80094c4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80094c0:	2300      	movs	r3, #0
 80094c2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80094c4:	6979      	ldr	r1, [r7, #20]
 80094c6:	69f8      	ldr	r0, [r7, #28]
 80094c8:	f000 ffa6 	bl	800a418 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80094cc:	69fb      	ldr	r3, [r7, #28]
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3720      	adds	r7, #32
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
	...

080094d8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80094d8:	b480      	push	{r7}
 80094da:	b085      	sub	sp, #20
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	4a07      	ldr	r2, [pc, #28]	@ (8009504 <vApplicationGetIdleTaskMemory+0x2c>)
 80094e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	4a06      	ldr	r2, [pc, #24]	@ (8009508 <vApplicationGetIdleTaskMemory+0x30>)
 80094ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2280      	movs	r2, #128	@ 0x80
 80094f4:	601a      	str	r2, [r3, #0]
}
 80094f6:	bf00      	nop
 80094f8:	3714      	adds	r7, #20
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	24000334 	.word	0x24000334
 8009508:	24000390 	.word	0x24000390

0800950c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800950c:	b480      	push	{r7}
 800950e:	b085      	sub	sp, #20
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	4a07      	ldr	r2, [pc, #28]	@ (8009538 <vApplicationGetTimerTaskMemory+0x2c>)
 800951c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	4a06      	ldr	r2, [pc, #24]	@ (800953c <vApplicationGetTimerTaskMemory+0x30>)
 8009522:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800952a:	601a      	str	r2, [r3, #0]
}
 800952c:	bf00      	nop
 800952e:	3714      	adds	r7, #20
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr
 8009538:	24000590 	.word	0x24000590
 800953c:	240005ec 	.word	0x240005ec

08009540 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009540:	b480      	push	{r7}
 8009542:	b083      	sub	sp, #12
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f103 0208 	add.w	r2, r3, #8
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009558:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f103 0208 	add.w	r2, r3, #8
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f103 0208 	add.w	r2, r3, #8
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2200      	movs	r2, #0
 8009572:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009574:	bf00      	nop
 8009576:	370c      	adds	r7, #12
 8009578:	46bd      	mov	sp, r7
 800957a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957e:	4770      	bx	lr

08009580 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009580:	b480      	push	{r7}
 8009582:	b083      	sub	sp, #12
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800958e:	bf00      	nop
 8009590:	370c      	adds	r7, #12
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800959a:	b480      	push	{r7}
 800959c:	b085      	sub	sp, #20
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
 80095a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	689a      	ldr	r2, [r3, #8]
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	683a      	ldr	r2, [r7, #0]
 80095be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	683a      	ldr	r2, [r7, #0]
 80095c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	1c5a      	adds	r2, r3, #1
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	601a      	str	r2, [r3, #0]
}
 80095d6:	bf00      	nop
 80095d8:	3714      	adds	r7, #20
 80095da:	46bd      	mov	sp, r7
 80095dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e0:	4770      	bx	lr

080095e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80095e2:	b480      	push	{r7}
 80095e4:	b085      	sub	sp, #20
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
 80095ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095f8:	d103      	bne.n	8009602 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	691b      	ldr	r3, [r3, #16]
 80095fe:	60fb      	str	r3, [r7, #12]
 8009600:	e00c      	b.n	800961c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	3308      	adds	r3, #8
 8009606:	60fb      	str	r3, [r7, #12]
 8009608:	e002      	b.n	8009610 <vListInsert+0x2e>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	60fb      	str	r3, [r7, #12]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	68ba      	ldr	r2, [r7, #8]
 8009618:	429a      	cmp	r2, r3
 800961a:	d2f6      	bcs.n	800960a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	685a      	ldr	r2, [r3, #4]
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	683a      	ldr	r2, [r7, #0]
 800962a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	68fa      	ldr	r2, [r7, #12]
 8009630:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	683a      	ldr	r2, [r7, #0]
 8009636:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	687a      	ldr	r2, [r7, #4]
 800963c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	1c5a      	adds	r2, r3, #1
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	601a      	str	r2, [r3, #0]
}
 8009648:	bf00      	nop
 800964a:	3714      	adds	r7, #20
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr

08009654 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009654:	b480      	push	{r7}
 8009656:	b085      	sub	sp, #20
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	6892      	ldr	r2, [r2, #8]
 800966a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	689b      	ldr	r3, [r3, #8]
 8009670:	687a      	ldr	r2, [r7, #4]
 8009672:	6852      	ldr	r2, [r2, #4]
 8009674:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	429a      	cmp	r2, r3
 800967e:	d103      	bne.n	8009688 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	689a      	ldr	r2, [r3, #8]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	1e5a      	subs	r2, r3, #1
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
}
 800969c:	4618      	mov	r0, r3
 800969e:	3714      	adds	r7, #20
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr

080096a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d10b      	bne.n	80096d4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80096bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c0:	f383 8811 	msr	BASEPRI, r3
 80096c4:	f3bf 8f6f 	isb	sy
 80096c8:	f3bf 8f4f 	dsb	sy
 80096cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80096ce:	bf00      	nop
 80096d0:	bf00      	nop
 80096d2:	e7fd      	b.n	80096d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80096d4:	f002 fd98 	bl	800c208 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096e0:	68f9      	ldr	r1, [r7, #12]
 80096e2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80096e4:	fb01 f303 	mul.w	r3, r1, r3
 80096e8:	441a      	add	r2, r3
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009704:	3b01      	subs	r3, #1
 8009706:	68f9      	ldr	r1, [r7, #12]
 8009708:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800970a:	fb01 f303 	mul.w	r3, r1, r3
 800970e:	441a      	add	r2, r3
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	22ff      	movs	r2, #255	@ 0xff
 8009718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	22ff      	movs	r2, #255	@ 0xff
 8009720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d114      	bne.n	8009754 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	691b      	ldr	r3, [r3, #16]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d01a      	beq.n	8009768 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	3310      	adds	r3, #16
 8009736:	4618      	mov	r0, r3
 8009738:	f001 fb36 	bl	800ada8 <xTaskRemoveFromEventList>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d012      	beq.n	8009768 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009742:	4b0d      	ldr	r3, [pc, #52]	@ (8009778 <xQueueGenericReset+0xd0>)
 8009744:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009748:	601a      	str	r2, [r3, #0]
 800974a:	f3bf 8f4f 	dsb	sy
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	e009      	b.n	8009768 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	3310      	adds	r3, #16
 8009758:	4618      	mov	r0, r3
 800975a:	f7ff fef1 	bl	8009540 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	3324      	adds	r3, #36	@ 0x24
 8009762:	4618      	mov	r0, r3
 8009764:	f7ff feec 	bl	8009540 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009768:	f002 fd80 	bl	800c26c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800976c:	2301      	movs	r3, #1
}
 800976e:	4618      	mov	r0, r3
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	e000ed04 	.word	0xe000ed04

0800977c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800977c:	b580      	push	{r7, lr}
 800977e:	b08e      	sub	sp, #56	@ 0x38
 8009780:	af02      	add	r7, sp, #8
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	607a      	str	r2, [r7, #4]
 8009788:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d10b      	bne.n	80097a8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009794:	f383 8811 	msr	BASEPRI, r3
 8009798:	f3bf 8f6f 	isb	sy
 800979c:	f3bf 8f4f 	dsb	sy
 80097a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80097a2:	bf00      	nop
 80097a4:	bf00      	nop
 80097a6:	e7fd      	b.n	80097a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d10b      	bne.n	80097c6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80097ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b2:	f383 8811 	msr	BASEPRI, r3
 80097b6:	f3bf 8f6f 	isb	sy
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80097c0:	bf00      	nop
 80097c2:	bf00      	nop
 80097c4:	e7fd      	b.n	80097c2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d002      	beq.n	80097d2 <xQueueGenericCreateStatic+0x56>
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d001      	beq.n	80097d6 <xQueueGenericCreateStatic+0x5a>
 80097d2:	2301      	movs	r3, #1
 80097d4:	e000      	b.n	80097d8 <xQueueGenericCreateStatic+0x5c>
 80097d6:	2300      	movs	r3, #0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d10b      	bne.n	80097f4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80097dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e0:	f383 8811 	msr	BASEPRI, r3
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	f3bf 8f4f 	dsb	sy
 80097ec:	623b      	str	r3, [r7, #32]
}
 80097ee:	bf00      	nop
 80097f0:	bf00      	nop
 80097f2:	e7fd      	b.n	80097f0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d102      	bne.n	8009800 <xQueueGenericCreateStatic+0x84>
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d101      	bne.n	8009804 <xQueueGenericCreateStatic+0x88>
 8009800:	2301      	movs	r3, #1
 8009802:	e000      	b.n	8009806 <xQueueGenericCreateStatic+0x8a>
 8009804:	2300      	movs	r3, #0
 8009806:	2b00      	cmp	r3, #0
 8009808:	d10b      	bne.n	8009822 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800980a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980e:	f383 8811 	msr	BASEPRI, r3
 8009812:	f3bf 8f6f 	isb	sy
 8009816:	f3bf 8f4f 	dsb	sy
 800981a:	61fb      	str	r3, [r7, #28]
}
 800981c:	bf00      	nop
 800981e:	bf00      	nop
 8009820:	e7fd      	b.n	800981e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009822:	2350      	movs	r3, #80	@ 0x50
 8009824:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	2b50      	cmp	r3, #80	@ 0x50
 800982a:	d00b      	beq.n	8009844 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800982c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009830:	f383 8811 	msr	BASEPRI, r3
 8009834:	f3bf 8f6f 	isb	sy
 8009838:	f3bf 8f4f 	dsb	sy
 800983c:	61bb      	str	r3, [r7, #24]
}
 800983e:	bf00      	nop
 8009840:	bf00      	nop
 8009842:	e7fd      	b.n	8009840 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009844:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800984a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800984c:	2b00      	cmp	r3, #0
 800984e:	d00d      	beq.n	800986c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009852:	2201      	movs	r2, #1
 8009854:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009858:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800985c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800985e:	9300      	str	r3, [sp, #0]
 8009860:	4613      	mov	r3, r2
 8009862:	687a      	ldr	r2, [r7, #4]
 8009864:	68b9      	ldr	r1, [r7, #8]
 8009866:	68f8      	ldr	r0, [r7, #12]
 8009868:	f000 f840 	bl	80098ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800986c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800986e:	4618      	mov	r0, r3
 8009870:	3730      	adds	r7, #48	@ 0x30
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009876:	b580      	push	{r7, lr}
 8009878:	b08a      	sub	sp, #40	@ 0x28
 800987a:	af02      	add	r7, sp, #8
 800987c:	60f8      	str	r0, [r7, #12]
 800987e:	60b9      	str	r1, [r7, #8]
 8009880:	4613      	mov	r3, r2
 8009882:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d10b      	bne.n	80098a2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800988a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800988e:	f383 8811 	msr	BASEPRI, r3
 8009892:	f3bf 8f6f 	isb	sy
 8009896:	f3bf 8f4f 	dsb	sy
 800989a:	613b      	str	r3, [r7, #16]
}
 800989c:	bf00      	nop
 800989e:	bf00      	nop
 80098a0:	e7fd      	b.n	800989e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	68ba      	ldr	r2, [r7, #8]
 80098a6:	fb02 f303 	mul.w	r3, r2, r3
 80098aa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80098ac:	69fb      	ldr	r3, [r7, #28]
 80098ae:	3350      	adds	r3, #80	@ 0x50
 80098b0:	4618      	mov	r0, r3
 80098b2:	f002 fdcb 	bl	800c44c <pvPortMalloc>
 80098b6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80098b8:	69bb      	ldr	r3, [r7, #24]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d011      	beq.n	80098e2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	3350      	adds	r3, #80	@ 0x50
 80098c6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80098c8:	69bb      	ldr	r3, [r7, #24]
 80098ca:	2200      	movs	r2, #0
 80098cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80098d0:	79fa      	ldrb	r2, [r7, #7]
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	9300      	str	r3, [sp, #0]
 80098d6:	4613      	mov	r3, r2
 80098d8:	697a      	ldr	r2, [r7, #20]
 80098da:	68b9      	ldr	r1, [r7, #8]
 80098dc:	68f8      	ldr	r0, [r7, #12]
 80098de:	f000 f805 	bl	80098ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80098e2:	69bb      	ldr	r3, [r7, #24]
	}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3720      	adds	r7, #32
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b084      	sub	sp, #16
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]
 80098f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d103      	bne.n	8009908 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	69ba      	ldr	r2, [r7, #24]
 8009904:	601a      	str	r2, [r3, #0]
 8009906:	e002      	b.n	800990e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	687a      	ldr	r2, [r7, #4]
 800990c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009914:	69bb      	ldr	r3, [r7, #24]
 8009916:	68ba      	ldr	r2, [r7, #8]
 8009918:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800991a:	2101      	movs	r1, #1
 800991c:	69b8      	ldr	r0, [r7, #24]
 800991e:	f7ff fec3 	bl	80096a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009922:	69bb      	ldr	r3, [r7, #24]
 8009924:	78fa      	ldrb	r2, [r7, #3]
 8009926:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800992a:	bf00      	nop
 800992c:	3710      	adds	r7, #16
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}

08009932 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009932:	b580      	push	{r7, lr}
 8009934:	b082      	sub	sp, #8
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d00e      	beq.n	800995e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2200      	movs	r2, #0
 800994a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009952:	2300      	movs	r3, #0
 8009954:	2200      	movs	r2, #0
 8009956:	2100      	movs	r1, #0
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 f8a3 	bl	8009aa4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800995e:	bf00      	nop
 8009960:	3708      	adds	r7, #8
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}

08009966 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009966:	b580      	push	{r7, lr}
 8009968:	b086      	sub	sp, #24
 800996a:	af00      	add	r7, sp, #0
 800996c:	4603      	mov	r3, r0
 800996e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009970:	2301      	movs	r3, #1
 8009972:	617b      	str	r3, [r7, #20]
 8009974:	2300      	movs	r3, #0
 8009976:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009978:	79fb      	ldrb	r3, [r7, #7]
 800997a:	461a      	mov	r2, r3
 800997c:	6939      	ldr	r1, [r7, #16]
 800997e:	6978      	ldr	r0, [r7, #20]
 8009980:	f7ff ff79 	bl	8009876 <xQueueGenericCreate>
 8009984:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009986:	68f8      	ldr	r0, [r7, #12]
 8009988:	f7ff ffd3 	bl	8009932 <prvInitialiseMutex>

		return xNewQueue;
 800998c:	68fb      	ldr	r3, [r7, #12]
	}
 800998e:	4618      	mov	r0, r3
 8009990:	3718      	adds	r7, #24
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}

08009996 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009996:	b580      	push	{r7, lr}
 8009998:	b088      	sub	sp, #32
 800999a:	af02      	add	r7, sp, #8
 800999c:	4603      	mov	r3, r0
 800999e:	6039      	str	r1, [r7, #0]
 80099a0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80099a2:	2301      	movs	r3, #1
 80099a4:	617b      	str	r3, [r7, #20]
 80099a6:	2300      	movs	r3, #0
 80099a8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80099aa:	79fb      	ldrb	r3, [r7, #7]
 80099ac:	9300      	str	r3, [sp, #0]
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	2200      	movs	r2, #0
 80099b2:	6939      	ldr	r1, [r7, #16]
 80099b4:	6978      	ldr	r0, [r7, #20]
 80099b6:	f7ff fee1 	bl	800977c <xQueueGenericCreateStatic>
 80099ba:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80099bc:	68f8      	ldr	r0, [r7, #12]
 80099be:	f7ff ffb8 	bl	8009932 <prvInitialiseMutex>

		return xNewQueue;
 80099c2:	68fb      	ldr	r3, [r7, #12]
	}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3718      	adds	r7, #24
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80099cc:	b590      	push	{r4, r7, lr}
 80099ce:	b087      	sub	sp, #28
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d10b      	bne.n	80099f6 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80099de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e2:	f383 8811 	msr	BASEPRI, r3
 80099e6:	f3bf 8f6f 	isb	sy
 80099ea:	f3bf 8f4f 	dsb	sy
 80099ee:	60fb      	str	r3, [r7, #12]
}
 80099f0:	bf00      	nop
 80099f2:	bf00      	nop
 80099f4:	e7fd      	b.n	80099f2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	689c      	ldr	r4, [r3, #8]
 80099fa:	f001 fb95 	bl	800b128 <xTaskGetCurrentTaskHandle>
 80099fe:	4603      	mov	r3, r0
 8009a00:	429c      	cmp	r4, r3
 8009a02:	d111      	bne.n	8009a28 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	68db      	ldr	r3, [r3, #12]
 8009a08:	1e5a      	subs	r2, r3, #1
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d105      	bne.n	8009a22 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8009a16:	2300      	movs	r3, #0
 8009a18:	2200      	movs	r2, #0
 8009a1a:	2100      	movs	r1, #0
 8009a1c:	6938      	ldr	r0, [r7, #16]
 8009a1e:	f000 f841 	bl	8009aa4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8009a22:	2301      	movs	r3, #1
 8009a24:	617b      	str	r3, [r7, #20]
 8009a26:	e001      	b.n	8009a2c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8009a2c:	697b      	ldr	r3, [r7, #20]
	}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	371c      	adds	r7, #28
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd90      	pop	{r4, r7, pc}

08009a36 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8009a36:	b590      	push	{r4, r7, lr}
 8009a38:	b087      	sub	sp, #28
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
 8009a3e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d10b      	bne.n	8009a62 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8009a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a4e:	f383 8811 	msr	BASEPRI, r3
 8009a52:	f3bf 8f6f 	isb	sy
 8009a56:	f3bf 8f4f 	dsb	sy
 8009a5a:	60fb      	str	r3, [r7, #12]
}
 8009a5c:	bf00      	nop
 8009a5e:	bf00      	nop
 8009a60:	e7fd      	b.n	8009a5e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	689c      	ldr	r4, [r3, #8]
 8009a66:	f001 fb5f 	bl	800b128 <xTaskGetCurrentTaskHandle>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	429c      	cmp	r4, r3
 8009a6e:	d107      	bne.n	8009a80 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009a70:	693b      	ldr	r3, [r7, #16]
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	1c5a      	adds	r2, r3, #1
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	617b      	str	r3, [r7, #20]
 8009a7e:	e00c      	b.n	8009a9a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009a80:	6839      	ldr	r1, [r7, #0]
 8009a82:	6938      	ldr	r0, [r7, #16]
 8009a84:	f000 fa90 	bl	8009fa8 <xQueueSemaphoreTake>
 8009a88:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d004      	beq.n	8009a9a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	68db      	ldr	r3, [r3, #12]
 8009a94:	1c5a      	adds	r2, r3, #1
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8009a9a:	697b      	ldr	r3, [r7, #20]
	}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	371c      	adds	r7, #28
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd90      	pop	{r4, r7, pc}

08009aa4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b08e      	sub	sp, #56	@ 0x38
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	607a      	str	r2, [r7, #4]
 8009ab0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d10b      	bne.n	8009ad8 <xQueueGenericSend+0x34>
	__asm volatile
 8009ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac4:	f383 8811 	msr	BASEPRI, r3
 8009ac8:	f3bf 8f6f 	isb	sy
 8009acc:	f3bf 8f4f 	dsb	sy
 8009ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009ad2:	bf00      	nop
 8009ad4:	bf00      	nop
 8009ad6:	e7fd      	b.n	8009ad4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d103      	bne.n	8009ae6 <xQueueGenericSend+0x42>
 8009ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d101      	bne.n	8009aea <xQueueGenericSend+0x46>
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e000      	b.n	8009aec <xQueueGenericSend+0x48>
 8009aea:	2300      	movs	r3, #0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10b      	bne.n	8009b08 <xQueueGenericSend+0x64>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	2b02      	cmp	r3, #2
 8009b0c:	d103      	bne.n	8009b16 <xQueueGenericSend+0x72>
 8009b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d101      	bne.n	8009b1a <xQueueGenericSend+0x76>
 8009b16:	2301      	movs	r3, #1
 8009b18:	e000      	b.n	8009b1c <xQueueGenericSend+0x78>
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10b      	bne.n	8009b38 <xQueueGenericSend+0x94>
	__asm volatile
 8009b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b24:	f383 8811 	msr	BASEPRI, r3
 8009b28:	f3bf 8f6f 	isb	sy
 8009b2c:	f3bf 8f4f 	dsb	sy
 8009b30:	623b      	str	r3, [r7, #32]
}
 8009b32:	bf00      	nop
 8009b34:	bf00      	nop
 8009b36:	e7fd      	b.n	8009b34 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b38:	f001 fb06 	bl	800b148 <xTaskGetSchedulerState>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d102      	bne.n	8009b48 <xQueueGenericSend+0xa4>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d101      	bne.n	8009b4c <xQueueGenericSend+0xa8>
 8009b48:	2301      	movs	r3, #1
 8009b4a:	e000      	b.n	8009b4e <xQueueGenericSend+0xaa>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d10b      	bne.n	8009b6a <xQueueGenericSend+0xc6>
	__asm volatile
 8009b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b56:	f383 8811 	msr	BASEPRI, r3
 8009b5a:	f3bf 8f6f 	isb	sy
 8009b5e:	f3bf 8f4f 	dsb	sy
 8009b62:	61fb      	str	r3, [r7, #28]
}
 8009b64:	bf00      	nop
 8009b66:	bf00      	nop
 8009b68:	e7fd      	b.n	8009b66 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009b6a:	f002 fb4d 	bl	800c208 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b76:	429a      	cmp	r2, r3
 8009b78:	d302      	bcc.n	8009b80 <xQueueGenericSend+0xdc>
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	2b02      	cmp	r3, #2
 8009b7e:	d129      	bne.n	8009bd4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b80:	683a      	ldr	r2, [r7, #0]
 8009b82:	68b9      	ldr	r1, [r7, #8]
 8009b84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009b86:	f000 fb37 	bl	800a1f8 <prvCopyDataToQueue>
 8009b8a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d010      	beq.n	8009bb6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b96:	3324      	adds	r3, #36	@ 0x24
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f001 f905 	bl	800ada8 <xTaskRemoveFromEventList>
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d013      	beq.n	8009bcc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009ba4:	4b3f      	ldr	r3, [pc, #252]	@ (8009ca4 <xQueueGenericSend+0x200>)
 8009ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009baa:	601a      	str	r2, [r3, #0]
 8009bac:	f3bf 8f4f 	dsb	sy
 8009bb0:	f3bf 8f6f 	isb	sy
 8009bb4:	e00a      	b.n	8009bcc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d007      	beq.n	8009bcc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009bbc:	4b39      	ldr	r3, [pc, #228]	@ (8009ca4 <xQueueGenericSend+0x200>)
 8009bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bc2:	601a      	str	r2, [r3, #0]
 8009bc4:	f3bf 8f4f 	dsb	sy
 8009bc8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009bcc:	f002 fb4e 	bl	800c26c <vPortExitCritical>
				return pdPASS;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e063      	b.n	8009c9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d103      	bne.n	8009be2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009bda:	f002 fb47 	bl	800c26c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009bde:	2300      	movs	r3, #0
 8009be0:	e05c      	b.n	8009c9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d106      	bne.n	8009bf6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009be8:	f107 0314 	add.w	r3, r7, #20
 8009bec:	4618      	mov	r0, r3
 8009bee:	f001 f93f 	bl	800ae70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009bf6:	f002 fb39 	bl	800c26c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009bfa:	f000 feaf 	bl	800a95c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009bfe:	f002 fb03 	bl	800c208 <vPortEnterCritical>
 8009c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c08:	b25b      	sxtb	r3, r3
 8009c0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c0e:	d103      	bne.n	8009c18 <xQueueGenericSend+0x174>
 8009c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c12:	2200      	movs	r2, #0
 8009c14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c1e:	b25b      	sxtb	r3, r3
 8009c20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c24:	d103      	bne.n	8009c2e <xQueueGenericSend+0x18a>
 8009c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c2e:	f002 fb1d 	bl	800c26c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009c32:	1d3a      	adds	r2, r7, #4
 8009c34:	f107 0314 	add.w	r3, r7, #20
 8009c38:	4611      	mov	r1, r2
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f001 f92e 	bl	800ae9c <xTaskCheckForTimeOut>
 8009c40:	4603      	mov	r3, r0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d124      	bne.n	8009c90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009c46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c48:	f000 fbce 	bl	800a3e8 <prvIsQueueFull>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d018      	beq.n	8009c84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c54:	3310      	adds	r3, #16
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	4611      	mov	r1, r2
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f001 f852 	bl	800ad04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009c60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c62:	f000 fb59 	bl	800a318 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009c66:	f000 fe87 	bl	800a978 <xTaskResumeAll>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	f47f af7c 	bne.w	8009b6a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009c72:	4b0c      	ldr	r3, [pc, #48]	@ (8009ca4 <xQueueGenericSend+0x200>)
 8009c74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c78:	601a      	str	r2, [r3, #0]
 8009c7a:	f3bf 8f4f 	dsb	sy
 8009c7e:	f3bf 8f6f 	isb	sy
 8009c82:	e772      	b.n	8009b6a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009c84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c86:	f000 fb47 	bl	800a318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c8a:	f000 fe75 	bl	800a978 <xTaskResumeAll>
 8009c8e:	e76c      	b.n	8009b6a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009c90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c92:	f000 fb41 	bl	800a318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c96:	f000 fe6f 	bl	800a978 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009c9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3738      	adds	r7, #56	@ 0x38
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}
 8009ca4:	e000ed04 	.word	0xe000ed04

08009ca8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b090      	sub	sp, #64	@ 0x40
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	60f8      	str	r0, [r7, #12]
 8009cb0:	60b9      	str	r1, [r7, #8]
 8009cb2:	607a      	str	r2, [r7, #4]
 8009cb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d10b      	bne.n	8009cd8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc4:	f383 8811 	msr	BASEPRI, r3
 8009cc8:	f3bf 8f6f 	isb	sy
 8009ccc:	f3bf 8f4f 	dsb	sy
 8009cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009cd2:	bf00      	nop
 8009cd4:	bf00      	nop
 8009cd6:	e7fd      	b.n	8009cd4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d103      	bne.n	8009ce6 <xQueueGenericSendFromISR+0x3e>
 8009cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d101      	bne.n	8009cea <xQueueGenericSendFromISR+0x42>
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	e000      	b.n	8009cec <xQueueGenericSendFromISR+0x44>
 8009cea:	2300      	movs	r3, #0
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d10b      	bne.n	8009d08 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf4:	f383 8811 	msr	BASEPRI, r3
 8009cf8:	f3bf 8f6f 	isb	sy
 8009cfc:	f3bf 8f4f 	dsb	sy
 8009d00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009d02:	bf00      	nop
 8009d04:	bf00      	nop
 8009d06:	e7fd      	b.n	8009d04 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	2b02      	cmp	r3, #2
 8009d0c:	d103      	bne.n	8009d16 <xQueueGenericSendFromISR+0x6e>
 8009d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d12:	2b01      	cmp	r3, #1
 8009d14:	d101      	bne.n	8009d1a <xQueueGenericSendFromISR+0x72>
 8009d16:	2301      	movs	r3, #1
 8009d18:	e000      	b.n	8009d1c <xQueueGenericSendFromISR+0x74>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10b      	bne.n	8009d38 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d24:	f383 8811 	msr	BASEPRI, r3
 8009d28:	f3bf 8f6f 	isb	sy
 8009d2c:	f3bf 8f4f 	dsb	sy
 8009d30:	623b      	str	r3, [r7, #32]
}
 8009d32:	bf00      	nop
 8009d34:	bf00      	nop
 8009d36:	e7fd      	b.n	8009d34 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009d38:	f002 fb46 	bl	800c3c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009d3c:	f3ef 8211 	mrs	r2, BASEPRI
 8009d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d44:	f383 8811 	msr	BASEPRI, r3
 8009d48:	f3bf 8f6f 	isb	sy
 8009d4c:	f3bf 8f4f 	dsb	sy
 8009d50:	61fa      	str	r2, [r7, #28]
 8009d52:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009d54:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009d56:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d302      	bcc.n	8009d6a <xQueueGenericSendFromISR+0xc2>
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	2b02      	cmp	r3, #2
 8009d68:	d12f      	bne.n	8009dca <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d7a:	683a      	ldr	r2, [r7, #0]
 8009d7c:	68b9      	ldr	r1, [r7, #8]
 8009d7e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009d80:	f000 fa3a 	bl	800a1f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009d84:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009d88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d8c:	d112      	bne.n	8009db4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d016      	beq.n	8009dc4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d98:	3324      	adds	r3, #36	@ 0x24
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f001 f804 	bl	800ada8 <xTaskRemoveFromEventList>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d00e      	beq.n	8009dc4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d00b      	beq.n	8009dc4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2201      	movs	r2, #1
 8009db0:	601a      	str	r2, [r3, #0]
 8009db2:	e007      	b.n	8009dc4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009db4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009db8:	3301      	adds	r3, #1
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	b25a      	sxtb	r2, r3
 8009dbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009dc8:	e001      	b.n	8009dce <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dd0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009dd8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3740      	adds	r7, #64	@ 0x40
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}

08009de4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b08c      	sub	sp, #48	@ 0x30
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009df0:	2300      	movs	r3, #0
 8009df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d10b      	bne.n	8009e16 <xQueueReceive+0x32>
	__asm volatile
 8009dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e02:	f383 8811 	msr	BASEPRI, r3
 8009e06:	f3bf 8f6f 	isb	sy
 8009e0a:	f3bf 8f4f 	dsb	sy
 8009e0e:	623b      	str	r3, [r7, #32]
}
 8009e10:	bf00      	nop
 8009e12:	bf00      	nop
 8009e14:	e7fd      	b.n	8009e12 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d103      	bne.n	8009e24 <xQueueReceive+0x40>
 8009e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d101      	bne.n	8009e28 <xQueueReceive+0x44>
 8009e24:	2301      	movs	r3, #1
 8009e26:	e000      	b.n	8009e2a <xQueueReceive+0x46>
 8009e28:	2300      	movs	r3, #0
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d10b      	bne.n	8009e46 <xQueueReceive+0x62>
	__asm volatile
 8009e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e32:	f383 8811 	msr	BASEPRI, r3
 8009e36:	f3bf 8f6f 	isb	sy
 8009e3a:	f3bf 8f4f 	dsb	sy
 8009e3e:	61fb      	str	r3, [r7, #28]
}
 8009e40:	bf00      	nop
 8009e42:	bf00      	nop
 8009e44:	e7fd      	b.n	8009e42 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e46:	f001 f97f 	bl	800b148 <xTaskGetSchedulerState>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d102      	bne.n	8009e56 <xQueueReceive+0x72>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d101      	bne.n	8009e5a <xQueueReceive+0x76>
 8009e56:	2301      	movs	r3, #1
 8009e58:	e000      	b.n	8009e5c <xQueueReceive+0x78>
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d10b      	bne.n	8009e78 <xQueueReceive+0x94>
	__asm volatile
 8009e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e64:	f383 8811 	msr	BASEPRI, r3
 8009e68:	f3bf 8f6f 	isb	sy
 8009e6c:	f3bf 8f4f 	dsb	sy
 8009e70:	61bb      	str	r3, [r7, #24]
}
 8009e72:	bf00      	nop
 8009e74:	bf00      	nop
 8009e76:	e7fd      	b.n	8009e74 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e78:	f002 f9c6 	bl	800c208 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e80:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d01f      	beq.n	8009ec8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009e88:	68b9      	ldr	r1, [r7, #8]
 8009e8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e8c:	f000 fa1e 	bl	800a2cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e92:	1e5a      	subs	r2, r3, #1
 8009e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e96:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e9a:	691b      	ldr	r3, [r3, #16]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d00f      	beq.n	8009ec0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea2:	3310      	adds	r3, #16
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f000 ff7f 	bl	800ada8 <xTaskRemoveFromEventList>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d007      	beq.n	8009ec0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009eb0:	4b3c      	ldr	r3, [pc, #240]	@ (8009fa4 <xQueueReceive+0x1c0>)
 8009eb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009eb6:	601a      	str	r2, [r3, #0]
 8009eb8:	f3bf 8f4f 	dsb	sy
 8009ebc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ec0:	f002 f9d4 	bl	800c26c <vPortExitCritical>
				return pdPASS;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	e069      	b.n	8009f9c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d103      	bne.n	8009ed6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ece:	f002 f9cd 	bl	800c26c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	e062      	b.n	8009f9c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d106      	bne.n	8009eea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009edc:	f107 0310 	add.w	r3, r7, #16
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f000 ffc5 	bl	800ae70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009eea:	f002 f9bf 	bl	800c26c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009eee:	f000 fd35 	bl	800a95c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009ef2:	f002 f989 	bl	800c208 <vPortEnterCritical>
 8009ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009efc:	b25b      	sxtb	r3, r3
 8009efe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f02:	d103      	bne.n	8009f0c <xQueueReceive+0x128>
 8009f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f12:	b25b      	sxtb	r3, r3
 8009f14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f18:	d103      	bne.n	8009f22 <xQueueReceive+0x13e>
 8009f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f22:	f002 f9a3 	bl	800c26c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f26:	1d3a      	adds	r2, r7, #4
 8009f28:	f107 0310 	add.w	r3, r7, #16
 8009f2c:	4611      	mov	r1, r2
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f000 ffb4 	bl	800ae9c <xTaskCheckForTimeOut>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d123      	bne.n	8009f82 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f3c:	f000 fa3e 	bl	800a3bc <prvIsQueueEmpty>
 8009f40:	4603      	mov	r3, r0
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d017      	beq.n	8009f76 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f48:	3324      	adds	r3, #36	@ 0x24
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	4611      	mov	r1, r2
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f000 fed8 	bl	800ad04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009f54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f56:	f000 f9df 	bl	800a318 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009f5a:	f000 fd0d 	bl	800a978 <xTaskResumeAll>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d189      	bne.n	8009e78 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009f64:	4b0f      	ldr	r3, [pc, #60]	@ (8009fa4 <xQueueReceive+0x1c0>)
 8009f66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f6a:	601a      	str	r2, [r3, #0]
 8009f6c:	f3bf 8f4f 	dsb	sy
 8009f70:	f3bf 8f6f 	isb	sy
 8009f74:	e780      	b.n	8009e78 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009f76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f78:	f000 f9ce 	bl	800a318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f7c:	f000 fcfc 	bl	800a978 <xTaskResumeAll>
 8009f80:	e77a      	b.n	8009e78 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009f82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f84:	f000 f9c8 	bl	800a318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f88:	f000 fcf6 	bl	800a978 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f8e:	f000 fa15 	bl	800a3bc <prvIsQueueEmpty>
 8009f92:	4603      	mov	r3, r0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	f43f af6f 	beq.w	8009e78 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009f9a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3730      	adds	r7, #48	@ 0x30
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}
 8009fa4:	e000ed04 	.word	0xe000ed04

08009fa8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b08e      	sub	sp, #56	@ 0x38
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d10b      	bne.n	8009fdc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc8:	f383 8811 	msr	BASEPRI, r3
 8009fcc:	f3bf 8f6f 	isb	sy
 8009fd0:	f3bf 8f4f 	dsb	sy
 8009fd4:	623b      	str	r3, [r7, #32]
}
 8009fd6:	bf00      	nop
 8009fd8:	bf00      	nop
 8009fda:	e7fd      	b.n	8009fd8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00b      	beq.n	8009ffc <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe8:	f383 8811 	msr	BASEPRI, r3
 8009fec:	f3bf 8f6f 	isb	sy
 8009ff0:	f3bf 8f4f 	dsb	sy
 8009ff4:	61fb      	str	r3, [r7, #28]
}
 8009ff6:	bf00      	nop
 8009ff8:	bf00      	nop
 8009ffa:	e7fd      	b.n	8009ff8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009ffc:	f001 f8a4 	bl	800b148 <xTaskGetSchedulerState>
 800a000:	4603      	mov	r3, r0
 800a002:	2b00      	cmp	r3, #0
 800a004:	d102      	bne.n	800a00c <xQueueSemaphoreTake+0x64>
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d101      	bne.n	800a010 <xQueueSemaphoreTake+0x68>
 800a00c:	2301      	movs	r3, #1
 800a00e:	e000      	b.n	800a012 <xQueueSemaphoreTake+0x6a>
 800a010:	2300      	movs	r3, #0
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10b      	bne.n	800a02e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800a016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01a:	f383 8811 	msr	BASEPRI, r3
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f3bf 8f4f 	dsb	sy
 800a026:	61bb      	str	r3, [r7, #24]
}
 800a028:	bf00      	nop
 800a02a:	bf00      	nop
 800a02c:	e7fd      	b.n	800a02a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a02e:	f002 f8eb 	bl	800c208 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a036:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d024      	beq.n	800a088 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a03e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a040:	1e5a      	subs	r2, r3, #1
 800a042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a044:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d104      	bne.n	800a058 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a04e:	f001 f9f5 	bl	800b43c <pvTaskIncrementMutexHeldCount>
 800a052:	4602      	mov	r2, r0
 800a054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a056:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a05a:	691b      	ldr	r3, [r3, #16]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d00f      	beq.n	800a080 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a062:	3310      	adds	r3, #16
 800a064:	4618      	mov	r0, r3
 800a066:	f000 fe9f 	bl	800ada8 <xTaskRemoveFromEventList>
 800a06a:	4603      	mov	r3, r0
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d007      	beq.n	800a080 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a070:	4b54      	ldr	r3, [pc, #336]	@ (800a1c4 <xQueueSemaphoreTake+0x21c>)
 800a072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a076:	601a      	str	r2, [r3, #0]
 800a078:	f3bf 8f4f 	dsb	sy
 800a07c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a080:	f002 f8f4 	bl	800c26c <vPortExitCritical>
				return pdPASS;
 800a084:	2301      	movs	r3, #1
 800a086:	e098      	b.n	800a1ba <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d112      	bne.n	800a0b4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a090:	2b00      	cmp	r3, #0
 800a092:	d00b      	beq.n	800a0ac <xQueueSemaphoreTake+0x104>
	__asm volatile
 800a094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a098:	f383 8811 	msr	BASEPRI, r3
 800a09c:	f3bf 8f6f 	isb	sy
 800a0a0:	f3bf 8f4f 	dsb	sy
 800a0a4:	617b      	str	r3, [r7, #20]
}
 800a0a6:	bf00      	nop
 800a0a8:	bf00      	nop
 800a0aa:	e7fd      	b.n	800a0a8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a0ac:	f002 f8de 	bl	800c26c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	e082      	b.n	800a1ba <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a0b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d106      	bne.n	800a0c8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a0ba:	f107 030c 	add.w	r3, r7, #12
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f000 fed6 	bl	800ae70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a0c8:	f002 f8d0 	bl	800c26c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a0cc:	f000 fc46 	bl	800a95c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a0d0:	f002 f89a 	bl	800c208 <vPortEnterCritical>
 800a0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a0da:	b25b      	sxtb	r3, r3
 800a0dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a0e0:	d103      	bne.n	800a0ea <xQueueSemaphoreTake+0x142>
 800a0e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a0ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a0f0:	b25b      	sxtb	r3, r3
 800a0f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a0f6:	d103      	bne.n	800a100 <xQueueSemaphoreTake+0x158>
 800a0f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a100:	f002 f8b4 	bl	800c26c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a104:	463a      	mov	r2, r7
 800a106:	f107 030c 	add.w	r3, r7, #12
 800a10a:	4611      	mov	r1, r2
 800a10c:	4618      	mov	r0, r3
 800a10e:	f000 fec5 	bl	800ae9c <xTaskCheckForTimeOut>
 800a112:	4603      	mov	r3, r0
 800a114:	2b00      	cmp	r3, #0
 800a116:	d132      	bne.n	800a17e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a118:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a11a:	f000 f94f 	bl	800a3bc <prvIsQueueEmpty>
 800a11e:	4603      	mov	r3, r0
 800a120:	2b00      	cmp	r3, #0
 800a122:	d026      	beq.n	800a172 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d109      	bne.n	800a140 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a12c:	f002 f86c 	bl	800c208 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	4618      	mov	r0, r3
 800a136:	f001 f825 	bl	800b184 <xTaskPriorityInherit>
 800a13a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a13c:	f002 f896 	bl	800c26c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a142:	3324      	adds	r3, #36	@ 0x24
 800a144:	683a      	ldr	r2, [r7, #0]
 800a146:	4611      	mov	r1, r2
 800a148:	4618      	mov	r0, r3
 800a14a:	f000 fddb 	bl	800ad04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a14e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a150:	f000 f8e2 	bl	800a318 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a154:	f000 fc10 	bl	800a978 <xTaskResumeAll>
 800a158:	4603      	mov	r3, r0
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	f47f af67 	bne.w	800a02e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a160:	4b18      	ldr	r3, [pc, #96]	@ (800a1c4 <xQueueSemaphoreTake+0x21c>)
 800a162:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a166:	601a      	str	r2, [r3, #0]
 800a168:	f3bf 8f4f 	dsb	sy
 800a16c:	f3bf 8f6f 	isb	sy
 800a170:	e75d      	b.n	800a02e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a172:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a174:	f000 f8d0 	bl	800a318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a178:	f000 fbfe 	bl	800a978 <xTaskResumeAll>
 800a17c:	e757      	b.n	800a02e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a17e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a180:	f000 f8ca 	bl	800a318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a184:	f000 fbf8 	bl	800a978 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a188:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a18a:	f000 f917 	bl	800a3bc <prvIsQueueEmpty>
 800a18e:	4603      	mov	r3, r0
 800a190:	2b00      	cmp	r3, #0
 800a192:	f43f af4c 	beq.w	800a02e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d00d      	beq.n	800a1b8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a19c:	f002 f834 	bl	800c208 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a1a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a1a2:	f000 f811 	bl	800a1c8 <prvGetDisinheritPriorityAfterTimeout>
 800a1a6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f001 f8c0 	bl	800b334 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a1b4:	f002 f85a 	bl	800c26c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a1b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3738      	adds	r7, #56	@ 0x38
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
 800a1c2:	bf00      	nop
 800a1c4:	e000ed04 	.word	0xe000ed04

0800a1c8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b085      	sub	sp, #20
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d006      	beq.n	800a1e6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a1e2:	60fb      	str	r3, [r7, #12]
 800a1e4:	e001      	b.n	800a1ea <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
	}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3714      	adds	r7, #20
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr

0800a1f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a204:	2300      	movs	r3, #0
 800a206:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a20c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a212:	2b00      	cmp	r3, #0
 800a214:	d10d      	bne.n	800a232 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d14d      	bne.n	800a2ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	689b      	ldr	r3, [r3, #8]
 800a222:	4618      	mov	r0, r3
 800a224:	f001 f816 	bl	800b254 <xTaskPriorityDisinherit>
 800a228:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	2200      	movs	r2, #0
 800a22e:	609a      	str	r2, [r3, #8]
 800a230:	e043      	b.n	800a2ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d119      	bne.n	800a26c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	6858      	ldr	r0, [r3, #4]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a240:	461a      	mov	r2, r3
 800a242:	68b9      	ldr	r1, [r7, #8]
 800a244:	f002 fc57 	bl	800caf6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	685a      	ldr	r2, [r3, #4]
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a250:	441a      	add	r2, r3
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	685a      	ldr	r2, [r3, #4]
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	689b      	ldr	r3, [r3, #8]
 800a25e:	429a      	cmp	r2, r3
 800a260:	d32b      	bcc.n	800a2ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681a      	ldr	r2, [r3, #0]
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	605a      	str	r2, [r3, #4]
 800a26a:	e026      	b.n	800a2ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	68d8      	ldr	r0, [r3, #12]
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a274:	461a      	mov	r2, r3
 800a276:	68b9      	ldr	r1, [r7, #8]
 800a278:	f002 fc3d 	bl	800caf6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	68da      	ldr	r2, [r3, #12]
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a284:	425b      	negs	r3, r3
 800a286:	441a      	add	r2, r3
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	68da      	ldr	r2, [r3, #12]
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	429a      	cmp	r2, r3
 800a296:	d207      	bcs.n	800a2a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	689a      	ldr	r2, [r3, #8]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2a0:	425b      	negs	r3, r3
 800a2a2:	441a      	add	r2, r3
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2b02      	cmp	r3, #2
 800a2ac:	d105      	bne.n	800a2ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d002      	beq.n	800a2ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	3b01      	subs	r3, #1
 800a2b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	1c5a      	adds	r2, r3, #1
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a2c2:	697b      	ldr	r3, [r7, #20]
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3718      	adds	r7, #24
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d018      	beq.n	800a310 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	68da      	ldr	r2, [r3, #12]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2e6:	441a      	add	r2, r3
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	68da      	ldr	r2, [r3, #12]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	689b      	ldr	r3, [r3, #8]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d303      	bcc.n	800a300 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681a      	ldr	r2, [r3, #0]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	68d9      	ldr	r1, [r3, #12]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a308:	461a      	mov	r2, r3
 800a30a:	6838      	ldr	r0, [r7, #0]
 800a30c:	f002 fbf3 	bl	800caf6 <memcpy>
	}
}
 800a310:	bf00      	nop
 800a312:	3708      	adds	r7, #8
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}

0800a318 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b084      	sub	sp, #16
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a320:	f001 ff72 	bl	800c208 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a32a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a32c:	e011      	b.n	800a352 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a332:	2b00      	cmp	r3, #0
 800a334:	d012      	beq.n	800a35c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	3324      	adds	r3, #36	@ 0x24
 800a33a:	4618      	mov	r0, r3
 800a33c:	f000 fd34 	bl	800ada8 <xTaskRemoveFromEventList>
 800a340:	4603      	mov	r3, r0
 800a342:	2b00      	cmp	r3, #0
 800a344:	d001      	beq.n	800a34a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a346:	f000 fe0d 	bl	800af64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a34a:	7bfb      	ldrb	r3, [r7, #15]
 800a34c:	3b01      	subs	r3, #1
 800a34e:	b2db      	uxtb	r3, r3
 800a350:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a356:	2b00      	cmp	r3, #0
 800a358:	dce9      	bgt.n	800a32e <prvUnlockQueue+0x16>
 800a35a:	e000      	b.n	800a35e <prvUnlockQueue+0x46>
					break;
 800a35c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	22ff      	movs	r2, #255	@ 0xff
 800a362:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a366:	f001 ff81 	bl	800c26c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a36a:	f001 ff4d 	bl	800c208 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a374:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a376:	e011      	b.n	800a39c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d012      	beq.n	800a3a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	3310      	adds	r3, #16
 800a384:	4618      	mov	r0, r3
 800a386:	f000 fd0f 	bl	800ada8 <xTaskRemoveFromEventList>
 800a38a:	4603      	mov	r3, r0
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d001      	beq.n	800a394 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a390:	f000 fde8 	bl	800af64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a394:	7bbb      	ldrb	r3, [r7, #14]
 800a396:	3b01      	subs	r3, #1
 800a398:	b2db      	uxtb	r3, r3
 800a39a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a39c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	dce9      	bgt.n	800a378 <prvUnlockQueue+0x60>
 800a3a4:	e000      	b.n	800a3a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a3a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	22ff      	movs	r2, #255	@ 0xff
 800a3ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a3b0:	f001 ff5c 	bl	800c26c <vPortExitCritical>
}
 800a3b4:	bf00      	nop
 800a3b6:	3710      	adds	r7, #16
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}

0800a3bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b084      	sub	sp, #16
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a3c4:	f001 ff20 	bl	800c208 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d102      	bne.n	800a3d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	60fb      	str	r3, [r7, #12]
 800a3d4:	e001      	b.n	800a3da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a3da:	f001 ff47 	bl	800c26c <vPortExitCritical>

	return xReturn;
 800a3de:	68fb      	ldr	r3, [r7, #12]
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3710      	adds	r7, #16
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b084      	sub	sp, #16
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a3f0:	f001 ff0a 	bl	800c208 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d102      	bne.n	800a406 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a400:	2301      	movs	r3, #1
 800a402:	60fb      	str	r3, [r7, #12]
 800a404:	e001      	b.n	800a40a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a406:	2300      	movs	r3, #0
 800a408:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a40a:	f001 ff2f 	bl	800c26c <vPortExitCritical>

	return xReturn;
 800a40e:	68fb      	ldr	r3, [r7, #12]
}
 800a410:	4618      	mov	r0, r3
 800a412:	3710      	adds	r7, #16
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
 800a420:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a422:	2300      	movs	r3, #0
 800a424:	60fb      	str	r3, [r7, #12]
 800a426:	e014      	b.n	800a452 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a428:	4a0f      	ldr	r2, [pc, #60]	@ (800a468 <vQueueAddToRegistry+0x50>)
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d10b      	bne.n	800a44c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a434:	490c      	ldr	r1, [pc, #48]	@ (800a468 <vQueueAddToRegistry+0x50>)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	683a      	ldr	r2, [r7, #0]
 800a43a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a43e:	4a0a      	ldr	r2, [pc, #40]	@ (800a468 <vQueueAddToRegistry+0x50>)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	00db      	lsls	r3, r3, #3
 800a444:	4413      	add	r3, r2
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a44a:	e006      	b.n	800a45a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	3301      	adds	r3, #1
 800a450:	60fb      	str	r3, [r7, #12]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	2b07      	cmp	r3, #7
 800a456:	d9e7      	bls.n	800a428 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a458:	bf00      	nop
 800a45a:	bf00      	nop
 800a45c:	3714      	adds	r7, #20
 800a45e:	46bd      	mov	sp, r7
 800a460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a464:	4770      	bx	lr
 800a466:	bf00      	nop
 800a468:	240009ec 	.word	0x240009ec

0800a46c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b086      	sub	sp, #24
 800a470:	af00      	add	r7, sp, #0
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a47c:	f001 fec4 	bl	800c208 <vPortEnterCritical>
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a486:	b25b      	sxtb	r3, r3
 800a488:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a48c:	d103      	bne.n	800a496 <vQueueWaitForMessageRestricted+0x2a>
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	2200      	movs	r2, #0
 800a492:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a49c:	b25b      	sxtb	r3, r3
 800a49e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4a2:	d103      	bne.n	800a4ac <vQueueWaitForMessageRestricted+0x40>
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4ac:	f001 fede 	bl	800c26c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d106      	bne.n	800a4c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	3324      	adds	r3, #36	@ 0x24
 800a4bc:	687a      	ldr	r2, [r7, #4]
 800a4be:	68b9      	ldr	r1, [r7, #8]
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	f000 fc45 	bl	800ad50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a4c6:	6978      	ldr	r0, [r7, #20]
 800a4c8:	f7ff ff26 	bl	800a318 <prvUnlockQueue>
	}
 800a4cc:	bf00      	nop
 800a4ce:	3718      	adds	r7, #24
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b08e      	sub	sp, #56	@ 0x38
 800a4d8:	af04      	add	r7, sp, #16
 800a4da:	60f8      	str	r0, [r7, #12]
 800a4dc:	60b9      	str	r1, [r7, #8]
 800a4de:	607a      	str	r2, [r7, #4]
 800a4e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a4e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d10b      	bne.n	800a500 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a4e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ec:	f383 8811 	msr	BASEPRI, r3
 800a4f0:	f3bf 8f6f 	isb	sy
 800a4f4:	f3bf 8f4f 	dsb	sy
 800a4f8:	623b      	str	r3, [r7, #32]
}
 800a4fa:	bf00      	nop
 800a4fc:	bf00      	nop
 800a4fe:	e7fd      	b.n	800a4fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a502:	2b00      	cmp	r3, #0
 800a504:	d10b      	bne.n	800a51e <xTaskCreateStatic+0x4a>
	__asm volatile
 800a506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a50a:	f383 8811 	msr	BASEPRI, r3
 800a50e:	f3bf 8f6f 	isb	sy
 800a512:	f3bf 8f4f 	dsb	sy
 800a516:	61fb      	str	r3, [r7, #28]
}
 800a518:	bf00      	nop
 800a51a:	bf00      	nop
 800a51c:	e7fd      	b.n	800a51a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a51e:	235c      	movs	r3, #92	@ 0x5c
 800a520:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	2b5c      	cmp	r3, #92	@ 0x5c
 800a526:	d00b      	beq.n	800a540 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a52c:	f383 8811 	msr	BASEPRI, r3
 800a530:	f3bf 8f6f 	isb	sy
 800a534:	f3bf 8f4f 	dsb	sy
 800a538:	61bb      	str	r3, [r7, #24]
}
 800a53a:	bf00      	nop
 800a53c:	bf00      	nop
 800a53e:	e7fd      	b.n	800a53c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a540:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a544:	2b00      	cmp	r3, #0
 800a546:	d01e      	beq.n	800a586 <xTaskCreateStatic+0xb2>
 800a548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d01b      	beq.n	800a586 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a54e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a550:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a554:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a556:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a55a:	2202      	movs	r2, #2
 800a55c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a560:	2300      	movs	r3, #0
 800a562:	9303      	str	r3, [sp, #12]
 800a564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a566:	9302      	str	r3, [sp, #8]
 800a568:	f107 0314 	add.w	r3, r7, #20
 800a56c:	9301      	str	r3, [sp, #4]
 800a56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a570:	9300      	str	r3, [sp, #0]
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	687a      	ldr	r2, [r7, #4]
 800a576:	68b9      	ldr	r1, [r7, #8]
 800a578:	68f8      	ldr	r0, [r7, #12]
 800a57a:	f000 f850 	bl	800a61e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a57e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a580:	f000 f8de 	bl	800a740 <prvAddNewTaskToReadyList>
 800a584:	e001      	b.n	800a58a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a586:	2300      	movs	r3, #0
 800a588:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a58a:	697b      	ldr	r3, [r7, #20]
	}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3728      	adds	r7, #40	@ 0x28
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a594:	b580      	push	{r7, lr}
 800a596:	b08c      	sub	sp, #48	@ 0x30
 800a598:	af04      	add	r7, sp, #16
 800a59a:	60f8      	str	r0, [r7, #12]
 800a59c:	60b9      	str	r1, [r7, #8]
 800a59e:	603b      	str	r3, [r7, #0]
 800a5a0:	4613      	mov	r3, r2
 800a5a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a5a4:	88fb      	ldrh	r3, [r7, #6]
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f001 ff4f 	bl	800c44c <pvPortMalloc>
 800a5ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00e      	beq.n	800a5d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a5b6:	205c      	movs	r0, #92	@ 0x5c
 800a5b8:	f001 ff48 	bl	800c44c <pvPortMalloc>
 800a5bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a5be:	69fb      	ldr	r3, [r7, #28]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d003      	beq.n	800a5cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a5c4:	69fb      	ldr	r3, [r7, #28]
 800a5c6:	697a      	ldr	r2, [r7, #20]
 800a5c8:	631a      	str	r2, [r3, #48]	@ 0x30
 800a5ca:	e005      	b.n	800a5d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a5cc:	6978      	ldr	r0, [r7, #20]
 800a5ce:	f002 f80b 	bl	800c5e8 <vPortFree>
 800a5d2:	e001      	b.n	800a5d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a5d8:	69fb      	ldr	r3, [r7, #28]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d017      	beq.n	800a60e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a5e6:	88fa      	ldrh	r2, [r7, #6]
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	9303      	str	r3, [sp, #12]
 800a5ec:	69fb      	ldr	r3, [r7, #28]
 800a5ee:	9302      	str	r3, [sp, #8]
 800a5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f2:	9301      	str	r3, [sp, #4]
 800a5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f6:	9300      	str	r3, [sp, #0]
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	68b9      	ldr	r1, [r7, #8]
 800a5fc:	68f8      	ldr	r0, [r7, #12]
 800a5fe:	f000 f80e 	bl	800a61e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a602:	69f8      	ldr	r0, [r7, #28]
 800a604:	f000 f89c 	bl	800a740 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a608:	2301      	movs	r3, #1
 800a60a:	61bb      	str	r3, [r7, #24]
 800a60c:	e002      	b.n	800a614 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a60e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a612:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a614:	69bb      	ldr	r3, [r7, #24]
	}
 800a616:	4618      	mov	r0, r3
 800a618:	3720      	adds	r7, #32
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}

0800a61e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b088      	sub	sp, #32
 800a622:	af00      	add	r7, sp, #0
 800a624:	60f8      	str	r0, [r7, #12]
 800a626:	60b9      	str	r1, [r7, #8]
 800a628:	607a      	str	r2, [r7, #4]
 800a62a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a62c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a62e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	009b      	lsls	r3, r3, #2
 800a634:	461a      	mov	r2, r3
 800a636:	21a5      	movs	r1, #165	@ 0xa5
 800a638:	f002 fa28 	bl	800ca8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a640:	6879      	ldr	r1, [r7, #4]
 800a642:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800a646:	440b      	add	r3, r1
 800a648:	009b      	lsls	r3, r3, #2
 800a64a:	4413      	add	r3, r2
 800a64c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a64e:	69bb      	ldr	r3, [r7, #24]
 800a650:	f023 0307 	bic.w	r3, r3, #7
 800a654:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	f003 0307 	and.w	r3, r3, #7
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00b      	beq.n	800a678 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a664:	f383 8811 	msr	BASEPRI, r3
 800a668:	f3bf 8f6f 	isb	sy
 800a66c:	f3bf 8f4f 	dsb	sy
 800a670:	617b      	str	r3, [r7, #20]
}
 800a672:	bf00      	nop
 800a674:	bf00      	nop
 800a676:	e7fd      	b.n	800a674 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d01f      	beq.n	800a6be <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a67e:	2300      	movs	r3, #0
 800a680:	61fb      	str	r3, [r7, #28]
 800a682:	e012      	b.n	800a6aa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a684:	68ba      	ldr	r2, [r7, #8]
 800a686:	69fb      	ldr	r3, [r7, #28]
 800a688:	4413      	add	r3, r2
 800a68a:	7819      	ldrb	r1, [r3, #0]
 800a68c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a68e:	69fb      	ldr	r3, [r7, #28]
 800a690:	4413      	add	r3, r2
 800a692:	3334      	adds	r3, #52	@ 0x34
 800a694:	460a      	mov	r2, r1
 800a696:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a698:	68ba      	ldr	r2, [r7, #8]
 800a69a:	69fb      	ldr	r3, [r7, #28]
 800a69c:	4413      	add	r3, r2
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d006      	beq.n	800a6b2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a6a4:	69fb      	ldr	r3, [r7, #28]
 800a6a6:	3301      	adds	r3, #1
 800a6a8:	61fb      	str	r3, [r7, #28]
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	2b0f      	cmp	r3, #15
 800a6ae:	d9e9      	bls.n	800a684 <prvInitialiseNewTask+0x66>
 800a6b0:	e000      	b.n	800a6b4 <prvInitialiseNewTask+0x96>
			{
				break;
 800a6b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a6b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a6bc:	e003      	b.n	800a6c6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a6c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c8:	2b37      	cmp	r3, #55	@ 0x37
 800a6ca:	d901      	bls.n	800a6d0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a6cc:	2337      	movs	r3, #55	@ 0x37
 800a6ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a6d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6da:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6de:	2200      	movs	r2, #0
 800a6e0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe ff4a 	bl	8009580 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ee:	3318      	adds	r3, #24
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	f7fe ff45 	bl	8009580 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a704:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a708:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a70a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70e:	2200      	movs	r2, #0
 800a710:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a714:	2200      	movs	r2, #0
 800a716:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a71a:	683a      	ldr	r2, [r7, #0]
 800a71c:	68f9      	ldr	r1, [r7, #12]
 800a71e:	69b8      	ldr	r0, [r7, #24]
 800a720:	f001 fc42 	bl	800bfa8 <pxPortInitialiseStack>
 800a724:	4602      	mov	r2, r0
 800a726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a728:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a72a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d002      	beq.n	800a736 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a732:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a734:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a736:	bf00      	nop
 800a738:	3720      	adds	r7, #32
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
	...

0800a740 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a748:	f001 fd5e 	bl	800c208 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a74c:	4b2d      	ldr	r3, [pc, #180]	@ (800a804 <prvAddNewTaskToReadyList+0xc4>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	3301      	adds	r3, #1
 800a752:	4a2c      	ldr	r2, [pc, #176]	@ (800a804 <prvAddNewTaskToReadyList+0xc4>)
 800a754:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a756:	4b2c      	ldr	r3, [pc, #176]	@ (800a808 <prvAddNewTaskToReadyList+0xc8>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d109      	bne.n	800a772 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a75e:	4a2a      	ldr	r2, [pc, #168]	@ (800a808 <prvAddNewTaskToReadyList+0xc8>)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a764:	4b27      	ldr	r3, [pc, #156]	@ (800a804 <prvAddNewTaskToReadyList+0xc4>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2b01      	cmp	r3, #1
 800a76a:	d110      	bne.n	800a78e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a76c:	f000 fc1e 	bl	800afac <prvInitialiseTaskLists>
 800a770:	e00d      	b.n	800a78e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a772:	4b26      	ldr	r3, [pc, #152]	@ (800a80c <prvAddNewTaskToReadyList+0xcc>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d109      	bne.n	800a78e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a77a:	4b23      	ldr	r3, [pc, #140]	@ (800a808 <prvAddNewTaskToReadyList+0xc8>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a784:	429a      	cmp	r2, r3
 800a786:	d802      	bhi.n	800a78e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a788:	4a1f      	ldr	r2, [pc, #124]	@ (800a808 <prvAddNewTaskToReadyList+0xc8>)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a78e:	4b20      	ldr	r3, [pc, #128]	@ (800a810 <prvAddNewTaskToReadyList+0xd0>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	3301      	adds	r3, #1
 800a794:	4a1e      	ldr	r2, [pc, #120]	@ (800a810 <prvAddNewTaskToReadyList+0xd0>)
 800a796:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a798:	4b1d      	ldr	r3, [pc, #116]	@ (800a810 <prvAddNewTaskToReadyList+0xd0>)
 800a79a:	681a      	ldr	r2, [r3, #0]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7a4:	4b1b      	ldr	r3, [pc, #108]	@ (800a814 <prvAddNewTaskToReadyList+0xd4>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d903      	bls.n	800a7b4 <prvAddNewTaskToReadyList+0x74>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7b0:	4a18      	ldr	r2, [pc, #96]	@ (800a814 <prvAddNewTaskToReadyList+0xd4>)
 800a7b2:	6013      	str	r3, [r2, #0]
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7b8:	4613      	mov	r3, r2
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	4413      	add	r3, r2
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	4a15      	ldr	r2, [pc, #84]	@ (800a818 <prvAddNewTaskToReadyList+0xd8>)
 800a7c2:	441a      	add	r2, r3
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	3304      	adds	r3, #4
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	4610      	mov	r0, r2
 800a7cc:	f7fe fee5 	bl	800959a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a7d0:	f001 fd4c 	bl	800c26c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a7d4:	4b0d      	ldr	r3, [pc, #52]	@ (800a80c <prvAddNewTaskToReadyList+0xcc>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d00e      	beq.n	800a7fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a7dc:	4b0a      	ldr	r3, [pc, #40]	@ (800a808 <prvAddNewTaskToReadyList+0xc8>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d207      	bcs.n	800a7fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a7ea:	4b0c      	ldr	r3, [pc, #48]	@ (800a81c <prvAddNewTaskToReadyList+0xdc>)
 800a7ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7f0:	601a      	str	r2, [r3, #0]
 800a7f2:	f3bf 8f4f 	dsb	sy
 800a7f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7fa:	bf00      	nop
 800a7fc:	3708      	adds	r7, #8
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop
 800a804:	24000f00 	.word	0x24000f00
 800a808:	24000a2c 	.word	0x24000a2c
 800a80c:	24000f0c 	.word	0x24000f0c
 800a810:	24000f1c 	.word	0x24000f1c
 800a814:	24000f08 	.word	0x24000f08
 800a818:	24000a30 	.word	0x24000a30
 800a81c:	e000ed04 	.word	0xe000ed04

0800a820 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a820:	b580      	push	{r7, lr}
 800a822:	b084      	sub	sp, #16
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a828:	2300      	movs	r3, #0
 800a82a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d018      	beq.n	800a864 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a832:	4b14      	ldr	r3, [pc, #80]	@ (800a884 <vTaskDelay+0x64>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d00b      	beq.n	800a852 <vTaskDelay+0x32>
	__asm volatile
 800a83a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a83e:	f383 8811 	msr	BASEPRI, r3
 800a842:	f3bf 8f6f 	isb	sy
 800a846:	f3bf 8f4f 	dsb	sy
 800a84a:	60bb      	str	r3, [r7, #8]
}
 800a84c:	bf00      	nop
 800a84e:	bf00      	nop
 800a850:	e7fd      	b.n	800a84e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a852:	f000 f883 	bl	800a95c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a856:	2100      	movs	r1, #0
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 fff7 	bl	800b84c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a85e:	f000 f88b 	bl	800a978 <xTaskResumeAll>
 800a862:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d107      	bne.n	800a87a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a86a:	4b07      	ldr	r3, [pc, #28]	@ (800a888 <vTaskDelay+0x68>)
 800a86c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a870:	601a      	str	r2, [r3, #0]
 800a872:	f3bf 8f4f 	dsb	sy
 800a876:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a87a:	bf00      	nop
 800a87c:	3710      	adds	r7, #16
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	24000f28 	.word	0x24000f28
 800a888:	e000ed04 	.word	0xe000ed04

0800a88c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b08a      	sub	sp, #40	@ 0x28
 800a890:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a892:	2300      	movs	r3, #0
 800a894:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a896:	2300      	movs	r3, #0
 800a898:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a89a:	463a      	mov	r2, r7
 800a89c:	1d39      	adds	r1, r7, #4
 800a89e:	f107 0308 	add.w	r3, r7, #8
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f7fe fe18 	bl	80094d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a8a8:	6839      	ldr	r1, [r7, #0]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	68ba      	ldr	r2, [r7, #8]
 800a8ae:	9202      	str	r2, [sp, #8]
 800a8b0:	9301      	str	r3, [sp, #4]
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	9300      	str	r3, [sp, #0]
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	460a      	mov	r2, r1
 800a8ba:	4922      	ldr	r1, [pc, #136]	@ (800a944 <vTaskStartScheduler+0xb8>)
 800a8bc:	4822      	ldr	r0, [pc, #136]	@ (800a948 <vTaskStartScheduler+0xbc>)
 800a8be:	f7ff fe09 	bl	800a4d4 <xTaskCreateStatic>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	4a21      	ldr	r2, [pc, #132]	@ (800a94c <vTaskStartScheduler+0xc0>)
 800a8c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a8c8:	4b20      	ldr	r3, [pc, #128]	@ (800a94c <vTaskStartScheduler+0xc0>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d002      	beq.n	800a8d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	617b      	str	r3, [r7, #20]
 800a8d4:	e001      	b.n	800a8da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	2b01      	cmp	r3, #1
 800a8de:	d102      	bne.n	800a8e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a8e0:	f001 f808 	bl	800b8f4 <xTimerCreateTimerTask>
 800a8e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	d116      	bne.n	800a91a <vTaskStartScheduler+0x8e>
	__asm volatile
 800a8ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f0:	f383 8811 	msr	BASEPRI, r3
 800a8f4:	f3bf 8f6f 	isb	sy
 800a8f8:	f3bf 8f4f 	dsb	sy
 800a8fc:	613b      	str	r3, [r7, #16]
}
 800a8fe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a900:	4b13      	ldr	r3, [pc, #76]	@ (800a950 <vTaskStartScheduler+0xc4>)
 800a902:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a906:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a908:	4b12      	ldr	r3, [pc, #72]	@ (800a954 <vTaskStartScheduler+0xc8>)
 800a90a:	2201      	movs	r2, #1
 800a90c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a90e:	4b12      	ldr	r3, [pc, #72]	@ (800a958 <vTaskStartScheduler+0xcc>)
 800a910:	2200      	movs	r2, #0
 800a912:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a914:	f001 fbd4 	bl	800c0c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a918:	e00f      	b.n	800a93a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a920:	d10b      	bne.n	800a93a <vTaskStartScheduler+0xae>
	__asm volatile
 800a922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a926:	f383 8811 	msr	BASEPRI, r3
 800a92a:	f3bf 8f6f 	isb	sy
 800a92e:	f3bf 8f4f 	dsb	sy
 800a932:	60fb      	str	r3, [r7, #12]
}
 800a934:	bf00      	nop
 800a936:	bf00      	nop
 800a938:	e7fd      	b.n	800a936 <vTaskStartScheduler+0xaa>
}
 800a93a:	bf00      	nop
 800a93c:	3718      	adds	r7, #24
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	0800d9d4 	.word	0x0800d9d4
 800a948:	0800af7d 	.word	0x0800af7d
 800a94c:	24000f24 	.word	0x24000f24
 800a950:	24000f20 	.word	0x24000f20
 800a954:	24000f0c 	.word	0x24000f0c
 800a958:	24000f04 	.word	0x24000f04

0800a95c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a95c:	b480      	push	{r7}
 800a95e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a960:	4b04      	ldr	r3, [pc, #16]	@ (800a974 <vTaskSuspendAll+0x18>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	3301      	adds	r3, #1
 800a966:	4a03      	ldr	r2, [pc, #12]	@ (800a974 <vTaskSuspendAll+0x18>)
 800a968:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a96a:	bf00      	nop
 800a96c:	46bd      	mov	sp, r7
 800a96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a972:	4770      	bx	lr
 800a974:	24000f28 	.word	0x24000f28

0800a978 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b084      	sub	sp, #16
 800a97c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a97e:	2300      	movs	r3, #0
 800a980:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a982:	2300      	movs	r3, #0
 800a984:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a986:	4b42      	ldr	r3, [pc, #264]	@ (800aa90 <xTaskResumeAll+0x118>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d10b      	bne.n	800a9a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800a98e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a992:	f383 8811 	msr	BASEPRI, r3
 800a996:	f3bf 8f6f 	isb	sy
 800a99a:	f3bf 8f4f 	dsb	sy
 800a99e:	603b      	str	r3, [r7, #0]
}
 800a9a0:	bf00      	nop
 800a9a2:	bf00      	nop
 800a9a4:	e7fd      	b.n	800a9a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a9a6:	f001 fc2f 	bl	800c208 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a9aa:	4b39      	ldr	r3, [pc, #228]	@ (800aa90 <xTaskResumeAll+0x118>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	3b01      	subs	r3, #1
 800a9b0:	4a37      	ldr	r2, [pc, #220]	@ (800aa90 <xTaskResumeAll+0x118>)
 800a9b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9b4:	4b36      	ldr	r3, [pc, #216]	@ (800aa90 <xTaskResumeAll+0x118>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d162      	bne.n	800aa82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a9bc:	4b35      	ldr	r3, [pc, #212]	@ (800aa94 <xTaskResumeAll+0x11c>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d05e      	beq.n	800aa82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a9c4:	e02f      	b.n	800aa26 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9c6:	4b34      	ldr	r3, [pc, #208]	@ (800aa98 <xTaskResumeAll+0x120>)
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	68db      	ldr	r3, [r3, #12]
 800a9cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	3318      	adds	r3, #24
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f7fe fe3e 	bl	8009654 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	3304      	adds	r3, #4
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f7fe fe39 	bl	8009654 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9e6:	4b2d      	ldr	r3, [pc, #180]	@ (800aa9c <xTaskResumeAll+0x124>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d903      	bls.n	800a9f6 <xTaskResumeAll+0x7e>
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9f2:	4a2a      	ldr	r2, [pc, #168]	@ (800aa9c <xTaskResumeAll+0x124>)
 800a9f4:	6013      	str	r3, [r2, #0]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9fa:	4613      	mov	r3, r2
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	4413      	add	r3, r2
 800aa00:	009b      	lsls	r3, r3, #2
 800aa02:	4a27      	ldr	r2, [pc, #156]	@ (800aaa0 <xTaskResumeAll+0x128>)
 800aa04:	441a      	add	r2, r3
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	3304      	adds	r3, #4
 800aa0a:	4619      	mov	r1, r3
 800aa0c:	4610      	mov	r0, r2
 800aa0e:	f7fe fdc4 	bl	800959a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa16:	4b23      	ldr	r3, [pc, #140]	@ (800aaa4 <xTaskResumeAll+0x12c>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d302      	bcc.n	800aa26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800aa20:	4b21      	ldr	r3, [pc, #132]	@ (800aaa8 <xTaskResumeAll+0x130>)
 800aa22:	2201      	movs	r2, #1
 800aa24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa26:	4b1c      	ldr	r3, [pc, #112]	@ (800aa98 <xTaskResumeAll+0x120>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1cb      	bne.n	800a9c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d001      	beq.n	800aa38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aa34:	f000 fb58 	bl	800b0e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aa38:	4b1c      	ldr	r3, [pc, #112]	@ (800aaac <xTaskResumeAll+0x134>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d010      	beq.n	800aa66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aa44:	f000 f846 	bl	800aad4 <xTaskIncrementTick>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d002      	beq.n	800aa54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800aa4e:	4b16      	ldr	r3, [pc, #88]	@ (800aaa8 <xTaskResumeAll+0x130>)
 800aa50:	2201      	movs	r2, #1
 800aa52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	3b01      	subs	r3, #1
 800aa58:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d1f1      	bne.n	800aa44 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800aa60:	4b12      	ldr	r3, [pc, #72]	@ (800aaac <xTaskResumeAll+0x134>)
 800aa62:	2200      	movs	r2, #0
 800aa64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aa66:	4b10      	ldr	r3, [pc, #64]	@ (800aaa8 <xTaskResumeAll+0x130>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d009      	beq.n	800aa82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aa72:	4b0f      	ldr	r3, [pc, #60]	@ (800aab0 <xTaskResumeAll+0x138>)
 800aa74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa78:	601a      	str	r2, [r3, #0]
 800aa7a:	f3bf 8f4f 	dsb	sy
 800aa7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa82:	f001 fbf3 	bl	800c26c <vPortExitCritical>

	return xAlreadyYielded;
 800aa86:	68bb      	ldr	r3, [r7, #8]
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3710      	adds	r7, #16
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}
 800aa90:	24000f28 	.word	0x24000f28
 800aa94:	24000f00 	.word	0x24000f00
 800aa98:	24000ec0 	.word	0x24000ec0
 800aa9c:	24000f08 	.word	0x24000f08
 800aaa0:	24000a30 	.word	0x24000a30
 800aaa4:	24000a2c 	.word	0x24000a2c
 800aaa8:	24000f14 	.word	0x24000f14
 800aaac:	24000f10 	.word	0x24000f10
 800aab0:	e000ed04 	.word	0xe000ed04

0800aab4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800aaba:	4b05      	ldr	r3, [pc, #20]	@ (800aad0 <xTaskGetTickCount+0x1c>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aac0:	687b      	ldr	r3, [r7, #4]
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	370c      	adds	r7, #12
 800aac6:	46bd      	mov	sp, r7
 800aac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aacc:	4770      	bx	lr
 800aace:	bf00      	nop
 800aad0:	24000f04 	.word	0x24000f04

0800aad4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b086      	sub	sp, #24
 800aad8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aada:	2300      	movs	r3, #0
 800aadc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aade:	4b4f      	ldr	r3, [pc, #316]	@ (800ac1c <xTaskIncrementTick+0x148>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	f040 8090 	bne.w	800ac08 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aae8:	4b4d      	ldr	r3, [pc, #308]	@ (800ac20 <xTaskIncrementTick+0x14c>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	3301      	adds	r3, #1
 800aaee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aaf0:	4a4b      	ldr	r2, [pc, #300]	@ (800ac20 <xTaskIncrementTick+0x14c>)
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d121      	bne.n	800ab40 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aafc:	4b49      	ldr	r3, [pc, #292]	@ (800ac24 <xTaskIncrementTick+0x150>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d00b      	beq.n	800ab1e <xTaskIncrementTick+0x4a>
	__asm volatile
 800ab06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab0a:	f383 8811 	msr	BASEPRI, r3
 800ab0e:	f3bf 8f6f 	isb	sy
 800ab12:	f3bf 8f4f 	dsb	sy
 800ab16:	603b      	str	r3, [r7, #0]
}
 800ab18:	bf00      	nop
 800ab1a:	bf00      	nop
 800ab1c:	e7fd      	b.n	800ab1a <xTaskIncrementTick+0x46>
 800ab1e:	4b41      	ldr	r3, [pc, #260]	@ (800ac24 <xTaskIncrementTick+0x150>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	60fb      	str	r3, [r7, #12]
 800ab24:	4b40      	ldr	r3, [pc, #256]	@ (800ac28 <xTaskIncrementTick+0x154>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	4a3e      	ldr	r2, [pc, #248]	@ (800ac24 <xTaskIncrementTick+0x150>)
 800ab2a:	6013      	str	r3, [r2, #0]
 800ab2c:	4a3e      	ldr	r2, [pc, #248]	@ (800ac28 <xTaskIncrementTick+0x154>)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	6013      	str	r3, [r2, #0]
 800ab32:	4b3e      	ldr	r3, [pc, #248]	@ (800ac2c <xTaskIncrementTick+0x158>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3301      	adds	r3, #1
 800ab38:	4a3c      	ldr	r2, [pc, #240]	@ (800ac2c <xTaskIncrementTick+0x158>)
 800ab3a:	6013      	str	r3, [r2, #0]
 800ab3c:	f000 fad4 	bl	800b0e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ab40:	4b3b      	ldr	r3, [pc, #236]	@ (800ac30 <xTaskIncrementTick+0x15c>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	693a      	ldr	r2, [r7, #16]
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d349      	bcc.n	800abde <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab4a:	4b36      	ldr	r3, [pc, #216]	@ (800ac24 <xTaskIncrementTick+0x150>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d104      	bne.n	800ab5e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab54:	4b36      	ldr	r3, [pc, #216]	@ (800ac30 <xTaskIncrementTick+0x15c>)
 800ab56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ab5a:	601a      	str	r2, [r3, #0]
					break;
 800ab5c:	e03f      	b.n	800abde <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab5e:	4b31      	ldr	r3, [pc, #196]	@ (800ac24 <xTaskIncrementTick+0x150>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	68db      	ldr	r3, [r3, #12]
 800ab64:	68db      	ldr	r3, [r3, #12]
 800ab66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	685b      	ldr	r3, [r3, #4]
 800ab6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ab6e:	693a      	ldr	r2, [r7, #16]
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	429a      	cmp	r2, r3
 800ab74:	d203      	bcs.n	800ab7e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ab76:	4a2e      	ldr	r2, [pc, #184]	@ (800ac30 <xTaskIncrementTick+0x15c>)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ab7c:	e02f      	b.n	800abde <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	3304      	adds	r3, #4
 800ab82:	4618      	mov	r0, r3
 800ab84:	f7fe fd66 	bl	8009654 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d004      	beq.n	800ab9a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	3318      	adds	r3, #24
 800ab94:	4618      	mov	r0, r3
 800ab96:	f7fe fd5d 	bl	8009654 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab9e:	4b25      	ldr	r3, [pc, #148]	@ (800ac34 <xTaskIncrementTick+0x160>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	429a      	cmp	r2, r3
 800aba4:	d903      	bls.n	800abae <xTaskIncrementTick+0xda>
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abaa:	4a22      	ldr	r2, [pc, #136]	@ (800ac34 <xTaskIncrementTick+0x160>)
 800abac:	6013      	str	r3, [r2, #0]
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abb2:	4613      	mov	r3, r2
 800abb4:	009b      	lsls	r3, r3, #2
 800abb6:	4413      	add	r3, r2
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	4a1f      	ldr	r2, [pc, #124]	@ (800ac38 <xTaskIncrementTick+0x164>)
 800abbc:	441a      	add	r2, r3
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	3304      	adds	r3, #4
 800abc2:	4619      	mov	r1, r3
 800abc4:	4610      	mov	r0, r2
 800abc6:	f7fe fce8 	bl	800959a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abce:	4b1b      	ldr	r3, [pc, #108]	@ (800ac3c <xTaskIncrementTick+0x168>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d3b8      	bcc.n	800ab4a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800abd8:	2301      	movs	r3, #1
 800abda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abdc:	e7b5      	b.n	800ab4a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800abde:	4b17      	ldr	r3, [pc, #92]	@ (800ac3c <xTaskIncrementTick+0x168>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abe4:	4914      	ldr	r1, [pc, #80]	@ (800ac38 <xTaskIncrementTick+0x164>)
 800abe6:	4613      	mov	r3, r2
 800abe8:	009b      	lsls	r3, r3, #2
 800abea:	4413      	add	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	440b      	add	r3, r1
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2b01      	cmp	r3, #1
 800abf4:	d901      	bls.n	800abfa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800abf6:	2301      	movs	r3, #1
 800abf8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800abfa:	4b11      	ldr	r3, [pc, #68]	@ (800ac40 <xTaskIncrementTick+0x16c>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d007      	beq.n	800ac12 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ac02:	2301      	movs	r3, #1
 800ac04:	617b      	str	r3, [r7, #20]
 800ac06:	e004      	b.n	800ac12 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ac08:	4b0e      	ldr	r3, [pc, #56]	@ (800ac44 <xTaskIncrementTick+0x170>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	4a0d      	ldr	r2, [pc, #52]	@ (800ac44 <xTaskIncrementTick+0x170>)
 800ac10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ac12:	697b      	ldr	r3, [r7, #20]
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3718      	adds	r7, #24
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	24000f28 	.word	0x24000f28
 800ac20:	24000f04 	.word	0x24000f04
 800ac24:	24000eb8 	.word	0x24000eb8
 800ac28:	24000ebc 	.word	0x24000ebc
 800ac2c:	24000f18 	.word	0x24000f18
 800ac30:	24000f20 	.word	0x24000f20
 800ac34:	24000f08 	.word	0x24000f08
 800ac38:	24000a30 	.word	0x24000a30
 800ac3c:	24000a2c 	.word	0x24000a2c
 800ac40:	24000f14 	.word	0x24000f14
 800ac44:	24000f10 	.word	0x24000f10

0800ac48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b085      	sub	sp, #20
 800ac4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ac4e:	4b28      	ldr	r3, [pc, #160]	@ (800acf0 <vTaskSwitchContext+0xa8>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d003      	beq.n	800ac5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ac56:	4b27      	ldr	r3, [pc, #156]	@ (800acf4 <vTaskSwitchContext+0xac>)
 800ac58:	2201      	movs	r2, #1
 800ac5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ac5c:	e042      	b.n	800ace4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800ac5e:	4b25      	ldr	r3, [pc, #148]	@ (800acf4 <vTaskSwitchContext+0xac>)
 800ac60:	2200      	movs	r2, #0
 800ac62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac64:	4b24      	ldr	r3, [pc, #144]	@ (800acf8 <vTaskSwitchContext+0xb0>)
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	60fb      	str	r3, [r7, #12]
 800ac6a:	e011      	b.n	800ac90 <vTaskSwitchContext+0x48>
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d10b      	bne.n	800ac8a <vTaskSwitchContext+0x42>
	__asm volatile
 800ac72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac76:	f383 8811 	msr	BASEPRI, r3
 800ac7a:	f3bf 8f6f 	isb	sy
 800ac7e:	f3bf 8f4f 	dsb	sy
 800ac82:	607b      	str	r3, [r7, #4]
}
 800ac84:	bf00      	nop
 800ac86:	bf00      	nop
 800ac88:	e7fd      	b.n	800ac86 <vTaskSwitchContext+0x3e>
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	3b01      	subs	r3, #1
 800ac8e:	60fb      	str	r3, [r7, #12]
 800ac90:	491a      	ldr	r1, [pc, #104]	@ (800acfc <vTaskSwitchContext+0xb4>)
 800ac92:	68fa      	ldr	r2, [r7, #12]
 800ac94:	4613      	mov	r3, r2
 800ac96:	009b      	lsls	r3, r3, #2
 800ac98:	4413      	add	r3, r2
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	440b      	add	r3, r1
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d0e3      	beq.n	800ac6c <vTaskSwitchContext+0x24>
 800aca4:	68fa      	ldr	r2, [r7, #12]
 800aca6:	4613      	mov	r3, r2
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	4413      	add	r3, r2
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	4a13      	ldr	r2, [pc, #76]	@ (800acfc <vTaskSwitchContext+0xb4>)
 800acb0:	4413      	add	r3, r2
 800acb2:	60bb      	str	r3, [r7, #8]
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	685a      	ldr	r2, [r3, #4]
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	605a      	str	r2, [r3, #4]
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	685a      	ldr	r2, [r3, #4]
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	3308      	adds	r3, #8
 800acc6:	429a      	cmp	r2, r3
 800acc8:	d104      	bne.n	800acd4 <vTaskSwitchContext+0x8c>
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	685a      	ldr	r2, [r3, #4]
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	605a      	str	r2, [r3, #4]
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	68db      	ldr	r3, [r3, #12]
 800acda:	4a09      	ldr	r2, [pc, #36]	@ (800ad00 <vTaskSwitchContext+0xb8>)
 800acdc:	6013      	str	r3, [r2, #0]
 800acde:	4a06      	ldr	r2, [pc, #24]	@ (800acf8 <vTaskSwitchContext+0xb0>)
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	6013      	str	r3, [r2, #0]
}
 800ace4:	bf00      	nop
 800ace6:	3714      	adds	r7, #20
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr
 800acf0:	24000f28 	.word	0x24000f28
 800acf4:	24000f14 	.word	0x24000f14
 800acf8:	24000f08 	.word	0x24000f08
 800acfc:	24000a30 	.word	0x24000a30
 800ad00:	24000a2c 	.word	0x24000a2c

0800ad04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d10b      	bne.n	800ad2c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ad14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad18:	f383 8811 	msr	BASEPRI, r3
 800ad1c:	f3bf 8f6f 	isb	sy
 800ad20:	f3bf 8f4f 	dsb	sy
 800ad24:	60fb      	str	r3, [r7, #12]
}
 800ad26:	bf00      	nop
 800ad28:	bf00      	nop
 800ad2a:	e7fd      	b.n	800ad28 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ad2c:	4b07      	ldr	r3, [pc, #28]	@ (800ad4c <vTaskPlaceOnEventList+0x48>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	3318      	adds	r3, #24
 800ad32:	4619      	mov	r1, r3
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f7fe fc54 	bl	80095e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ad3a:	2101      	movs	r1, #1
 800ad3c:	6838      	ldr	r0, [r7, #0]
 800ad3e:	f000 fd85 	bl	800b84c <prvAddCurrentTaskToDelayedList>
}
 800ad42:	bf00      	nop
 800ad44:	3710      	adds	r7, #16
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	24000a2c 	.word	0x24000a2c

0800ad50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b086      	sub	sp, #24
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	60f8      	str	r0, [r7, #12]
 800ad58:	60b9      	str	r1, [r7, #8]
 800ad5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d10b      	bne.n	800ad7a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ad62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad66:	f383 8811 	msr	BASEPRI, r3
 800ad6a:	f3bf 8f6f 	isb	sy
 800ad6e:	f3bf 8f4f 	dsb	sy
 800ad72:	617b      	str	r3, [r7, #20]
}
 800ad74:	bf00      	nop
 800ad76:	bf00      	nop
 800ad78:	e7fd      	b.n	800ad76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ad7a:	4b0a      	ldr	r3, [pc, #40]	@ (800ada4 <vTaskPlaceOnEventListRestricted+0x54>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	3318      	adds	r3, #24
 800ad80:	4619      	mov	r1, r3
 800ad82:	68f8      	ldr	r0, [r7, #12]
 800ad84:	f7fe fc09 	bl	800959a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d002      	beq.n	800ad94 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ad8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad92:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ad94:	6879      	ldr	r1, [r7, #4]
 800ad96:	68b8      	ldr	r0, [r7, #8]
 800ad98:	f000 fd58 	bl	800b84c <prvAddCurrentTaskToDelayedList>
	}
 800ad9c:	bf00      	nop
 800ad9e:	3718      	adds	r7, #24
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}
 800ada4:	24000a2c 	.word	0x24000a2c

0800ada8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b086      	sub	sp, #24
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	68db      	ldr	r3, [r3, #12]
 800adb4:	68db      	ldr	r3, [r3, #12]
 800adb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d10b      	bne.n	800add6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800adbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc2:	f383 8811 	msr	BASEPRI, r3
 800adc6:	f3bf 8f6f 	isb	sy
 800adca:	f3bf 8f4f 	dsb	sy
 800adce:	60fb      	str	r3, [r7, #12]
}
 800add0:	bf00      	nop
 800add2:	bf00      	nop
 800add4:	e7fd      	b.n	800add2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	3318      	adds	r3, #24
 800adda:	4618      	mov	r0, r3
 800addc:	f7fe fc3a 	bl	8009654 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ade0:	4b1d      	ldr	r3, [pc, #116]	@ (800ae58 <xTaskRemoveFromEventList+0xb0>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d11d      	bne.n	800ae24 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	3304      	adds	r3, #4
 800adec:	4618      	mov	r0, r3
 800adee:	f7fe fc31 	bl	8009654 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adf6:	4b19      	ldr	r3, [pc, #100]	@ (800ae5c <xTaskRemoveFromEventList+0xb4>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	429a      	cmp	r2, r3
 800adfc:	d903      	bls.n	800ae06 <xTaskRemoveFromEventList+0x5e>
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae02:	4a16      	ldr	r2, [pc, #88]	@ (800ae5c <xTaskRemoveFromEventList+0xb4>)
 800ae04:	6013      	str	r3, [r2, #0]
 800ae06:	693b      	ldr	r3, [r7, #16]
 800ae08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae0a:	4613      	mov	r3, r2
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	4413      	add	r3, r2
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	4a13      	ldr	r2, [pc, #76]	@ (800ae60 <xTaskRemoveFromEventList+0xb8>)
 800ae14:	441a      	add	r2, r3
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	3304      	adds	r3, #4
 800ae1a:	4619      	mov	r1, r3
 800ae1c:	4610      	mov	r0, r2
 800ae1e:	f7fe fbbc 	bl	800959a <vListInsertEnd>
 800ae22:	e005      	b.n	800ae30 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	3318      	adds	r3, #24
 800ae28:	4619      	mov	r1, r3
 800ae2a:	480e      	ldr	r0, [pc, #56]	@ (800ae64 <xTaskRemoveFromEventList+0xbc>)
 800ae2c:	f7fe fbb5 	bl	800959a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ae30:	693b      	ldr	r3, [r7, #16]
 800ae32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae34:	4b0c      	ldr	r3, [pc, #48]	@ (800ae68 <xTaskRemoveFromEventList+0xc0>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae3a:	429a      	cmp	r2, r3
 800ae3c:	d905      	bls.n	800ae4a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ae42:	4b0a      	ldr	r3, [pc, #40]	@ (800ae6c <xTaskRemoveFromEventList+0xc4>)
 800ae44:	2201      	movs	r2, #1
 800ae46:	601a      	str	r2, [r3, #0]
 800ae48:	e001      	b.n	800ae4e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ae4e:	697b      	ldr	r3, [r7, #20]
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3718      	adds	r7, #24
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}
 800ae58:	24000f28 	.word	0x24000f28
 800ae5c:	24000f08 	.word	0x24000f08
 800ae60:	24000a30 	.word	0x24000a30
 800ae64:	24000ec0 	.word	0x24000ec0
 800ae68:	24000a2c 	.word	0x24000a2c
 800ae6c:	24000f14 	.word	0x24000f14

0800ae70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ae70:	b480      	push	{r7}
 800ae72:	b083      	sub	sp, #12
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ae78:	4b06      	ldr	r3, [pc, #24]	@ (800ae94 <vTaskInternalSetTimeOutState+0x24>)
 800ae7a:	681a      	ldr	r2, [r3, #0]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ae80:	4b05      	ldr	r3, [pc, #20]	@ (800ae98 <vTaskInternalSetTimeOutState+0x28>)
 800ae82:	681a      	ldr	r2, [r3, #0]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	605a      	str	r2, [r3, #4]
}
 800ae88:	bf00      	nop
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr
 800ae94:	24000f18 	.word	0x24000f18
 800ae98:	24000f04 	.word	0x24000f04

0800ae9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b088      	sub	sp, #32
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
 800aea4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d10b      	bne.n	800aec4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800aeac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb0:	f383 8811 	msr	BASEPRI, r3
 800aeb4:	f3bf 8f6f 	isb	sy
 800aeb8:	f3bf 8f4f 	dsb	sy
 800aebc:	613b      	str	r3, [r7, #16]
}
 800aebe:	bf00      	nop
 800aec0:	bf00      	nop
 800aec2:	e7fd      	b.n	800aec0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d10b      	bne.n	800aee2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800aeca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aece:	f383 8811 	msr	BASEPRI, r3
 800aed2:	f3bf 8f6f 	isb	sy
 800aed6:	f3bf 8f4f 	dsb	sy
 800aeda:	60fb      	str	r3, [r7, #12]
}
 800aedc:	bf00      	nop
 800aede:	bf00      	nop
 800aee0:	e7fd      	b.n	800aede <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800aee2:	f001 f991 	bl	800c208 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800aee6:	4b1d      	ldr	r3, [pc, #116]	@ (800af5c <xTaskCheckForTimeOut+0xc0>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	685b      	ldr	r3, [r3, #4]
 800aef0:	69ba      	ldr	r2, [r7, #24]
 800aef2:	1ad3      	subs	r3, r2, r3
 800aef4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aefe:	d102      	bne.n	800af06 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800af00:	2300      	movs	r3, #0
 800af02:	61fb      	str	r3, [r7, #28]
 800af04:	e023      	b.n	800af4e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681a      	ldr	r2, [r3, #0]
 800af0a:	4b15      	ldr	r3, [pc, #84]	@ (800af60 <xTaskCheckForTimeOut+0xc4>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	429a      	cmp	r2, r3
 800af10:	d007      	beq.n	800af22 <xTaskCheckForTimeOut+0x86>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	69ba      	ldr	r2, [r7, #24]
 800af18:	429a      	cmp	r2, r3
 800af1a:	d302      	bcc.n	800af22 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800af1c:	2301      	movs	r3, #1
 800af1e:	61fb      	str	r3, [r7, #28]
 800af20:	e015      	b.n	800af4e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	697a      	ldr	r2, [r7, #20]
 800af28:	429a      	cmp	r2, r3
 800af2a:	d20b      	bcs.n	800af44 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	681a      	ldr	r2, [r3, #0]
 800af30:	697b      	ldr	r3, [r7, #20]
 800af32:	1ad2      	subs	r2, r2, r3
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f7ff ff99 	bl	800ae70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800af3e:	2300      	movs	r3, #0
 800af40:	61fb      	str	r3, [r7, #28]
 800af42:	e004      	b.n	800af4e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	2200      	movs	r2, #0
 800af48:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800af4a:	2301      	movs	r3, #1
 800af4c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800af4e:	f001 f98d 	bl	800c26c <vPortExitCritical>

	return xReturn;
 800af52:	69fb      	ldr	r3, [r7, #28]
}
 800af54:	4618      	mov	r0, r3
 800af56:	3720      	adds	r7, #32
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}
 800af5c:	24000f04 	.word	0x24000f04
 800af60:	24000f18 	.word	0x24000f18

0800af64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800af64:	b480      	push	{r7}
 800af66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800af68:	4b03      	ldr	r3, [pc, #12]	@ (800af78 <vTaskMissedYield+0x14>)
 800af6a:	2201      	movs	r2, #1
 800af6c:	601a      	str	r2, [r3, #0]
}
 800af6e:	bf00      	nop
 800af70:	46bd      	mov	sp, r7
 800af72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af76:	4770      	bx	lr
 800af78:	24000f14 	.word	0x24000f14

0800af7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b082      	sub	sp, #8
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800af84:	f000 f852 	bl	800b02c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800af88:	4b06      	ldr	r3, [pc, #24]	@ (800afa4 <prvIdleTask+0x28>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	d9f9      	bls.n	800af84 <prvIdleTask+0x8>
			{
				taskYIELD();
 800af90:	4b05      	ldr	r3, [pc, #20]	@ (800afa8 <prvIdleTask+0x2c>)
 800af92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af96:	601a      	str	r2, [r3, #0]
 800af98:	f3bf 8f4f 	dsb	sy
 800af9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800afa0:	e7f0      	b.n	800af84 <prvIdleTask+0x8>
 800afa2:	bf00      	nop
 800afa4:	24000a30 	.word	0x24000a30
 800afa8:	e000ed04 	.word	0xe000ed04

0800afac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b082      	sub	sp, #8
 800afb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800afb2:	2300      	movs	r3, #0
 800afb4:	607b      	str	r3, [r7, #4]
 800afb6:	e00c      	b.n	800afd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	4613      	mov	r3, r2
 800afbc:	009b      	lsls	r3, r3, #2
 800afbe:	4413      	add	r3, r2
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	4a12      	ldr	r2, [pc, #72]	@ (800b00c <prvInitialiseTaskLists+0x60>)
 800afc4:	4413      	add	r3, r2
 800afc6:	4618      	mov	r0, r3
 800afc8:	f7fe faba 	bl	8009540 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	3301      	adds	r3, #1
 800afd0:	607b      	str	r3, [r7, #4]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2b37      	cmp	r3, #55	@ 0x37
 800afd6:	d9ef      	bls.n	800afb8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800afd8:	480d      	ldr	r0, [pc, #52]	@ (800b010 <prvInitialiseTaskLists+0x64>)
 800afda:	f7fe fab1 	bl	8009540 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800afde:	480d      	ldr	r0, [pc, #52]	@ (800b014 <prvInitialiseTaskLists+0x68>)
 800afe0:	f7fe faae 	bl	8009540 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800afe4:	480c      	ldr	r0, [pc, #48]	@ (800b018 <prvInitialiseTaskLists+0x6c>)
 800afe6:	f7fe faab 	bl	8009540 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800afea:	480c      	ldr	r0, [pc, #48]	@ (800b01c <prvInitialiseTaskLists+0x70>)
 800afec:	f7fe faa8 	bl	8009540 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aff0:	480b      	ldr	r0, [pc, #44]	@ (800b020 <prvInitialiseTaskLists+0x74>)
 800aff2:	f7fe faa5 	bl	8009540 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aff6:	4b0b      	ldr	r3, [pc, #44]	@ (800b024 <prvInitialiseTaskLists+0x78>)
 800aff8:	4a05      	ldr	r2, [pc, #20]	@ (800b010 <prvInitialiseTaskLists+0x64>)
 800affa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800affc:	4b0a      	ldr	r3, [pc, #40]	@ (800b028 <prvInitialiseTaskLists+0x7c>)
 800affe:	4a05      	ldr	r2, [pc, #20]	@ (800b014 <prvInitialiseTaskLists+0x68>)
 800b000:	601a      	str	r2, [r3, #0]
}
 800b002:	bf00      	nop
 800b004:	3708      	adds	r7, #8
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
 800b00a:	bf00      	nop
 800b00c:	24000a30 	.word	0x24000a30
 800b010:	24000e90 	.word	0x24000e90
 800b014:	24000ea4 	.word	0x24000ea4
 800b018:	24000ec0 	.word	0x24000ec0
 800b01c:	24000ed4 	.word	0x24000ed4
 800b020:	24000eec 	.word	0x24000eec
 800b024:	24000eb8 	.word	0x24000eb8
 800b028:	24000ebc 	.word	0x24000ebc

0800b02c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b032:	e019      	b.n	800b068 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b034:	f001 f8e8 	bl	800c208 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b038:	4b10      	ldr	r3, [pc, #64]	@ (800b07c <prvCheckTasksWaitingTermination+0x50>)
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	68db      	ldr	r3, [r3, #12]
 800b03e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	3304      	adds	r3, #4
 800b044:	4618      	mov	r0, r3
 800b046:	f7fe fb05 	bl	8009654 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b04a:	4b0d      	ldr	r3, [pc, #52]	@ (800b080 <prvCheckTasksWaitingTermination+0x54>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	3b01      	subs	r3, #1
 800b050:	4a0b      	ldr	r2, [pc, #44]	@ (800b080 <prvCheckTasksWaitingTermination+0x54>)
 800b052:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b054:	4b0b      	ldr	r3, [pc, #44]	@ (800b084 <prvCheckTasksWaitingTermination+0x58>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	3b01      	subs	r3, #1
 800b05a:	4a0a      	ldr	r2, [pc, #40]	@ (800b084 <prvCheckTasksWaitingTermination+0x58>)
 800b05c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b05e:	f001 f905 	bl	800c26c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f000 f810 	bl	800b088 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b068:	4b06      	ldr	r3, [pc, #24]	@ (800b084 <prvCheckTasksWaitingTermination+0x58>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d1e1      	bne.n	800b034 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b070:	bf00      	nop
 800b072:	bf00      	nop
 800b074:	3708      	adds	r7, #8
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	24000ed4 	.word	0x24000ed4
 800b080:	24000f00 	.word	0x24000f00
 800b084:	24000ee8 	.word	0x24000ee8

0800b088 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b096:	2b00      	cmp	r3, #0
 800b098:	d108      	bne.n	800b0ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b09e:	4618      	mov	r0, r3
 800b0a0:	f001 faa2 	bl	800c5e8 <vPortFree>
				vPortFree( pxTCB );
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f001 fa9f 	bl	800c5e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b0aa:	e019      	b.n	800b0e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b0b2:	2b01      	cmp	r3, #1
 800b0b4:	d103      	bne.n	800b0be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f001 fa96 	bl	800c5e8 <vPortFree>
	}
 800b0bc:	e010      	b.n	800b0e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d00b      	beq.n	800b0e0 <prvDeleteTCB+0x58>
	__asm volatile
 800b0c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0cc:	f383 8811 	msr	BASEPRI, r3
 800b0d0:	f3bf 8f6f 	isb	sy
 800b0d4:	f3bf 8f4f 	dsb	sy
 800b0d8:	60fb      	str	r3, [r7, #12]
}
 800b0da:	bf00      	nop
 800b0dc:	bf00      	nop
 800b0de:	e7fd      	b.n	800b0dc <prvDeleteTCB+0x54>
	}
 800b0e0:	bf00      	nop
 800b0e2:	3710      	adds	r7, #16
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b083      	sub	sp, #12
 800b0ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0ee:	4b0c      	ldr	r3, [pc, #48]	@ (800b120 <prvResetNextTaskUnblockTime+0x38>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d104      	bne.n	800b102 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b0f8:	4b0a      	ldr	r3, [pc, #40]	@ (800b124 <prvResetNextTaskUnblockTime+0x3c>)
 800b0fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b0fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b100:	e008      	b.n	800b114 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b102:	4b07      	ldr	r3, [pc, #28]	@ (800b120 <prvResetNextTaskUnblockTime+0x38>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	68db      	ldr	r3, [r3, #12]
 800b108:	68db      	ldr	r3, [r3, #12]
 800b10a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	4a04      	ldr	r2, [pc, #16]	@ (800b124 <prvResetNextTaskUnblockTime+0x3c>)
 800b112:	6013      	str	r3, [r2, #0]
}
 800b114:	bf00      	nop
 800b116:	370c      	adds	r7, #12
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr
 800b120:	24000eb8 	.word	0x24000eb8
 800b124:	24000f20 	.word	0x24000f20

0800b128 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b128:	b480      	push	{r7}
 800b12a:	b083      	sub	sp, #12
 800b12c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b12e:	4b05      	ldr	r3, [pc, #20]	@ (800b144 <xTaskGetCurrentTaskHandle+0x1c>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b134:	687b      	ldr	r3, [r7, #4]
	}
 800b136:	4618      	mov	r0, r3
 800b138:	370c      	adds	r7, #12
 800b13a:	46bd      	mov	sp, r7
 800b13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b140:	4770      	bx	lr
 800b142:	bf00      	nop
 800b144:	24000a2c 	.word	0x24000a2c

0800b148 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b148:	b480      	push	{r7}
 800b14a:	b083      	sub	sp, #12
 800b14c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b14e:	4b0b      	ldr	r3, [pc, #44]	@ (800b17c <xTaskGetSchedulerState+0x34>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d102      	bne.n	800b15c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b156:	2301      	movs	r3, #1
 800b158:	607b      	str	r3, [r7, #4]
 800b15a:	e008      	b.n	800b16e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b15c:	4b08      	ldr	r3, [pc, #32]	@ (800b180 <xTaskGetSchedulerState+0x38>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d102      	bne.n	800b16a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b164:	2302      	movs	r3, #2
 800b166:	607b      	str	r3, [r7, #4]
 800b168:	e001      	b.n	800b16e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b16a:	2300      	movs	r3, #0
 800b16c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b16e:	687b      	ldr	r3, [r7, #4]
	}
 800b170:	4618      	mov	r0, r3
 800b172:	370c      	adds	r7, #12
 800b174:	46bd      	mov	sp, r7
 800b176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17a:	4770      	bx	lr
 800b17c:	24000f0c 	.word	0x24000f0c
 800b180:	24000f28 	.word	0x24000f28

0800b184 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b190:	2300      	movs	r3, #0
 800b192:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d051      	beq.n	800b23e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b19e:	4b2a      	ldr	r3, [pc, #168]	@ (800b248 <xTaskPriorityInherit+0xc4>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	d241      	bcs.n	800b22c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	699b      	ldr	r3, [r3, #24]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	db06      	blt.n	800b1be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1b0:	4b25      	ldr	r3, [pc, #148]	@ (800b248 <xTaskPriorityInherit+0xc4>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	6959      	ldr	r1, [r3, #20]
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1c6:	4613      	mov	r3, r2
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	4413      	add	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4a1f      	ldr	r2, [pc, #124]	@ (800b24c <xTaskPriorityInherit+0xc8>)
 800b1d0:	4413      	add	r3, r2
 800b1d2:	4299      	cmp	r1, r3
 800b1d4:	d122      	bne.n	800b21c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	3304      	adds	r3, #4
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f7fe fa3a 	bl	8009654 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b1e0:	4b19      	ldr	r3, [pc, #100]	@ (800b248 <xTaskPriorityInherit+0xc4>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1ee:	4b18      	ldr	r3, [pc, #96]	@ (800b250 <xTaskPriorityInherit+0xcc>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d903      	bls.n	800b1fe <xTaskPriorityInherit+0x7a>
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1fa:	4a15      	ldr	r2, [pc, #84]	@ (800b250 <xTaskPriorityInherit+0xcc>)
 800b1fc:	6013      	str	r3, [r2, #0]
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b202:	4613      	mov	r3, r2
 800b204:	009b      	lsls	r3, r3, #2
 800b206:	4413      	add	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	4a10      	ldr	r2, [pc, #64]	@ (800b24c <xTaskPriorityInherit+0xc8>)
 800b20c:	441a      	add	r2, r3
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	3304      	adds	r3, #4
 800b212:	4619      	mov	r1, r3
 800b214:	4610      	mov	r0, r2
 800b216:	f7fe f9c0 	bl	800959a <vListInsertEnd>
 800b21a:	e004      	b.n	800b226 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b21c:	4b0a      	ldr	r3, [pc, #40]	@ (800b248 <xTaskPriorityInherit+0xc4>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b226:	2301      	movs	r3, #1
 800b228:	60fb      	str	r3, [r7, #12]
 800b22a:	e008      	b.n	800b23e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b230:	4b05      	ldr	r3, [pc, #20]	@ (800b248 <xTaskPriorityInherit+0xc4>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b236:	429a      	cmp	r2, r3
 800b238:	d201      	bcs.n	800b23e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b23a:	2301      	movs	r3, #1
 800b23c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b23e:	68fb      	ldr	r3, [r7, #12]
	}
 800b240:	4618      	mov	r0, r3
 800b242:	3710      	adds	r7, #16
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	24000a2c 	.word	0x24000a2c
 800b24c:	24000a30 	.word	0x24000a30
 800b250:	24000f08 	.word	0x24000f08

0800b254 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b254:	b580      	push	{r7, lr}
 800b256:	b086      	sub	sp, #24
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b260:	2300      	movs	r3, #0
 800b262:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d058      	beq.n	800b31c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b26a:	4b2f      	ldr	r3, [pc, #188]	@ (800b328 <xTaskPriorityDisinherit+0xd4>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	693a      	ldr	r2, [r7, #16]
 800b270:	429a      	cmp	r2, r3
 800b272:	d00b      	beq.n	800b28c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b278:	f383 8811 	msr	BASEPRI, r3
 800b27c:	f3bf 8f6f 	isb	sy
 800b280:	f3bf 8f4f 	dsb	sy
 800b284:	60fb      	str	r3, [r7, #12]
}
 800b286:	bf00      	nop
 800b288:	bf00      	nop
 800b28a:	e7fd      	b.n	800b288 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b290:	2b00      	cmp	r3, #0
 800b292:	d10b      	bne.n	800b2ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b298:	f383 8811 	msr	BASEPRI, r3
 800b29c:	f3bf 8f6f 	isb	sy
 800b2a0:	f3bf 8f4f 	dsb	sy
 800b2a4:	60bb      	str	r3, [r7, #8]
}
 800b2a6:	bf00      	nop
 800b2a8:	bf00      	nop
 800b2aa:	e7fd      	b.n	800b2a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2b0:	1e5a      	subs	r2, r3, #1
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d02c      	beq.n	800b31c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d128      	bne.n	800b31c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	3304      	adds	r3, #4
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	f7fe f9c0 	bl	8009654 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2ec:	4b0f      	ldr	r3, [pc, #60]	@ (800b32c <xTaskPriorityDisinherit+0xd8>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	d903      	bls.n	800b2fc <xTaskPriorityDisinherit+0xa8>
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2f8:	4a0c      	ldr	r2, [pc, #48]	@ (800b32c <xTaskPriorityDisinherit+0xd8>)
 800b2fa:	6013      	str	r3, [r2, #0]
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b300:	4613      	mov	r3, r2
 800b302:	009b      	lsls	r3, r3, #2
 800b304:	4413      	add	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	4a09      	ldr	r2, [pc, #36]	@ (800b330 <xTaskPriorityDisinherit+0xdc>)
 800b30a:	441a      	add	r2, r3
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	3304      	adds	r3, #4
 800b310:	4619      	mov	r1, r3
 800b312:	4610      	mov	r0, r2
 800b314:	f7fe f941 	bl	800959a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b318:	2301      	movs	r3, #1
 800b31a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b31c:	697b      	ldr	r3, [r7, #20]
	}
 800b31e:	4618      	mov	r0, r3
 800b320:	3718      	adds	r7, #24
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop
 800b328:	24000a2c 	.word	0x24000a2c
 800b32c:	24000f08 	.word	0x24000f08
 800b330:	24000a30 	.word	0x24000a30

0800b334 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b334:	b580      	push	{r7, lr}
 800b336:	b088      	sub	sp, #32
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b342:	2301      	movs	r3, #1
 800b344:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d06c      	beq.n	800b426 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b34c:	69bb      	ldr	r3, [r7, #24]
 800b34e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b350:	2b00      	cmp	r3, #0
 800b352:	d10b      	bne.n	800b36c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b358:	f383 8811 	msr	BASEPRI, r3
 800b35c:	f3bf 8f6f 	isb	sy
 800b360:	f3bf 8f4f 	dsb	sy
 800b364:	60fb      	str	r3, [r7, #12]
}
 800b366:	bf00      	nop
 800b368:	bf00      	nop
 800b36a:	e7fd      	b.n	800b368 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b36c:	69bb      	ldr	r3, [r7, #24]
 800b36e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b370:	683a      	ldr	r2, [r7, #0]
 800b372:	429a      	cmp	r2, r3
 800b374:	d902      	bls.n	800b37c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	61fb      	str	r3, [r7, #28]
 800b37a:	e002      	b.n	800b382 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b37c:	69bb      	ldr	r3, [r7, #24]
 800b37e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b380:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b382:	69bb      	ldr	r3, [r7, #24]
 800b384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b386:	69fa      	ldr	r2, [r7, #28]
 800b388:	429a      	cmp	r2, r3
 800b38a:	d04c      	beq.n	800b426 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b38c:	69bb      	ldr	r3, [r7, #24]
 800b38e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b390:	697a      	ldr	r2, [r7, #20]
 800b392:	429a      	cmp	r2, r3
 800b394:	d147      	bne.n	800b426 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b396:	4b26      	ldr	r3, [pc, #152]	@ (800b430 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	69ba      	ldr	r2, [r7, #24]
 800b39c:	429a      	cmp	r2, r3
 800b39e:	d10b      	bne.n	800b3b8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b3a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a4:	f383 8811 	msr	BASEPRI, r3
 800b3a8:	f3bf 8f6f 	isb	sy
 800b3ac:	f3bf 8f4f 	dsb	sy
 800b3b0:	60bb      	str	r3, [r7, #8]
}
 800b3b2:	bf00      	nop
 800b3b4:	bf00      	nop
 800b3b6:	e7fd      	b.n	800b3b4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b3b8:	69bb      	ldr	r3, [r7, #24]
 800b3ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b3be:	69bb      	ldr	r3, [r7, #24]
 800b3c0:	69fa      	ldr	r2, [r7, #28]
 800b3c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b3c4:	69bb      	ldr	r3, [r7, #24]
 800b3c6:	699b      	ldr	r3, [r3, #24]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	db04      	blt.n	800b3d6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b3d2:	69bb      	ldr	r3, [r7, #24]
 800b3d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b3d6:	69bb      	ldr	r3, [r7, #24]
 800b3d8:	6959      	ldr	r1, [r3, #20]
 800b3da:	693a      	ldr	r2, [r7, #16]
 800b3dc:	4613      	mov	r3, r2
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	4413      	add	r3, r2
 800b3e2:	009b      	lsls	r3, r3, #2
 800b3e4:	4a13      	ldr	r2, [pc, #76]	@ (800b434 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b3e6:	4413      	add	r3, r2
 800b3e8:	4299      	cmp	r1, r3
 800b3ea:	d11c      	bne.n	800b426 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3ec:	69bb      	ldr	r3, [r7, #24]
 800b3ee:	3304      	adds	r3, #4
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f7fe f92f 	bl	8009654 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b3f6:	69bb      	ldr	r3, [r7, #24]
 800b3f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3fa:	4b0f      	ldr	r3, [pc, #60]	@ (800b438 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	429a      	cmp	r2, r3
 800b400:	d903      	bls.n	800b40a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b402:	69bb      	ldr	r3, [r7, #24]
 800b404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b406:	4a0c      	ldr	r2, [pc, #48]	@ (800b438 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b408:	6013      	str	r3, [r2, #0]
 800b40a:	69bb      	ldr	r3, [r7, #24]
 800b40c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b40e:	4613      	mov	r3, r2
 800b410:	009b      	lsls	r3, r3, #2
 800b412:	4413      	add	r3, r2
 800b414:	009b      	lsls	r3, r3, #2
 800b416:	4a07      	ldr	r2, [pc, #28]	@ (800b434 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b418:	441a      	add	r2, r3
 800b41a:	69bb      	ldr	r3, [r7, #24]
 800b41c:	3304      	adds	r3, #4
 800b41e:	4619      	mov	r1, r3
 800b420:	4610      	mov	r0, r2
 800b422:	f7fe f8ba 	bl	800959a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b426:	bf00      	nop
 800b428:	3720      	adds	r7, #32
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop
 800b430:	24000a2c 	.word	0x24000a2c
 800b434:	24000a30 	.word	0x24000a30
 800b438:	24000f08 	.word	0x24000f08

0800b43c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b43c:	b480      	push	{r7}
 800b43e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b440:	4b07      	ldr	r3, [pc, #28]	@ (800b460 <pvTaskIncrementMutexHeldCount+0x24>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d004      	beq.n	800b452 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b448:	4b05      	ldr	r3, [pc, #20]	@ (800b460 <pvTaskIncrementMutexHeldCount+0x24>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b44e:	3201      	adds	r2, #1
 800b450:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b452:	4b03      	ldr	r3, [pc, #12]	@ (800b460 <pvTaskIncrementMutexHeldCount+0x24>)
 800b454:	681b      	ldr	r3, [r3, #0]
	}
 800b456:	4618      	mov	r0, r3
 800b458:	46bd      	mov	sp, r7
 800b45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45e:	4770      	bx	lr
 800b460:	24000a2c 	.word	0x24000a2c

0800b464 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b464:	b580      	push	{r7, lr}
 800b466:	b086      	sub	sp, #24
 800b468:	af00      	add	r7, sp, #0
 800b46a:	60f8      	str	r0, [r7, #12]
 800b46c:	60b9      	str	r1, [r7, #8]
 800b46e:	607a      	str	r2, [r7, #4]
 800b470:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b472:	f000 fec9 	bl	800c208 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b476:	4b26      	ldr	r3, [pc, #152]	@ (800b510 <xTaskNotifyWait+0xac>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b47e:	b2db      	uxtb	r3, r3
 800b480:	2b02      	cmp	r3, #2
 800b482:	d01a      	beq.n	800b4ba <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b484:	4b22      	ldr	r3, [pc, #136]	@ (800b510 <xTaskNotifyWait+0xac>)
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b48a:	68fa      	ldr	r2, [r7, #12]
 800b48c:	43d2      	mvns	r2, r2
 800b48e:	400a      	ands	r2, r1
 800b490:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b492:	4b1f      	ldr	r3, [pc, #124]	@ (800b510 <xTaskNotifyWait+0xac>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	2201      	movs	r2, #1
 800b498:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d00b      	beq.n	800b4ba <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b4a2:	2101      	movs	r1, #1
 800b4a4:	6838      	ldr	r0, [r7, #0]
 800b4a6:	f000 f9d1 	bl	800b84c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b4aa:	4b1a      	ldr	r3, [pc, #104]	@ (800b514 <xTaskNotifyWait+0xb0>)
 800b4ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4b0:	601a      	str	r2, [r3, #0]
 800b4b2:	f3bf 8f4f 	dsb	sy
 800b4b6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b4ba:	f000 fed7 	bl	800c26c <vPortExitCritical>

		taskENTER_CRITICAL();
 800b4be:	f000 fea3 	bl	800c208 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d004      	beq.n	800b4d2 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b4c8:	4b11      	ldr	r3, [pc, #68]	@ (800b510 <xTaskNotifyWait+0xac>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b4d2:	4b0f      	ldr	r3, [pc, #60]	@ (800b510 <xTaskNotifyWait+0xac>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b4da:	b2db      	uxtb	r3, r3
 800b4dc:	2b02      	cmp	r3, #2
 800b4de:	d002      	beq.n	800b4e6 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	617b      	str	r3, [r7, #20]
 800b4e4:	e008      	b.n	800b4f8 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b4e6:	4b0a      	ldr	r3, [pc, #40]	@ (800b510 <xTaskNotifyWait+0xac>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b4ec:	68ba      	ldr	r2, [r7, #8]
 800b4ee:	43d2      	mvns	r2, r2
 800b4f0:	400a      	ands	r2, r1
 800b4f2:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b4f8:	4b05      	ldr	r3, [pc, #20]	@ (800b510 <xTaskNotifyWait+0xac>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 800b502:	f000 feb3 	bl	800c26c <vPortExitCritical>

		return xReturn;
 800b506:	697b      	ldr	r3, [r7, #20]
	}
 800b508:	4618      	mov	r0, r3
 800b50a:	3718      	adds	r7, #24
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}
 800b510:	24000a2c 	.word	0x24000a2c
 800b514:	e000ed04 	.word	0xe000ed04

0800b518 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b08a      	sub	sp, #40	@ 0x28
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	60f8      	str	r0, [r7, #12]
 800b520:	60b9      	str	r1, [r7, #8]
 800b522:	603b      	str	r3, [r7, #0]
 800b524:	4613      	mov	r3, r2
 800b526:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b528:	2301      	movs	r3, #1
 800b52a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d10b      	bne.n	800b54a <xTaskGenericNotify+0x32>
	__asm volatile
 800b532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b536:	f383 8811 	msr	BASEPRI, r3
 800b53a:	f3bf 8f6f 	isb	sy
 800b53e:	f3bf 8f4f 	dsb	sy
 800b542:	61bb      	str	r3, [r7, #24]
}
 800b544:	bf00      	nop
 800b546:	bf00      	nop
 800b548:	e7fd      	b.n	800b546 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b54e:	f000 fe5b 	bl	800c208 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d003      	beq.n	800b560 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b558:	6a3b      	ldr	r3, [r7, #32]
 800b55a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b560:	6a3b      	ldr	r3, [r7, #32]
 800b562:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b566:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b568:	6a3b      	ldr	r3, [r7, #32]
 800b56a:	2202      	movs	r2, #2
 800b56c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 800b570:	79fb      	ldrb	r3, [r7, #7]
 800b572:	2b04      	cmp	r3, #4
 800b574:	d827      	bhi.n	800b5c6 <xTaskGenericNotify+0xae>
 800b576:	a201      	add	r2, pc, #4	@ (adr r2, 800b57c <xTaskGenericNotify+0x64>)
 800b578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b57c:	0800b5e9 	.word	0x0800b5e9
 800b580:	0800b591 	.word	0x0800b591
 800b584:	0800b59f 	.word	0x0800b59f
 800b588:	0800b5ab 	.word	0x0800b5ab
 800b58c:	0800b5b3 	.word	0x0800b5b3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b590:	6a3b      	ldr	r3, [r7, #32]
 800b592:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	431a      	orrs	r2, r3
 800b598:	6a3b      	ldr	r3, [r7, #32]
 800b59a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800b59c:	e027      	b.n	800b5ee <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b59e:	6a3b      	ldr	r3, [r7, #32]
 800b5a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5a2:	1c5a      	adds	r2, r3, #1
 800b5a4:	6a3b      	ldr	r3, [r7, #32]
 800b5a6:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800b5a8:	e021      	b.n	800b5ee <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b5aa:	6a3b      	ldr	r3, [r7, #32]
 800b5ac:	68ba      	ldr	r2, [r7, #8]
 800b5ae:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800b5b0:	e01d      	b.n	800b5ee <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b5b2:	7ffb      	ldrb	r3, [r7, #31]
 800b5b4:	2b02      	cmp	r3, #2
 800b5b6:	d003      	beq.n	800b5c0 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b5b8:	6a3b      	ldr	r3, [r7, #32]
 800b5ba:	68ba      	ldr	r2, [r7, #8]
 800b5bc:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b5be:	e016      	b.n	800b5ee <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800b5c4:	e013      	b.n	800b5ee <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b5c6:	6a3b      	ldr	r3, [r7, #32]
 800b5c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b5ce:	d00d      	beq.n	800b5ec <xTaskGenericNotify+0xd4>
	__asm volatile
 800b5d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d4:	f383 8811 	msr	BASEPRI, r3
 800b5d8:	f3bf 8f6f 	isb	sy
 800b5dc:	f3bf 8f4f 	dsb	sy
 800b5e0:	617b      	str	r3, [r7, #20]
}
 800b5e2:	bf00      	nop
 800b5e4:	bf00      	nop
 800b5e6:	e7fd      	b.n	800b5e4 <xTaskGenericNotify+0xcc>
					break;
 800b5e8:	bf00      	nop
 800b5ea:	e000      	b.n	800b5ee <xTaskGenericNotify+0xd6>

					break;
 800b5ec:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b5ee:	7ffb      	ldrb	r3, [r7, #31]
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d13b      	bne.n	800b66c <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5f4:	6a3b      	ldr	r3, [r7, #32]
 800b5f6:	3304      	adds	r3, #4
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f7fe f82b 	bl	8009654 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b5fe:	6a3b      	ldr	r3, [r7, #32]
 800b600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b602:	4b1e      	ldr	r3, [pc, #120]	@ (800b67c <xTaskGenericNotify+0x164>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	429a      	cmp	r2, r3
 800b608:	d903      	bls.n	800b612 <xTaskGenericNotify+0xfa>
 800b60a:	6a3b      	ldr	r3, [r7, #32]
 800b60c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b60e:	4a1b      	ldr	r2, [pc, #108]	@ (800b67c <xTaskGenericNotify+0x164>)
 800b610:	6013      	str	r3, [r2, #0]
 800b612:	6a3b      	ldr	r3, [r7, #32]
 800b614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b616:	4613      	mov	r3, r2
 800b618:	009b      	lsls	r3, r3, #2
 800b61a:	4413      	add	r3, r2
 800b61c:	009b      	lsls	r3, r3, #2
 800b61e:	4a18      	ldr	r2, [pc, #96]	@ (800b680 <xTaskGenericNotify+0x168>)
 800b620:	441a      	add	r2, r3
 800b622:	6a3b      	ldr	r3, [r7, #32]
 800b624:	3304      	adds	r3, #4
 800b626:	4619      	mov	r1, r3
 800b628:	4610      	mov	r0, r2
 800b62a:	f7fd ffb6 	bl	800959a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b62e:	6a3b      	ldr	r3, [r7, #32]
 800b630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b632:	2b00      	cmp	r3, #0
 800b634:	d00b      	beq.n	800b64e <xTaskGenericNotify+0x136>
	__asm volatile
 800b636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b63a:	f383 8811 	msr	BASEPRI, r3
 800b63e:	f3bf 8f6f 	isb	sy
 800b642:	f3bf 8f4f 	dsb	sy
 800b646:	613b      	str	r3, [r7, #16]
}
 800b648:	bf00      	nop
 800b64a:	bf00      	nop
 800b64c:	e7fd      	b.n	800b64a <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b64e:	6a3b      	ldr	r3, [r7, #32]
 800b650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b652:	4b0c      	ldr	r3, [pc, #48]	@ (800b684 <xTaskGenericNotify+0x16c>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b658:	429a      	cmp	r2, r3
 800b65a:	d907      	bls.n	800b66c <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b65c:	4b0a      	ldr	r3, [pc, #40]	@ (800b688 <xTaskGenericNotify+0x170>)
 800b65e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b662:	601a      	str	r2, [r3, #0]
 800b664:	f3bf 8f4f 	dsb	sy
 800b668:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b66c:	f000 fdfe 	bl	800c26c <vPortExitCritical>

		return xReturn;
 800b670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800b672:	4618      	mov	r0, r3
 800b674:	3728      	adds	r7, #40	@ 0x28
 800b676:	46bd      	mov	sp, r7
 800b678:	bd80      	pop	{r7, pc}
 800b67a:	bf00      	nop
 800b67c:	24000f08 	.word	0x24000f08
 800b680:	24000a30 	.word	0x24000a30
 800b684:	24000a2c 	.word	0x24000a2c
 800b688:	e000ed04 	.word	0xe000ed04

0800b68c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b08e      	sub	sp, #56	@ 0x38
 800b690:	af00      	add	r7, sp, #0
 800b692:	60f8      	str	r0, [r7, #12]
 800b694:	60b9      	str	r1, [r7, #8]
 800b696:	603b      	str	r3, [r7, #0]
 800b698:	4613      	mov	r3, r2
 800b69a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800b69c:	2301      	movs	r3, #1
 800b69e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d10b      	bne.n	800b6be <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800b6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6aa:	f383 8811 	msr	BASEPRI, r3
 800b6ae:	f3bf 8f6f 	isb	sy
 800b6b2:	f3bf 8f4f 	dsb	sy
 800b6b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b6b8:	bf00      	nop
 800b6ba:	bf00      	nop
 800b6bc:	e7fd      	b.n	800b6ba <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6be:	f000 fe83 	bl	800c3c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800b6c6:	f3ef 8211 	mrs	r2, BASEPRI
 800b6ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ce:	f383 8811 	msr	BASEPRI, r3
 800b6d2:	f3bf 8f6f 	isb	sy
 800b6d6:	f3bf 8f4f 	dsb	sy
 800b6da:	623a      	str	r2, [r7, #32]
 800b6dc:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800b6de:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d003      	beq.n	800b6f0 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b6f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b6f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6fc:	2202      	movs	r2, #2
 800b6fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 800b702:	79fb      	ldrb	r3, [r7, #7]
 800b704:	2b04      	cmp	r3, #4
 800b706:	d829      	bhi.n	800b75c <xTaskGenericNotifyFromISR+0xd0>
 800b708:	a201      	add	r2, pc, #4	@ (adr r2, 800b710 <xTaskGenericNotifyFromISR+0x84>)
 800b70a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b70e:	bf00      	nop
 800b710:	0800b77f 	.word	0x0800b77f
 800b714:	0800b725 	.word	0x0800b725
 800b718:	0800b733 	.word	0x0800b733
 800b71c:	0800b73f 	.word	0x0800b73f
 800b720:	0800b747 	.word	0x0800b747
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b726:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	431a      	orrs	r2, r3
 800b72c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b72e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800b730:	e028      	b.n	800b784 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b736:	1c5a      	adds	r2, r3, #1
 800b738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b73a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800b73c:	e022      	b.n	800b784 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b740:	68ba      	ldr	r2, [r7, #8]
 800b742:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800b744:	e01e      	b.n	800b784 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b746:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b74a:	2b02      	cmp	r3, #2
 800b74c:	d003      	beq.n	800b756 <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b750:	68ba      	ldr	r2, [r7, #8]
 800b752:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b754:	e016      	b.n	800b784 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 800b756:	2300      	movs	r3, #0
 800b758:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800b75a:	e013      	b.n	800b784 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b75e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b760:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b764:	d00d      	beq.n	800b782 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 800b766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b76a:	f383 8811 	msr	BASEPRI, r3
 800b76e:	f3bf 8f6f 	isb	sy
 800b772:	f3bf 8f4f 	dsb	sy
 800b776:	61bb      	str	r3, [r7, #24]
}
 800b778:	bf00      	nop
 800b77a:	bf00      	nop
 800b77c:	e7fd      	b.n	800b77a <xTaskGenericNotifyFromISR+0xee>
					break;
 800b77e:	bf00      	nop
 800b780:	e000      	b.n	800b784 <xTaskGenericNotifyFromISR+0xf8>
					break;
 800b782:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b784:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d147      	bne.n	800b81c <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b78c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b78e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b790:	2b00      	cmp	r3, #0
 800b792:	d00b      	beq.n	800b7ac <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 800b794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b798:	f383 8811 	msr	BASEPRI, r3
 800b79c:	f3bf 8f6f 	isb	sy
 800b7a0:	f3bf 8f4f 	dsb	sy
 800b7a4:	617b      	str	r3, [r7, #20]
}
 800b7a6:	bf00      	nop
 800b7a8:	bf00      	nop
 800b7aa:	e7fd      	b.n	800b7a8 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7ac:	4b21      	ldr	r3, [pc, #132]	@ (800b834 <xTaskGenericNotifyFromISR+0x1a8>)
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d11d      	bne.n	800b7f0 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7b6:	3304      	adds	r3, #4
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7fd ff4b 	bl	8009654 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7c2:	4b1d      	ldr	r3, [pc, #116]	@ (800b838 <xTaskGenericNotifyFromISR+0x1ac>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	429a      	cmp	r2, r3
 800b7c8:	d903      	bls.n	800b7d2 <xTaskGenericNotifyFromISR+0x146>
 800b7ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ce:	4a1a      	ldr	r2, [pc, #104]	@ (800b838 <xTaskGenericNotifyFromISR+0x1ac>)
 800b7d0:	6013      	str	r3, [r2, #0]
 800b7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	009b      	lsls	r3, r3, #2
 800b7da:	4413      	add	r3, r2
 800b7dc:	009b      	lsls	r3, r3, #2
 800b7de:	4a17      	ldr	r2, [pc, #92]	@ (800b83c <xTaskGenericNotifyFromISR+0x1b0>)
 800b7e0:	441a      	add	r2, r3
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e4:	3304      	adds	r3, #4
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	4610      	mov	r0, r2
 800b7ea:	f7fd fed6 	bl	800959a <vListInsertEnd>
 800b7ee:	e005      	b.n	800b7fc <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7f2:	3318      	adds	r3, #24
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	4812      	ldr	r0, [pc, #72]	@ (800b840 <xTaskGenericNotifyFromISR+0x1b4>)
 800b7f8:	f7fd fecf 	bl	800959a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b800:	4b10      	ldr	r3, [pc, #64]	@ (800b844 <xTaskGenericNotifyFromISR+0x1b8>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b806:	429a      	cmp	r2, r3
 800b808:	d908      	bls.n	800b81c <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b80a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d002      	beq.n	800b816 <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b810:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b812:	2201      	movs	r2, #1
 800b814:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b816:	4b0c      	ldr	r3, [pc, #48]	@ (800b848 <xTaskGenericNotifyFromISR+0x1bc>)
 800b818:	2201      	movs	r2, #1
 800b81a:	601a      	str	r2, [r3, #0]
 800b81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b81e:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	f383 8811 	msr	BASEPRI, r3
}
 800b826:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800b828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3738      	adds	r7, #56	@ 0x38
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}
 800b832:	bf00      	nop
 800b834:	24000f28 	.word	0x24000f28
 800b838:	24000f08 	.word	0x24000f08
 800b83c:	24000a30 	.word	0x24000a30
 800b840:	24000ec0 	.word	0x24000ec0
 800b844:	24000a2c 	.word	0x24000a2c
 800b848:	24000f14 	.word	0x24000f14

0800b84c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b084      	sub	sp, #16
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
 800b854:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b856:	4b21      	ldr	r3, [pc, #132]	@ (800b8dc <prvAddCurrentTaskToDelayedList+0x90>)
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b85c:	4b20      	ldr	r3, [pc, #128]	@ (800b8e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	3304      	adds	r3, #4
 800b862:	4618      	mov	r0, r3
 800b864:	f7fd fef6 	bl	8009654 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b86e:	d10a      	bne.n	800b886 <prvAddCurrentTaskToDelayedList+0x3a>
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d007      	beq.n	800b886 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b876:	4b1a      	ldr	r3, [pc, #104]	@ (800b8e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	3304      	adds	r3, #4
 800b87c:	4619      	mov	r1, r3
 800b87e:	4819      	ldr	r0, [pc, #100]	@ (800b8e4 <prvAddCurrentTaskToDelayedList+0x98>)
 800b880:	f7fd fe8b 	bl	800959a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b884:	e026      	b.n	800b8d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b886:	68fa      	ldr	r2, [r7, #12]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	4413      	add	r3, r2
 800b88c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b88e:	4b14      	ldr	r3, [pc, #80]	@ (800b8e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	68ba      	ldr	r2, [r7, #8]
 800b894:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b896:	68ba      	ldr	r2, [r7, #8]
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d209      	bcs.n	800b8b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b89e:	4b12      	ldr	r3, [pc, #72]	@ (800b8e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b8a0:	681a      	ldr	r2, [r3, #0]
 800b8a2:	4b0f      	ldr	r3, [pc, #60]	@ (800b8e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	3304      	adds	r3, #4
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	4610      	mov	r0, r2
 800b8ac:	f7fd fe99 	bl	80095e2 <vListInsert>
}
 800b8b0:	e010      	b.n	800b8d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b8b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b8ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800b8b4:	681a      	ldr	r2, [r3, #0]
 800b8b6:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	3304      	adds	r3, #4
 800b8bc:	4619      	mov	r1, r3
 800b8be:	4610      	mov	r0, r2
 800b8c0:	f7fd fe8f 	bl	80095e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b8c4:	4b0a      	ldr	r3, [pc, #40]	@ (800b8f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	68ba      	ldr	r2, [r7, #8]
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	d202      	bcs.n	800b8d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b8ce:	4a08      	ldr	r2, [pc, #32]	@ (800b8f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	6013      	str	r3, [r2, #0]
}
 800b8d4:	bf00      	nop
 800b8d6:	3710      	adds	r7, #16
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}
 800b8dc:	24000f04 	.word	0x24000f04
 800b8e0:	24000a2c 	.word	0x24000a2c
 800b8e4:	24000eec 	.word	0x24000eec
 800b8e8:	24000ebc 	.word	0x24000ebc
 800b8ec:	24000eb8 	.word	0x24000eb8
 800b8f0:	24000f20 	.word	0x24000f20

0800b8f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b08a      	sub	sp, #40	@ 0x28
 800b8f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b8fe:	f000 fb13 	bl	800bf28 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b902:	4b1d      	ldr	r3, [pc, #116]	@ (800b978 <xTimerCreateTimerTask+0x84>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d021      	beq.n	800b94e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b90a:	2300      	movs	r3, #0
 800b90c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b90e:	2300      	movs	r3, #0
 800b910:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b912:	1d3a      	adds	r2, r7, #4
 800b914:	f107 0108 	add.w	r1, r7, #8
 800b918:	f107 030c 	add.w	r3, r7, #12
 800b91c:	4618      	mov	r0, r3
 800b91e:	f7fd fdf5 	bl	800950c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b922:	6879      	ldr	r1, [r7, #4]
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	68fa      	ldr	r2, [r7, #12]
 800b928:	9202      	str	r2, [sp, #8]
 800b92a:	9301      	str	r3, [sp, #4]
 800b92c:	2302      	movs	r3, #2
 800b92e:	9300      	str	r3, [sp, #0]
 800b930:	2300      	movs	r3, #0
 800b932:	460a      	mov	r2, r1
 800b934:	4911      	ldr	r1, [pc, #68]	@ (800b97c <xTimerCreateTimerTask+0x88>)
 800b936:	4812      	ldr	r0, [pc, #72]	@ (800b980 <xTimerCreateTimerTask+0x8c>)
 800b938:	f7fe fdcc 	bl	800a4d4 <xTaskCreateStatic>
 800b93c:	4603      	mov	r3, r0
 800b93e:	4a11      	ldr	r2, [pc, #68]	@ (800b984 <xTimerCreateTimerTask+0x90>)
 800b940:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b942:	4b10      	ldr	r3, [pc, #64]	@ (800b984 <xTimerCreateTimerTask+0x90>)
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d001      	beq.n	800b94e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b94a:	2301      	movs	r3, #1
 800b94c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d10b      	bne.n	800b96c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b958:	f383 8811 	msr	BASEPRI, r3
 800b95c:	f3bf 8f6f 	isb	sy
 800b960:	f3bf 8f4f 	dsb	sy
 800b964:	613b      	str	r3, [r7, #16]
}
 800b966:	bf00      	nop
 800b968:	bf00      	nop
 800b96a:	e7fd      	b.n	800b968 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b96c:	697b      	ldr	r3, [r7, #20]
}
 800b96e:	4618      	mov	r0, r3
 800b970:	3718      	adds	r7, #24
 800b972:	46bd      	mov	sp, r7
 800b974:	bd80      	pop	{r7, pc}
 800b976:	bf00      	nop
 800b978:	24000f5c 	.word	0x24000f5c
 800b97c:	0800d9dc 	.word	0x0800d9dc
 800b980:	0800bac1 	.word	0x0800bac1
 800b984:	24000f60 	.word	0x24000f60

0800b988 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b08a      	sub	sp, #40	@ 0x28
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	60f8      	str	r0, [r7, #12]
 800b990:	60b9      	str	r1, [r7, #8]
 800b992:	607a      	str	r2, [r7, #4]
 800b994:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b996:	2300      	movs	r3, #0
 800b998:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d10b      	bne.n	800b9b8 <xTimerGenericCommand+0x30>
	__asm volatile
 800b9a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9a4:	f383 8811 	msr	BASEPRI, r3
 800b9a8:	f3bf 8f6f 	isb	sy
 800b9ac:	f3bf 8f4f 	dsb	sy
 800b9b0:	623b      	str	r3, [r7, #32]
}
 800b9b2:	bf00      	nop
 800b9b4:	bf00      	nop
 800b9b6:	e7fd      	b.n	800b9b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b9b8:	4b19      	ldr	r3, [pc, #100]	@ (800ba20 <xTimerGenericCommand+0x98>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d02a      	beq.n	800ba16 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	2b05      	cmp	r3, #5
 800b9d0:	dc18      	bgt.n	800ba04 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b9d2:	f7ff fbb9 	bl	800b148 <xTaskGetSchedulerState>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	2b02      	cmp	r3, #2
 800b9da:	d109      	bne.n	800b9f0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b9dc:	4b10      	ldr	r3, [pc, #64]	@ (800ba20 <xTimerGenericCommand+0x98>)
 800b9de:	6818      	ldr	r0, [r3, #0]
 800b9e0:	f107 0110 	add.w	r1, r7, #16
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9e8:	f7fe f85c 	bl	8009aa4 <xQueueGenericSend>
 800b9ec:	6278      	str	r0, [r7, #36]	@ 0x24
 800b9ee:	e012      	b.n	800ba16 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b9f0:	4b0b      	ldr	r3, [pc, #44]	@ (800ba20 <xTimerGenericCommand+0x98>)
 800b9f2:	6818      	ldr	r0, [r3, #0]
 800b9f4:	f107 0110 	add.w	r1, r7, #16
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	f7fe f852 	bl	8009aa4 <xQueueGenericSend>
 800ba00:	6278      	str	r0, [r7, #36]	@ 0x24
 800ba02:	e008      	b.n	800ba16 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ba04:	4b06      	ldr	r3, [pc, #24]	@ (800ba20 <xTimerGenericCommand+0x98>)
 800ba06:	6818      	ldr	r0, [r3, #0]
 800ba08:	f107 0110 	add.w	r1, r7, #16
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	683a      	ldr	r2, [r7, #0]
 800ba10:	f7fe f94a 	bl	8009ca8 <xQueueGenericSendFromISR>
 800ba14:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ba16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3728      	adds	r7, #40	@ 0x28
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	24000f5c 	.word	0x24000f5c

0800ba24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b088      	sub	sp, #32
 800ba28:	af02      	add	r7, sp, #8
 800ba2a:	6078      	str	r0, [r7, #4]
 800ba2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba2e:	4b23      	ldr	r3, [pc, #140]	@ (800babc <prvProcessExpiredTimer+0x98>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	68db      	ldr	r3, [r3, #12]
 800ba34:	68db      	ldr	r3, [r3, #12]
 800ba36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	3304      	adds	r3, #4
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f7fd fe09 	bl	8009654 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba48:	f003 0304 	and.w	r3, r3, #4
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d023      	beq.n	800ba98 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ba50:	697b      	ldr	r3, [r7, #20]
 800ba52:	699a      	ldr	r2, [r3, #24]
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	18d1      	adds	r1, r2, r3
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	683a      	ldr	r2, [r7, #0]
 800ba5c:	6978      	ldr	r0, [r7, #20]
 800ba5e:	f000 f8d5 	bl	800bc0c <prvInsertTimerInActiveList>
 800ba62:	4603      	mov	r3, r0
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d020      	beq.n	800baaa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ba68:	2300      	movs	r3, #0
 800ba6a:	9300      	str	r3, [sp, #0]
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	687a      	ldr	r2, [r7, #4]
 800ba70:	2100      	movs	r1, #0
 800ba72:	6978      	ldr	r0, [r7, #20]
 800ba74:	f7ff ff88 	bl	800b988 <xTimerGenericCommand>
 800ba78:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ba7a:	693b      	ldr	r3, [r7, #16]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d114      	bne.n	800baaa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ba80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba84:	f383 8811 	msr	BASEPRI, r3
 800ba88:	f3bf 8f6f 	isb	sy
 800ba8c:	f3bf 8f4f 	dsb	sy
 800ba90:	60fb      	str	r3, [r7, #12]
}
 800ba92:	bf00      	nop
 800ba94:	bf00      	nop
 800ba96:	e7fd      	b.n	800ba94 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba98:	697b      	ldr	r3, [r7, #20]
 800ba9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba9e:	f023 0301 	bic.w	r3, r3, #1
 800baa2:	b2da      	uxtb	r2, r3
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800baaa:	697b      	ldr	r3, [r7, #20]
 800baac:	6a1b      	ldr	r3, [r3, #32]
 800baae:	6978      	ldr	r0, [r7, #20]
 800bab0:	4798      	blx	r3
}
 800bab2:	bf00      	nop
 800bab4:	3718      	adds	r7, #24
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	bf00      	nop
 800babc:	24000f54 	.word	0x24000f54

0800bac0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b084      	sub	sp, #16
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bac8:	f107 0308 	add.w	r3, r7, #8
 800bacc:	4618      	mov	r0, r3
 800bace:	f000 f859 	bl	800bb84 <prvGetNextExpireTime>
 800bad2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	4619      	mov	r1, r3
 800bad8:	68f8      	ldr	r0, [r7, #12]
 800bada:	f000 f805 	bl	800bae8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bade:	f000 f8d7 	bl	800bc90 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bae2:	bf00      	nop
 800bae4:	e7f0      	b.n	800bac8 <prvTimerTask+0x8>
	...

0800bae8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b084      	sub	sp, #16
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
 800baf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800baf2:	f7fe ff33 	bl	800a95c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800baf6:	f107 0308 	add.w	r3, r7, #8
 800bafa:	4618      	mov	r0, r3
 800bafc:	f000 f866 	bl	800bbcc <prvSampleTimeNow>
 800bb00:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d130      	bne.n	800bb6a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d10a      	bne.n	800bb24 <prvProcessTimerOrBlockTask+0x3c>
 800bb0e:	687a      	ldr	r2, [r7, #4]
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	429a      	cmp	r2, r3
 800bb14:	d806      	bhi.n	800bb24 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bb16:	f7fe ff2f 	bl	800a978 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bb1a:	68f9      	ldr	r1, [r7, #12]
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f7ff ff81 	bl	800ba24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bb22:	e024      	b.n	800bb6e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d008      	beq.n	800bb3c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bb2a:	4b13      	ldr	r3, [pc, #76]	@ (800bb78 <prvProcessTimerOrBlockTask+0x90>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d101      	bne.n	800bb38 <prvProcessTimerOrBlockTask+0x50>
 800bb34:	2301      	movs	r3, #1
 800bb36:	e000      	b.n	800bb3a <prvProcessTimerOrBlockTask+0x52>
 800bb38:	2300      	movs	r3, #0
 800bb3a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bb3c:	4b0f      	ldr	r3, [pc, #60]	@ (800bb7c <prvProcessTimerOrBlockTask+0x94>)
 800bb3e:	6818      	ldr	r0, [r3, #0]
 800bb40:	687a      	ldr	r2, [r7, #4]
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	1ad3      	subs	r3, r2, r3
 800bb46:	683a      	ldr	r2, [r7, #0]
 800bb48:	4619      	mov	r1, r3
 800bb4a:	f7fe fc8f 	bl	800a46c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bb4e:	f7fe ff13 	bl	800a978 <xTaskResumeAll>
 800bb52:	4603      	mov	r3, r0
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d10a      	bne.n	800bb6e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bb58:	4b09      	ldr	r3, [pc, #36]	@ (800bb80 <prvProcessTimerOrBlockTask+0x98>)
 800bb5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb5e:	601a      	str	r2, [r3, #0]
 800bb60:	f3bf 8f4f 	dsb	sy
 800bb64:	f3bf 8f6f 	isb	sy
}
 800bb68:	e001      	b.n	800bb6e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bb6a:	f7fe ff05 	bl	800a978 <xTaskResumeAll>
}
 800bb6e:	bf00      	nop
 800bb70:	3710      	adds	r7, #16
 800bb72:	46bd      	mov	sp, r7
 800bb74:	bd80      	pop	{r7, pc}
 800bb76:	bf00      	nop
 800bb78:	24000f58 	.word	0x24000f58
 800bb7c:	24000f5c 	.word	0x24000f5c
 800bb80:	e000ed04 	.word	0xe000ed04

0800bb84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bb84:	b480      	push	{r7}
 800bb86:	b085      	sub	sp, #20
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bb8c:	4b0e      	ldr	r3, [pc, #56]	@ (800bbc8 <prvGetNextExpireTime+0x44>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d101      	bne.n	800bb9a <prvGetNextExpireTime+0x16>
 800bb96:	2201      	movs	r2, #1
 800bb98:	e000      	b.n	800bb9c <prvGetNextExpireTime+0x18>
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d105      	bne.n	800bbb4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bba8:	4b07      	ldr	r3, [pc, #28]	@ (800bbc8 <prvGetNextExpireTime+0x44>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	68db      	ldr	r3, [r3, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	60fb      	str	r3, [r7, #12]
 800bbb2:	e001      	b.n	800bbb8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
}
 800bbba:	4618      	mov	r0, r3
 800bbbc:	3714      	adds	r7, #20
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc4:	4770      	bx	lr
 800bbc6:	bf00      	nop
 800bbc8:	24000f54 	.word	0x24000f54

0800bbcc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b084      	sub	sp, #16
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bbd4:	f7fe ff6e 	bl	800aab4 <xTaskGetTickCount>
 800bbd8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bbda:	4b0b      	ldr	r3, [pc, #44]	@ (800bc08 <prvSampleTimeNow+0x3c>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	68fa      	ldr	r2, [r7, #12]
 800bbe0:	429a      	cmp	r2, r3
 800bbe2:	d205      	bcs.n	800bbf0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bbe4:	f000 f93a 	bl	800be5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2201      	movs	r2, #1
 800bbec:	601a      	str	r2, [r3, #0]
 800bbee:	e002      	b.n	800bbf6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bbf6:	4a04      	ldr	r2, [pc, #16]	@ (800bc08 <prvSampleTimeNow+0x3c>)
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	3710      	adds	r7, #16
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}
 800bc06:	bf00      	nop
 800bc08:	24000f64 	.word	0x24000f64

0800bc0c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b086      	sub	sp, #24
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
 800bc18:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	68ba      	ldr	r2, [r7, #8]
 800bc22:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	68fa      	ldr	r2, [r7, #12]
 800bc28:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bc2a:	68ba      	ldr	r2, [r7, #8]
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	429a      	cmp	r2, r3
 800bc30:	d812      	bhi.n	800bc58 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc32:	687a      	ldr	r2, [r7, #4]
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	1ad2      	subs	r2, r2, r3
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	699b      	ldr	r3, [r3, #24]
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d302      	bcc.n	800bc46 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bc40:	2301      	movs	r3, #1
 800bc42:	617b      	str	r3, [r7, #20]
 800bc44:	e01b      	b.n	800bc7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bc46:	4b10      	ldr	r3, [pc, #64]	@ (800bc88 <prvInsertTimerInActiveList+0x7c>)
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	3304      	adds	r3, #4
 800bc4e:	4619      	mov	r1, r3
 800bc50:	4610      	mov	r0, r2
 800bc52:	f7fd fcc6 	bl	80095e2 <vListInsert>
 800bc56:	e012      	b.n	800bc7e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	429a      	cmp	r2, r3
 800bc5e:	d206      	bcs.n	800bc6e <prvInsertTimerInActiveList+0x62>
 800bc60:	68ba      	ldr	r2, [r7, #8]
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d302      	bcc.n	800bc6e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	617b      	str	r3, [r7, #20]
 800bc6c:	e007      	b.n	800bc7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bc6e:	4b07      	ldr	r3, [pc, #28]	@ (800bc8c <prvInsertTimerInActiveList+0x80>)
 800bc70:	681a      	ldr	r2, [r3, #0]
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	3304      	adds	r3, #4
 800bc76:	4619      	mov	r1, r3
 800bc78:	4610      	mov	r0, r2
 800bc7a:	f7fd fcb2 	bl	80095e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bc7e:	697b      	ldr	r3, [r7, #20]
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3718      	adds	r7, #24
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}
 800bc88:	24000f58 	.word	0x24000f58
 800bc8c:	24000f54 	.word	0x24000f54

0800bc90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b08e      	sub	sp, #56	@ 0x38
 800bc94:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bc96:	e0ce      	b.n	800be36 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	da19      	bge.n	800bcd2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bc9e:	1d3b      	adds	r3, r7, #4
 800bca0:	3304      	adds	r3, #4
 800bca2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d10b      	bne.n	800bcc2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bcaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcae:	f383 8811 	msr	BASEPRI, r3
 800bcb2:	f3bf 8f6f 	isb	sy
 800bcb6:	f3bf 8f4f 	dsb	sy
 800bcba:	61fb      	str	r3, [r7, #28]
}
 800bcbc:	bf00      	nop
 800bcbe:	bf00      	nop
 800bcc0:	e7fd      	b.n	800bcbe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bcc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcc8:	6850      	ldr	r0, [r2, #4]
 800bcca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bccc:	6892      	ldr	r2, [r2, #8]
 800bcce:	4611      	mov	r1, r2
 800bcd0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	f2c0 80ae 	blt.w	800be36 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bcde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce0:	695b      	ldr	r3, [r3, #20]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d004      	beq.n	800bcf0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce8:	3304      	adds	r3, #4
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7fd fcb2 	bl	8009654 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bcf0:	463b      	mov	r3, r7
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f7ff ff6a 	bl	800bbcc <prvSampleTimeNow>
 800bcf8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2b09      	cmp	r3, #9
 800bcfe:	f200 8097 	bhi.w	800be30 <prvProcessReceivedCommands+0x1a0>
 800bd02:	a201      	add	r2, pc, #4	@ (adr r2, 800bd08 <prvProcessReceivedCommands+0x78>)
 800bd04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd08:	0800bd31 	.word	0x0800bd31
 800bd0c:	0800bd31 	.word	0x0800bd31
 800bd10:	0800bd31 	.word	0x0800bd31
 800bd14:	0800bda7 	.word	0x0800bda7
 800bd18:	0800bdbb 	.word	0x0800bdbb
 800bd1c:	0800be07 	.word	0x0800be07
 800bd20:	0800bd31 	.word	0x0800bd31
 800bd24:	0800bd31 	.word	0x0800bd31
 800bd28:	0800bda7 	.word	0x0800bda7
 800bd2c:	0800bdbb 	.word	0x0800bdbb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bd30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd36:	f043 0301 	orr.w	r3, r3, #1
 800bd3a:	b2da      	uxtb	r2, r3
 800bd3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bd42:	68ba      	ldr	r2, [r7, #8]
 800bd44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd46:	699b      	ldr	r3, [r3, #24]
 800bd48:	18d1      	adds	r1, r2, r3
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd50:	f7ff ff5c 	bl	800bc0c <prvInsertTimerInActiveList>
 800bd54:	4603      	mov	r3, r0
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d06c      	beq.n	800be34 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd5c:	6a1b      	ldr	r3, [r3, #32]
 800bd5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd60:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd68:	f003 0304 	and.w	r3, r3, #4
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d061      	beq.n	800be34 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bd70:	68ba      	ldr	r2, [r7, #8]
 800bd72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd74:	699b      	ldr	r3, [r3, #24]
 800bd76:	441a      	add	r2, r3
 800bd78:	2300      	movs	r3, #0
 800bd7a:	9300      	str	r3, [sp, #0]
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	2100      	movs	r1, #0
 800bd80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd82:	f7ff fe01 	bl	800b988 <xTimerGenericCommand>
 800bd86:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bd88:	6a3b      	ldr	r3, [r7, #32]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d152      	bne.n	800be34 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bd8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd92:	f383 8811 	msr	BASEPRI, r3
 800bd96:	f3bf 8f6f 	isb	sy
 800bd9a:	f3bf 8f4f 	dsb	sy
 800bd9e:	61bb      	str	r3, [r7, #24]
}
 800bda0:	bf00      	nop
 800bda2:	bf00      	nop
 800bda4:	e7fd      	b.n	800bda2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bda6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bdac:	f023 0301 	bic.w	r3, r3, #1
 800bdb0:	b2da      	uxtb	r2, r3
 800bdb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bdb8:	e03d      	b.n	800be36 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bdba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bdc0:	f043 0301 	orr.w	r3, r3, #1
 800bdc4:	b2da      	uxtb	r2, r3
 800bdc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdc8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bdcc:	68ba      	ldr	r2, [r7, #8]
 800bdce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdd0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bdd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdd4:	699b      	ldr	r3, [r3, #24]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d10b      	bne.n	800bdf2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bdda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdde:	f383 8811 	msr	BASEPRI, r3
 800bde2:	f3bf 8f6f 	isb	sy
 800bde6:	f3bf 8f4f 	dsb	sy
 800bdea:	617b      	str	r3, [r7, #20]
}
 800bdec:	bf00      	nop
 800bdee:	bf00      	nop
 800bdf0:	e7fd      	b.n	800bdee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bdf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdf4:	699a      	ldr	r2, [r3, #24]
 800bdf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdf8:	18d1      	adds	r1, r2, r3
 800bdfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be00:	f7ff ff04 	bl	800bc0c <prvInsertTimerInActiveList>
					break;
 800be04:	e017      	b.n	800be36 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800be06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be0c:	f003 0302 	and.w	r3, r3, #2
 800be10:	2b00      	cmp	r3, #0
 800be12:	d103      	bne.n	800be1c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800be14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be16:	f000 fbe7 	bl	800c5e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800be1a:	e00c      	b.n	800be36 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be22:	f023 0301 	bic.w	r3, r3, #1
 800be26:	b2da      	uxtb	r2, r3
 800be28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800be2e:	e002      	b.n	800be36 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800be30:	bf00      	nop
 800be32:	e000      	b.n	800be36 <prvProcessReceivedCommands+0x1a6>
					break;
 800be34:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be36:	4b08      	ldr	r3, [pc, #32]	@ (800be58 <prvProcessReceivedCommands+0x1c8>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	1d39      	adds	r1, r7, #4
 800be3c:	2200      	movs	r2, #0
 800be3e:	4618      	mov	r0, r3
 800be40:	f7fd ffd0 	bl	8009de4 <xQueueReceive>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	f47f af26 	bne.w	800bc98 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800be4c:	bf00      	nop
 800be4e:	bf00      	nop
 800be50:	3730      	adds	r7, #48	@ 0x30
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	24000f5c 	.word	0x24000f5c

0800be5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b088      	sub	sp, #32
 800be60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800be62:	e049      	b.n	800bef8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800be64:	4b2e      	ldr	r3, [pc, #184]	@ (800bf20 <prvSwitchTimerLists+0xc4>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	68db      	ldr	r3, [r3, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be6e:	4b2c      	ldr	r3, [pc, #176]	@ (800bf20 <prvSwitchTimerLists+0xc4>)
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	68db      	ldr	r3, [r3, #12]
 800be74:	68db      	ldr	r3, [r3, #12]
 800be76:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	3304      	adds	r3, #4
 800be7c:	4618      	mov	r0, r3
 800be7e:	f7fd fbe9 	bl	8009654 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	6a1b      	ldr	r3, [r3, #32]
 800be86:	68f8      	ldr	r0, [r7, #12]
 800be88:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be90:	f003 0304 	and.w	r3, r3, #4
 800be94:	2b00      	cmp	r3, #0
 800be96:	d02f      	beq.n	800bef8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	699b      	ldr	r3, [r3, #24]
 800be9c:	693a      	ldr	r2, [r7, #16]
 800be9e:	4413      	add	r3, r2
 800bea0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bea2:	68ba      	ldr	r2, [r7, #8]
 800bea4:	693b      	ldr	r3, [r7, #16]
 800bea6:	429a      	cmp	r2, r3
 800bea8:	d90e      	bls.n	800bec8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	68ba      	ldr	r2, [r7, #8]
 800beae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	68fa      	ldr	r2, [r7, #12]
 800beb4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800beb6:	4b1a      	ldr	r3, [pc, #104]	@ (800bf20 <prvSwitchTimerLists+0xc4>)
 800beb8:	681a      	ldr	r2, [r3, #0]
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	3304      	adds	r3, #4
 800bebe:	4619      	mov	r1, r3
 800bec0:	4610      	mov	r0, r2
 800bec2:	f7fd fb8e 	bl	80095e2 <vListInsert>
 800bec6:	e017      	b.n	800bef8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bec8:	2300      	movs	r3, #0
 800beca:	9300      	str	r3, [sp, #0]
 800becc:	2300      	movs	r3, #0
 800bece:	693a      	ldr	r2, [r7, #16]
 800bed0:	2100      	movs	r1, #0
 800bed2:	68f8      	ldr	r0, [r7, #12]
 800bed4:	f7ff fd58 	bl	800b988 <xTimerGenericCommand>
 800bed8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d10b      	bne.n	800bef8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800bee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee4:	f383 8811 	msr	BASEPRI, r3
 800bee8:	f3bf 8f6f 	isb	sy
 800beec:	f3bf 8f4f 	dsb	sy
 800bef0:	603b      	str	r3, [r7, #0]
}
 800bef2:	bf00      	nop
 800bef4:	bf00      	nop
 800bef6:	e7fd      	b.n	800bef4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bef8:	4b09      	ldr	r3, [pc, #36]	@ (800bf20 <prvSwitchTimerLists+0xc4>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d1b0      	bne.n	800be64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bf02:	4b07      	ldr	r3, [pc, #28]	@ (800bf20 <prvSwitchTimerLists+0xc4>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bf08:	4b06      	ldr	r3, [pc, #24]	@ (800bf24 <prvSwitchTimerLists+0xc8>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	4a04      	ldr	r2, [pc, #16]	@ (800bf20 <prvSwitchTimerLists+0xc4>)
 800bf0e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bf10:	4a04      	ldr	r2, [pc, #16]	@ (800bf24 <prvSwitchTimerLists+0xc8>)
 800bf12:	697b      	ldr	r3, [r7, #20]
 800bf14:	6013      	str	r3, [r2, #0]
}
 800bf16:	bf00      	nop
 800bf18:	3718      	adds	r7, #24
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	24000f54 	.word	0x24000f54
 800bf24:	24000f58 	.word	0x24000f58

0800bf28 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bf2e:	f000 f96b 	bl	800c208 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bf32:	4b15      	ldr	r3, [pc, #84]	@ (800bf88 <prvCheckForValidListAndQueue+0x60>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d120      	bne.n	800bf7c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bf3a:	4814      	ldr	r0, [pc, #80]	@ (800bf8c <prvCheckForValidListAndQueue+0x64>)
 800bf3c:	f7fd fb00 	bl	8009540 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bf40:	4813      	ldr	r0, [pc, #76]	@ (800bf90 <prvCheckForValidListAndQueue+0x68>)
 800bf42:	f7fd fafd 	bl	8009540 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bf46:	4b13      	ldr	r3, [pc, #76]	@ (800bf94 <prvCheckForValidListAndQueue+0x6c>)
 800bf48:	4a10      	ldr	r2, [pc, #64]	@ (800bf8c <prvCheckForValidListAndQueue+0x64>)
 800bf4a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bf4c:	4b12      	ldr	r3, [pc, #72]	@ (800bf98 <prvCheckForValidListAndQueue+0x70>)
 800bf4e:	4a10      	ldr	r2, [pc, #64]	@ (800bf90 <prvCheckForValidListAndQueue+0x68>)
 800bf50:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bf52:	2300      	movs	r3, #0
 800bf54:	9300      	str	r3, [sp, #0]
 800bf56:	4b11      	ldr	r3, [pc, #68]	@ (800bf9c <prvCheckForValidListAndQueue+0x74>)
 800bf58:	4a11      	ldr	r2, [pc, #68]	@ (800bfa0 <prvCheckForValidListAndQueue+0x78>)
 800bf5a:	2110      	movs	r1, #16
 800bf5c:	200a      	movs	r0, #10
 800bf5e:	f7fd fc0d 	bl	800977c <xQueueGenericCreateStatic>
 800bf62:	4603      	mov	r3, r0
 800bf64:	4a08      	ldr	r2, [pc, #32]	@ (800bf88 <prvCheckForValidListAndQueue+0x60>)
 800bf66:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bf68:	4b07      	ldr	r3, [pc, #28]	@ (800bf88 <prvCheckForValidListAndQueue+0x60>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d005      	beq.n	800bf7c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bf70:	4b05      	ldr	r3, [pc, #20]	@ (800bf88 <prvCheckForValidListAndQueue+0x60>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	490b      	ldr	r1, [pc, #44]	@ (800bfa4 <prvCheckForValidListAndQueue+0x7c>)
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7fe fa4e 	bl	800a418 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bf7c:	f000 f976 	bl	800c26c <vPortExitCritical>
}
 800bf80:	bf00      	nop
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
 800bf86:	bf00      	nop
 800bf88:	24000f5c 	.word	0x24000f5c
 800bf8c:	24000f2c 	.word	0x24000f2c
 800bf90:	24000f40 	.word	0x24000f40
 800bf94:	24000f54 	.word	0x24000f54
 800bf98:	24000f58 	.word	0x24000f58
 800bf9c:	24001008 	.word	0x24001008
 800bfa0:	24000f68 	.word	0x24000f68
 800bfa4:	0800d9e4 	.word	0x0800d9e4

0800bfa8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b085      	sub	sp, #20
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	60f8      	str	r0, [r7, #12]
 800bfb0:	60b9      	str	r1, [r7, #8]
 800bfb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	3b04      	subs	r3, #4
 800bfb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bfc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	3b04      	subs	r3, #4
 800bfc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	f023 0201 	bic.w	r2, r3, #1
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	3b04      	subs	r3, #4
 800bfd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bfd8:	4a0c      	ldr	r2, [pc, #48]	@ (800c00c <pxPortInitialiseStack+0x64>)
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	3b14      	subs	r3, #20
 800bfe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bfe4:	687a      	ldr	r2, [r7, #4]
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	3b04      	subs	r3, #4
 800bfee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f06f 0202 	mvn.w	r2, #2
 800bff6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	3b20      	subs	r3, #32
 800bffc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bffe:	68fb      	ldr	r3, [r7, #12]
}
 800c000:	4618      	mov	r0, r3
 800c002:	3714      	adds	r7, #20
 800c004:	46bd      	mov	sp, r7
 800c006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00a:	4770      	bx	lr
 800c00c:	0800c011 	.word	0x0800c011

0800c010 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c010:	b480      	push	{r7}
 800c012:	b085      	sub	sp, #20
 800c014:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c016:	2300      	movs	r3, #0
 800c018:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c01a:	4b13      	ldr	r3, [pc, #76]	@ (800c068 <prvTaskExitError+0x58>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c022:	d00b      	beq.n	800c03c <prvTaskExitError+0x2c>
	__asm volatile
 800c024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c028:	f383 8811 	msr	BASEPRI, r3
 800c02c:	f3bf 8f6f 	isb	sy
 800c030:	f3bf 8f4f 	dsb	sy
 800c034:	60fb      	str	r3, [r7, #12]
}
 800c036:	bf00      	nop
 800c038:	bf00      	nop
 800c03a:	e7fd      	b.n	800c038 <prvTaskExitError+0x28>
	__asm volatile
 800c03c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c040:	f383 8811 	msr	BASEPRI, r3
 800c044:	f3bf 8f6f 	isb	sy
 800c048:	f3bf 8f4f 	dsb	sy
 800c04c:	60bb      	str	r3, [r7, #8]
}
 800c04e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c050:	bf00      	nop
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d0fc      	beq.n	800c052 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c058:	bf00      	nop
 800c05a:	bf00      	nop
 800c05c:	3714      	adds	r7, #20
 800c05e:	46bd      	mov	sp, r7
 800c060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c064:	4770      	bx	lr
 800c066:	bf00      	nop
 800c068:	2400002c 	.word	0x2400002c
 800c06c:	00000000 	.word	0x00000000

0800c070 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c070:	4b07      	ldr	r3, [pc, #28]	@ (800c090 <pxCurrentTCBConst2>)
 800c072:	6819      	ldr	r1, [r3, #0]
 800c074:	6808      	ldr	r0, [r1, #0]
 800c076:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c07a:	f380 8809 	msr	PSP, r0
 800c07e:	f3bf 8f6f 	isb	sy
 800c082:	f04f 0000 	mov.w	r0, #0
 800c086:	f380 8811 	msr	BASEPRI, r0
 800c08a:	4770      	bx	lr
 800c08c:	f3af 8000 	nop.w

0800c090 <pxCurrentTCBConst2>:
 800c090:	24000a2c 	.word	0x24000a2c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c094:	bf00      	nop
 800c096:	bf00      	nop

0800c098 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c098:	4808      	ldr	r0, [pc, #32]	@ (800c0bc <prvPortStartFirstTask+0x24>)
 800c09a:	6800      	ldr	r0, [r0, #0]
 800c09c:	6800      	ldr	r0, [r0, #0]
 800c09e:	f380 8808 	msr	MSP, r0
 800c0a2:	f04f 0000 	mov.w	r0, #0
 800c0a6:	f380 8814 	msr	CONTROL, r0
 800c0aa:	b662      	cpsie	i
 800c0ac:	b661      	cpsie	f
 800c0ae:	f3bf 8f4f 	dsb	sy
 800c0b2:	f3bf 8f6f 	isb	sy
 800c0b6:	df00      	svc	0
 800c0b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c0ba:	bf00      	nop
 800c0bc:	e000ed08 	.word	0xe000ed08

0800c0c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b086      	sub	sp, #24
 800c0c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c0c6:	4b47      	ldr	r3, [pc, #284]	@ (800c1e4 <xPortStartScheduler+0x124>)
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	4a47      	ldr	r2, [pc, #284]	@ (800c1e8 <xPortStartScheduler+0x128>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d10b      	bne.n	800c0e8 <xPortStartScheduler+0x28>
	__asm volatile
 800c0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d4:	f383 8811 	msr	BASEPRI, r3
 800c0d8:	f3bf 8f6f 	isb	sy
 800c0dc:	f3bf 8f4f 	dsb	sy
 800c0e0:	60fb      	str	r3, [r7, #12]
}
 800c0e2:	bf00      	nop
 800c0e4:	bf00      	nop
 800c0e6:	e7fd      	b.n	800c0e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c0e8:	4b3e      	ldr	r3, [pc, #248]	@ (800c1e4 <xPortStartScheduler+0x124>)
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	4a3f      	ldr	r2, [pc, #252]	@ (800c1ec <xPortStartScheduler+0x12c>)
 800c0ee:	4293      	cmp	r3, r2
 800c0f0:	d10b      	bne.n	800c10a <xPortStartScheduler+0x4a>
	__asm volatile
 800c0f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0f6:	f383 8811 	msr	BASEPRI, r3
 800c0fa:	f3bf 8f6f 	isb	sy
 800c0fe:	f3bf 8f4f 	dsb	sy
 800c102:	613b      	str	r3, [r7, #16]
}
 800c104:	bf00      	nop
 800c106:	bf00      	nop
 800c108:	e7fd      	b.n	800c106 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c10a:	4b39      	ldr	r3, [pc, #228]	@ (800c1f0 <xPortStartScheduler+0x130>)
 800c10c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c10e:	697b      	ldr	r3, [r7, #20]
 800c110:	781b      	ldrb	r3, [r3, #0]
 800c112:	b2db      	uxtb	r3, r3
 800c114:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c116:	697b      	ldr	r3, [r7, #20]
 800c118:	22ff      	movs	r2, #255	@ 0xff
 800c11a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	b2db      	uxtb	r3, r3
 800c122:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c124:	78fb      	ldrb	r3, [r7, #3]
 800c126:	b2db      	uxtb	r3, r3
 800c128:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c12c:	b2da      	uxtb	r2, r3
 800c12e:	4b31      	ldr	r3, [pc, #196]	@ (800c1f4 <xPortStartScheduler+0x134>)
 800c130:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c132:	4b31      	ldr	r3, [pc, #196]	@ (800c1f8 <xPortStartScheduler+0x138>)
 800c134:	2207      	movs	r2, #7
 800c136:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c138:	e009      	b.n	800c14e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c13a:	4b2f      	ldr	r3, [pc, #188]	@ (800c1f8 <xPortStartScheduler+0x138>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	3b01      	subs	r3, #1
 800c140:	4a2d      	ldr	r2, [pc, #180]	@ (800c1f8 <xPortStartScheduler+0x138>)
 800c142:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c144:	78fb      	ldrb	r3, [r7, #3]
 800c146:	b2db      	uxtb	r3, r3
 800c148:	005b      	lsls	r3, r3, #1
 800c14a:	b2db      	uxtb	r3, r3
 800c14c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c14e:	78fb      	ldrb	r3, [r7, #3]
 800c150:	b2db      	uxtb	r3, r3
 800c152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c156:	2b80      	cmp	r3, #128	@ 0x80
 800c158:	d0ef      	beq.n	800c13a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c15a:	4b27      	ldr	r3, [pc, #156]	@ (800c1f8 <xPortStartScheduler+0x138>)
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	f1c3 0307 	rsb	r3, r3, #7
 800c162:	2b04      	cmp	r3, #4
 800c164:	d00b      	beq.n	800c17e <xPortStartScheduler+0xbe>
	__asm volatile
 800c166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c16a:	f383 8811 	msr	BASEPRI, r3
 800c16e:	f3bf 8f6f 	isb	sy
 800c172:	f3bf 8f4f 	dsb	sy
 800c176:	60bb      	str	r3, [r7, #8]
}
 800c178:	bf00      	nop
 800c17a:	bf00      	nop
 800c17c:	e7fd      	b.n	800c17a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c17e:	4b1e      	ldr	r3, [pc, #120]	@ (800c1f8 <xPortStartScheduler+0x138>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	021b      	lsls	r3, r3, #8
 800c184:	4a1c      	ldr	r2, [pc, #112]	@ (800c1f8 <xPortStartScheduler+0x138>)
 800c186:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c188:	4b1b      	ldr	r3, [pc, #108]	@ (800c1f8 <xPortStartScheduler+0x138>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c190:	4a19      	ldr	r2, [pc, #100]	@ (800c1f8 <xPortStartScheduler+0x138>)
 800c192:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	b2da      	uxtb	r2, r3
 800c198:	697b      	ldr	r3, [r7, #20]
 800c19a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c19c:	4b17      	ldr	r3, [pc, #92]	@ (800c1fc <xPortStartScheduler+0x13c>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	4a16      	ldr	r2, [pc, #88]	@ (800c1fc <xPortStartScheduler+0x13c>)
 800c1a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c1a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c1a8:	4b14      	ldr	r3, [pc, #80]	@ (800c1fc <xPortStartScheduler+0x13c>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	4a13      	ldr	r2, [pc, #76]	@ (800c1fc <xPortStartScheduler+0x13c>)
 800c1ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c1b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c1b4:	f000 f8da 	bl	800c36c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c1b8:	4b11      	ldr	r3, [pc, #68]	@ (800c200 <xPortStartScheduler+0x140>)
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c1be:	f000 f8f9 	bl	800c3b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c1c2:	4b10      	ldr	r3, [pc, #64]	@ (800c204 <xPortStartScheduler+0x144>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	4a0f      	ldr	r2, [pc, #60]	@ (800c204 <xPortStartScheduler+0x144>)
 800c1c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c1cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c1ce:	f7ff ff63 	bl	800c098 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c1d2:	f7fe fd39 	bl	800ac48 <vTaskSwitchContext>
	prvTaskExitError();
 800c1d6:	f7ff ff1b 	bl	800c010 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c1da:	2300      	movs	r3, #0
}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	3718      	adds	r7, #24
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}
 800c1e4:	e000ed00 	.word	0xe000ed00
 800c1e8:	410fc271 	.word	0x410fc271
 800c1ec:	410fc270 	.word	0x410fc270
 800c1f0:	e000e400 	.word	0xe000e400
 800c1f4:	24001058 	.word	0x24001058
 800c1f8:	2400105c 	.word	0x2400105c
 800c1fc:	e000ed20 	.word	0xe000ed20
 800c200:	2400002c 	.word	0x2400002c
 800c204:	e000ef34 	.word	0xe000ef34

0800c208 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c208:	b480      	push	{r7}
 800c20a:	b083      	sub	sp, #12
 800c20c:	af00      	add	r7, sp, #0
	__asm volatile
 800c20e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c212:	f383 8811 	msr	BASEPRI, r3
 800c216:	f3bf 8f6f 	isb	sy
 800c21a:	f3bf 8f4f 	dsb	sy
 800c21e:	607b      	str	r3, [r7, #4]
}
 800c220:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c222:	4b10      	ldr	r3, [pc, #64]	@ (800c264 <vPortEnterCritical+0x5c>)
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	3301      	adds	r3, #1
 800c228:	4a0e      	ldr	r2, [pc, #56]	@ (800c264 <vPortEnterCritical+0x5c>)
 800c22a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c22c:	4b0d      	ldr	r3, [pc, #52]	@ (800c264 <vPortEnterCritical+0x5c>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	2b01      	cmp	r3, #1
 800c232:	d110      	bne.n	800c256 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c234:	4b0c      	ldr	r3, [pc, #48]	@ (800c268 <vPortEnterCritical+0x60>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d00b      	beq.n	800c256 <vPortEnterCritical+0x4e>
	__asm volatile
 800c23e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c242:	f383 8811 	msr	BASEPRI, r3
 800c246:	f3bf 8f6f 	isb	sy
 800c24a:	f3bf 8f4f 	dsb	sy
 800c24e:	603b      	str	r3, [r7, #0]
}
 800c250:	bf00      	nop
 800c252:	bf00      	nop
 800c254:	e7fd      	b.n	800c252 <vPortEnterCritical+0x4a>
	}
}
 800c256:	bf00      	nop
 800c258:	370c      	adds	r7, #12
 800c25a:	46bd      	mov	sp, r7
 800c25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c260:	4770      	bx	lr
 800c262:	bf00      	nop
 800c264:	2400002c 	.word	0x2400002c
 800c268:	e000ed04 	.word	0xe000ed04

0800c26c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c26c:	b480      	push	{r7}
 800c26e:	b083      	sub	sp, #12
 800c270:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c272:	4b12      	ldr	r3, [pc, #72]	@ (800c2bc <vPortExitCritical+0x50>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d10b      	bne.n	800c292 <vPortExitCritical+0x26>
	__asm volatile
 800c27a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c27e:	f383 8811 	msr	BASEPRI, r3
 800c282:	f3bf 8f6f 	isb	sy
 800c286:	f3bf 8f4f 	dsb	sy
 800c28a:	607b      	str	r3, [r7, #4]
}
 800c28c:	bf00      	nop
 800c28e:	bf00      	nop
 800c290:	e7fd      	b.n	800c28e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c292:	4b0a      	ldr	r3, [pc, #40]	@ (800c2bc <vPortExitCritical+0x50>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	3b01      	subs	r3, #1
 800c298:	4a08      	ldr	r2, [pc, #32]	@ (800c2bc <vPortExitCritical+0x50>)
 800c29a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c29c:	4b07      	ldr	r3, [pc, #28]	@ (800c2bc <vPortExitCritical+0x50>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d105      	bne.n	800c2b0 <vPortExitCritical+0x44>
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	f383 8811 	msr	BASEPRI, r3
}
 800c2ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c2b0:	bf00      	nop
 800c2b2:	370c      	adds	r7, #12
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr
 800c2bc:	2400002c 	.word	0x2400002c

0800c2c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c2c0:	f3ef 8009 	mrs	r0, PSP
 800c2c4:	f3bf 8f6f 	isb	sy
 800c2c8:	4b15      	ldr	r3, [pc, #84]	@ (800c320 <pxCurrentTCBConst>)
 800c2ca:	681a      	ldr	r2, [r3, #0]
 800c2cc:	f01e 0f10 	tst.w	lr, #16
 800c2d0:	bf08      	it	eq
 800c2d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c2d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2da:	6010      	str	r0, [r2, #0]
 800c2dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c2e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c2e4:	f380 8811 	msr	BASEPRI, r0
 800c2e8:	f3bf 8f4f 	dsb	sy
 800c2ec:	f3bf 8f6f 	isb	sy
 800c2f0:	f7fe fcaa 	bl	800ac48 <vTaskSwitchContext>
 800c2f4:	f04f 0000 	mov.w	r0, #0
 800c2f8:	f380 8811 	msr	BASEPRI, r0
 800c2fc:	bc09      	pop	{r0, r3}
 800c2fe:	6819      	ldr	r1, [r3, #0]
 800c300:	6808      	ldr	r0, [r1, #0]
 800c302:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c306:	f01e 0f10 	tst.w	lr, #16
 800c30a:	bf08      	it	eq
 800c30c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c310:	f380 8809 	msr	PSP, r0
 800c314:	f3bf 8f6f 	isb	sy
 800c318:	4770      	bx	lr
 800c31a:	bf00      	nop
 800c31c:	f3af 8000 	nop.w

0800c320 <pxCurrentTCBConst>:
 800c320:	24000a2c 	.word	0x24000a2c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c324:	bf00      	nop
 800c326:	bf00      	nop

0800c328 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b082      	sub	sp, #8
 800c32c:	af00      	add	r7, sp, #0
	__asm volatile
 800c32e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c332:	f383 8811 	msr	BASEPRI, r3
 800c336:	f3bf 8f6f 	isb	sy
 800c33a:	f3bf 8f4f 	dsb	sy
 800c33e:	607b      	str	r3, [r7, #4]
}
 800c340:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c342:	f7fe fbc7 	bl	800aad4 <xTaskIncrementTick>
 800c346:	4603      	mov	r3, r0
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d003      	beq.n	800c354 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c34c:	4b06      	ldr	r3, [pc, #24]	@ (800c368 <xPortSysTickHandler+0x40>)
 800c34e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c352:	601a      	str	r2, [r3, #0]
 800c354:	2300      	movs	r3, #0
 800c356:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	f383 8811 	msr	BASEPRI, r3
}
 800c35e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c360:	bf00      	nop
 800c362:	3708      	adds	r7, #8
 800c364:	46bd      	mov	sp, r7
 800c366:	bd80      	pop	{r7, pc}
 800c368:	e000ed04 	.word	0xe000ed04

0800c36c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c36c:	b480      	push	{r7}
 800c36e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c370:	4b0b      	ldr	r3, [pc, #44]	@ (800c3a0 <vPortSetupTimerInterrupt+0x34>)
 800c372:	2200      	movs	r2, #0
 800c374:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c376:	4b0b      	ldr	r3, [pc, #44]	@ (800c3a4 <vPortSetupTimerInterrupt+0x38>)
 800c378:	2200      	movs	r2, #0
 800c37a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c37c:	4b0a      	ldr	r3, [pc, #40]	@ (800c3a8 <vPortSetupTimerInterrupt+0x3c>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	4a0a      	ldr	r2, [pc, #40]	@ (800c3ac <vPortSetupTimerInterrupt+0x40>)
 800c382:	fba2 2303 	umull	r2, r3, r2, r3
 800c386:	099b      	lsrs	r3, r3, #6
 800c388:	4a09      	ldr	r2, [pc, #36]	@ (800c3b0 <vPortSetupTimerInterrupt+0x44>)
 800c38a:	3b01      	subs	r3, #1
 800c38c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c38e:	4b04      	ldr	r3, [pc, #16]	@ (800c3a0 <vPortSetupTimerInterrupt+0x34>)
 800c390:	2207      	movs	r2, #7
 800c392:	601a      	str	r2, [r3, #0]
}
 800c394:	bf00      	nop
 800c396:	46bd      	mov	sp, r7
 800c398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39c:	4770      	bx	lr
 800c39e:	bf00      	nop
 800c3a0:	e000e010 	.word	0xe000e010
 800c3a4:	e000e018 	.word	0xe000e018
 800c3a8:	24000000 	.word	0x24000000
 800c3ac:	10624dd3 	.word	0x10624dd3
 800c3b0:	e000e014 	.word	0xe000e014

0800c3b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c3b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c3c4 <vPortEnableVFP+0x10>
 800c3b8:	6801      	ldr	r1, [r0, #0]
 800c3ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c3be:	6001      	str	r1, [r0, #0]
 800c3c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c3c2:	bf00      	nop
 800c3c4:	e000ed88 	.word	0xe000ed88

0800c3c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c3c8:	b480      	push	{r7}
 800c3ca:	b085      	sub	sp, #20
 800c3cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c3ce:	f3ef 8305 	mrs	r3, IPSR
 800c3d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	2b0f      	cmp	r3, #15
 800c3d8:	d915      	bls.n	800c406 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c3da:	4a18      	ldr	r2, [pc, #96]	@ (800c43c <vPortValidateInterruptPriority+0x74>)
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	4413      	add	r3, r2
 800c3e0:	781b      	ldrb	r3, [r3, #0]
 800c3e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c3e4:	4b16      	ldr	r3, [pc, #88]	@ (800c440 <vPortValidateInterruptPriority+0x78>)
 800c3e6:	781b      	ldrb	r3, [r3, #0]
 800c3e8:	7afa      	ldrb	r2, [r7, #11]
 800c3ea:	429a      	cmp	r2, r3
 800c3ec:	d20b      	bcs.n	800c406 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c3ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3f2:	f383 8811 	msr	BASEPRI, r3
 800c3f6:	f3bf 8f6f 	isb	sy
 800c3fa:	f3bf 8f4f 	dsb	sy
 800c3fe:	607b      	str	r3, [r7, #4]
}
 800c400:	bf00      	nop
 800c402:	bf00      	nop
 800c404:	e7fd      	b.n	800c402 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c406:	4b0f      	ldr	r3, [pc, #60]	@ (800c444 <vPortValidateInterruptPriority+0x7c>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c40e:	4b0e      	ldr	r3, [pc, #56]	@ (800c448 <vPortValidateInterruptPriority+0x80>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	429a      	cmp	r2, r3
 800c414:	d90b      	bls.n	800c42e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c41a:	f383 8811 	msr	BASEPRI, r3
 800c41e:	f3bf 8f6f 	isb	sy
 800c422:	f3bf 8f4f 	dsb	sy
 800c426:	603b      	str	r3, [r7, #0]
}
 800c428:	bf00      	nop
 800c42a:	bf00      	nop
 800c42c:	e7fd      	b.n	800c42a <vPortValidateInterruptPriority+0x62>
	}
 800c42e:	bf00      	nop
 800c430:	3714      	adds	r7, #20
 800c432:	46bd      	mov	sp, r7
 800c434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c438:	4770      	bx	lr
 800c43a:	bf00      	nop
 800c43c:	e000e3f0 	.word	0xe000e3f0
 800c440:	24001058 	.word	0x24001058
 800c444:	e000ed0c 	.word	0xe000ed0c
 800c448:	2400105c 	.word	0x2400105c

0800c44c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b08a      	sub	sp, #40	@ 0x28
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c454:	2300      	movs	r3, #0
 800c456:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c458:	f7fe fa80 	bl	800a95c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c45c:	4b5c      	ldr	r3, [pc, #368]	@ (800c5d0 <pvPortMalloc+0x184>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d101      	bne.n	800c468 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c464:	f000 f924 	bl	800c6b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c468:	4b5a      	ldr	r3, [pc, #360]	@ (800c5d4 <pvPortMalloc+0x188>)
 800c46a:	681a      	ldr	r2, [r3, #0]
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	4013      	ands	r3, r2
 800c470:	2b00      	cmp	r3, #0
 800c472:	f040 8095 	bne.w	800c5a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d01e      	beq.n	800c4ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c47c:	2208      	movs	r2, #8
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	4413      	add	r3, r2
 800c482:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f003 0307 	and.w	r3, r3, #7
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d015      	beq.n	800c4ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f023 0307 	bic.w	r3, r3, #7
 800c494:	3308      	adds	r3, #8
 800c496:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f003 0307 	and.w	r3, r3, #7
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d00b      	beq.n	800c4ba <pvPortMalloc+0x6e>
	__asm volatile
 800c4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4a6:	f383 8811 	msr	BASEPRI, r3
 800c4aa:	f3bf 8f6f 	isb	sy
 800c4ae:	f3bf 8f4f 	dsb	sy
 800c4b2:	617b      	str	r3, [r7, #20]
}
 800c4b4:	bf00      	nop
 800c4b6:	bf00      	nop
 800c4b8:	e7fd      	b.n	800c4b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d06f      	beq.n	800c5a0 <pvPortMalloc+0x154>
 800c4c0:	4b45      	ldr	r3, [pc, #276]	@ (800c5d8 <pvPortMalloc+0x18c>)
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	687a      	ldr	r2, [r7, #4]
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d86a      	bhi.n	800c5a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c4ca:	4b44      	ldr	r3, [pc, #272]	@ (800c5dc <pvPortMalloc+0x190>)
 800c4cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c4ce:	4b43      	ldr	r3, [pc, #268]	@ (800c5dc <pvPortMalloc+0x190>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c4d4:	e004      	b.n	800c4e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4e2:	685b      	ldr	r3, [r3, #4]
 800c4e4:	687a      	ldr	r2, [r7, #4]
 800c4e6:	429a      	cmp	r2, r3
 800c4e8:	d903      	bls.n	800c4f2 <pvPortMalloc+0xa6>
 800c4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d1f1      	bne.n	800c4d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c4f2:	4b37      	ldr	r3, [pc, #220]	@ (800c5d0 <pvPortMalloc+0x184>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4f8:	429a      	cmp	r2, r3
 800c4fa:	d051      	beq.n	800c5a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c4fc:	6a3b      	ldr	r3, [r7, #32]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	2208      	movs	r2, #8
 800c502:	4413      	add	r3, r2
 800c504:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c508:	681a      	ldr	r2, [r3, #0]
 800c50a:	6a3b      	ldr	r3, [r7, #32]
 800c50c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c510:	685a      	ldr	r2, [r3, #4]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	1ad2      	subs	r2, r2, r3
 800c516:	2308      	movs	r3, #8
 800c518:	005b      	lsls	r3, r3, #1
 800c51a:	429a      	cmp	r2, r3
 800c51c:	d920      	bls.n	800c560 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c51e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	4413      	add	r3, r2
 800c524:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c526:	69bb      	ldr	r3, [r7, #24]
 800c528:	f003 0307 	and.w	r3, r3, #7
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d00b      	beq.n	800c548 <pvPortMalloc+0xfc>
	__asm volatile
 800c530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c534:	f383 8811 	msr	BASEPRI, r3
 800c538:	f3bf 8f6f 	isb	sy
 800c53c:	f3bf 8f4f 	dsb	sy
 800c540:	613b      	str	r3, [r7, #16]
}
 800c542:	bf00      	nop
 800c544:	bf00      	nop
 800c546:	e7fd      	b.n	800c544 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c54a:	685a      	ldr	r2, [r3, #4]
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	1ad2      	subs	r2, r2, r3
 800c550:	69bb      	ldr	r3, [r7, #24]
 800c552:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c556:	687a      	ldr	r2, [r7, #4]
 800c558:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c55a:	69b8      	ldr	r0, [r7, #24]
 800c55c:	f000 f90a 	bl	800c774 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c560:	4b1d      	ldr	r3, [pc, #116]	@ (800c5d8 <pvPortMalloc+0x18c>)
 800c562:	681a      	ldr	r2, [r3, #0]
 800c564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c566:	685b      	ldr	r3, [r3, #4]
 800c568:	1ad3      	subs	r3, r2, r3
 800c56a:	4a1b      	ldr	r2, [pc, #108]	@ (800c5d8 <pvPortMalloc+0x18c>)
 800c56c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c56e:	4b1a      	ldr	r3, [pc, #104]	@ (800c5d8 <pvPortMalloc+0x18c>)
 800c570:	681a      	ldr	r2, [r3, #0]
 800c572:	4b1b      	ldr	r3, [pc, #108]	@ (800c5e0 <pvPortMalloc+0x194>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	429a      	cmp	r2, r3
 800c578:	d203      	bcs.n	800c582 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c57a:	4b17      	ldr	r3, [pc, #92]	@ (800c5d8 <pvPortMalloc+0x18c>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	4a18      	ldr	r2, [pc, #96]	@ (800c5e0 <pvPortMalloc+0x194>)
 800c580:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c584:	685a      	ldr	r2, [r3, #4]
 800c586:	4b13      	ldr	r3, [pc, #76]	@ (800c5d4 <pvPortMalloc+0x188>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	431a      	orrs	r2, r3
 800c58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c58e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c592:	2200      	movs	r2, #0
 800c594:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c596:	4b13      	ldr	r3, [pc, #76]	@ (800c5e4 <pvPortMalloc+0x198>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	3301      	adds	r3, #1
 800c59c:	4a11      	ldr	r2, [pc, #68]	@ (800c5e4 <pvPortMalloc+0x198>)
 800c59e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c5a0:	f7fe f9ea 	bl	800a978 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c5a4:	69fb      	ldr	r3, [r7, #28]
 800c5a6:	f003 0307 	and.w	r3, r3, #7
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d00b      	beq.n	800c5c6 <pvPortMalloc+0x17a>
	__asm volatile
 800c5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5b2:	f383 8811 	msr	BASEPRI, r3
 800c5b6:	f3bf 8f6f 	isb	sy
 800c5ba:	f3bf 8f4f 	dsb	sy
 800c5be:	60fb      	str	r3, [r7, #12]
}
 800c5c0:	bf00      	nop
 800c5c2:	bf00      	nop
 800c5c4:	e7fd      	b.n	800c5c2 <pvPortMalloc+0x176>
	return pvReturn;
 800c5c6:	69fb      	ldr	r3, [r7, #28]
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	3728      	adds	r7, #40	@ 0x28
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bd80      	pop	{r7, pc}
 800c5d0:	24004c68 	.word	0x24004c68
 800c5d4:	24004c7c 	.word	0x24004c7c
 800c5d8:	24004c6c 	.word	0x24004c6c
 800c5dc:	24004c60 	.word	0x24004c60
 800c5e0:	24004c70 	.word	0x24004c70
 800c5e4:	24004c74 	.word	0x24004c74

0800c5e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b086      	sub	sp, #24
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d04f      	beq.n	800c69a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c5fa:	2308      	movs	r3, #8
 800c5fc:	425b      	negs	r3, r3
 800c5fe:	697a      	ldr	r2, [r7, #20]
 800c600:	4413      	add	r3, r2
 800c602:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c608:	693b      	ldr	r3, [r7, #16]
 800c60a:	685a      	ldr	r2, [r3, #4]
 800c60c:	4b25      	ldr	r3, [pc, #148]	@ (800c6a4 <vPortFree+0xbc>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	4013      	ands	r3, r2
 800c612:	2b00      	cmp	r3, #0
 800c614:	d10b      	bne.n	800c62e <vPortFree+0x46>
	__asm volatile
 800c616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c61a:	f383 8811 	msr	BASEPRI, r3
 800c61e:	f3bf 8f6f 	isb	sy
 800c622:	f3bf 8f4f 	dsb	sy
 800c626:	60fb      	str	r3, [r7, #12]
}
 800c628:	bf00      	nop
 800c62a:	bf00      	nop
 800c62c:	e7fd      	b.n	800c62a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c62e:	693b      	ldr	r3, [r7, #16]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d00b      	beq.n	800c64e <vPortFree+0x66>
	__asm volatile
 800c636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c63a:	f383 8811 	msr	BASEPRI, r3
 800c63e:	f3bf 8f6f 	isb	sy
 800c642:	f3bf 8f4f 	dsb	sy
 800c646:	60bb      	str	r3, [r7, #8]
}
 800c648:	bf00      	nop
 800c64a:	bf00      	nop
 800c64c:	e7fd      	b.n	800c64a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	685a      	ldr	r2, [r3, #4]
 800c652:	4b14      	ldr	r3, [pc, #80]	@ (800c6a4 <vPortFree+0xbc>)
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	4013      	ands	r3, r2
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d01e      	beq.n	800c69a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c65c:	693b      	ldr	r3, [r7, #16]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d11a      	bne.n	800c69a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c664:	693b      	ldr	r3, [r7, #16]
 800c666:	685a      	ldr	r2, [r3, #4]
 800c668:	4b0e      	ldr	r3, [pc, #56]	@ (800c6a4 <vPortFree+0xbc>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	43db      	mvns	r3, r3
 800c66e:	401a      	ands	r2, r3
 800c670:	693b      	ldr	r3, [r7, #16]
 800c672:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c674:	f7fe f972 	bl	800a95c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	685a      	ldr	r2, [r3, #4]
 800c67c:	4b0a      	ldr	r3, [pc, #40]	@ (800c6a8 <vPortFree+0xc0>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	4413      	add	r3, r2
 800c682:	4a09      	ldr	r2, [pc, #36]	@ (800c6a8 <vPortFree+0xc0>)
 800c684:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c686:	6938      	ldr	r0, [r7, #16]
 800c688:	f000 f874 	bl	800c774 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c68c:	4b07      	ldr	r3, [pc, #28]	@ (800c6ac <vPortFree+0xc4>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	3301      	adds	r3, #1
 800c692:	4a06      	ldr	r2, [pc, #24]	@ (800c6ac <vPortFree+0xc4>)
 800c694:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c696:	f7fe f96f 	bl	800a978 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c69a:	bf00      	nop
 800c69c:	3718      	adds	r7, #24
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}
 800c6a2:	bf00      	nop
 800c6a4:	24004c7c 	.word	0x24004c7c
 800c6a8:	24004c6c 	.word	0x24004c6c
 800c6ac:	24004c78 	.word	0x24004c78

0800c6b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c6b0:	b480      	push	{r7}
 800c6b2:	b085      	sub	sp, #20
 800c6b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c6b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c6ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c6bc:	4b27      	ldr	r3, [pc, #156]	@ (800c75c <prvHeapInit+0xac>)
 800c6be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f003 0307 	and.w	r3, r3, #7
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d00c      	beq.n	800c6e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	3307      	adds	r3, #7
 800c6ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f023 0307 	bic.w	r3, r3, #7
 800c6d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c6d8:	68ba      	ldr	r2, [r7, #8]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	1ad3      	subs	r3, r2, r3
 800c6de:	4a1f      	ldr	r2, [pc, #124]	@ (800c75c <prvHeapInit+0xac>)
 800c6e0:	4413      	add	r3, r2
 800c6e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c6e8:	4a1d      	ldr	r2, [pc, #116]	@ (800c760 <prvHeapInit+0xb0>)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c6ee:	4b1c      	ldr	r3, [pc, #112]	@ (800c760 <prvHeapInit+0xb0>)
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	68ba      	ldr	r2, [r7, #8]
 800c6f8:	4413      	add	r3, r2
 800c6fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c6fc:	2208      	movs	r2, #8
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	1a9b      	subs	r3, r3, r2
 800c702:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	f023 0307 	bic.w	r3, r3, #7
 800c70a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	4a15      	ldr	r2, [pc, #84]	@ (800c764 <prvHeapInit+0xb4>)
 800c710:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c712:	4b14      	ldr	r3, [pc, #80]	@ (800c764 <prvHeapInit+0xb4>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	2200      	movs	r2, #0
 800c718:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c71a:	4b12      	ldr	r3, [pc, #72]	@ (800c764 <prvHeapInit+0xb4>)
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	2200      	movs	r2, #0
 800c720:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	68fa      	ldr	r2, [r7, #12]
 800c72a:	1ad2      	subs	r2, r2, r3
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c730:	4b0c      	ldr	r3, [pc, #48]	@ (800c764 <prvHeapInit+0xb4>)
 800c732:	681a      	ldr	r2, [r3, #0]
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	4a0a      	ldr	r2, [pc, #40]	@ (800c768 <prvHeapInit+0xb8>)
 800c73e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	685b      	ldr	r3, [r3, #4]
 800c744:	4a09      	ldr	r2, [pc, #36]	@ (800c76c <prvHeapInit+0xbc>)
 800c746:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c748:	4b09      	ldr	r3, [pc, #36]	@ (800c770 <prvHeapInit+0xc0>)
 800c74a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c74e:	601a      	str	r2, [r3, #0]
}
 800c750:	bf00      	nop
 800c752:	3714      	adds	r7, #20
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr
 800c75c:	24001060 	.word	0x24001060
 800c760:	24004c60 	.word	0x24004c60
 800c764:	24004c68 	.word	0x24004c68
 800c768:	24004c70 	.word	0x24004c70
 800c76c:	24004c6c 	.word	0x24004c6c
 800c770:	24004c7c 	.word	0x24004c7c

0800c774 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c774:	b480      	push	{r7}
 800c776:	b085      	sub	sp, #20
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c77c:	4b28      	ldr	r3, [pc, #160]	@ (800c820 <prvInsertBlockIntoFreeList+0xac>)
 800c77e:	60fb      	str	r3, [r7, #12]
 800c780:	e002      	b.n	800c788 <prvInsertBlockIntoFreeList+0x14>
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	60fb      	str	r3, [r7, #12]
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	687a      	ldr	r2, [r7, #4]
 800c78e:	429a      	cmp	r2, r3
 800c790:	d8f7      	bhi.n	800c782 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	685b      	ldr	r3, [r3, #4]
 800c79a:	68ba      	ldr	r2, [r7, #8]
 800c79c:	4413      	add	r3, r2
 800c79e:	687a      	ldr	r2, [r7, #4]
 800c7a0:	429a      	cmp	r2, r3
 800c7a2:	d108      	bne.n	800c7b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	685a      	ldr	r2, [r3, #4]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	685b      	ldr	r3, [r3, #4]
 800c7ac:	441a      	add	r2, r3
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	685b      	ldr	r3, [r3, #4]
 800c7be:	68ba      	ldr	r2, [r7, #8]
 800c7c0:	441a      	add	r2, r3
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	429a      	cmp	r2, r3
 800c7c8:	d118      	bne.n	800c7fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681a      	ldr	r2, [r3, #0]
 800c7ce:	4b15      	ldr	r3, [pc, #84]	@ (800c824 <prvInsertBlockIntoFreeList+0xb0>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	429a      	cmp	r2, r3
 800c7d4:	d00d      	beq.n	800c7f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	685a      	ldr	r2, [r3, #4]
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	685b      	ldr	r3, [r3, #4]
 800c7e0:	441a      	add	r2, r3
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	681a      	ldr	r2, [r3, #0]
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	601a      	str	r2, [r3, #0]
 800c7f0:	e008      	b.n	800c804 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c7f2:	4b0c      	ldr	r3, [pc, #48]	@ (800c824 <prvInsertBlockIntoFreeList+0xb0>)
 800c7f4:	681a      	ldr	r2, [r3, #0]
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	601a      	str	r2, [r3, #0]
 800c7fa:	e003      	b.n	800c804 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681a      	ldr	r2, [r3, #0]
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c804:	68fa      	ldr	r2, [r7, #12]
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	429a      	cmp	r2, r3
 800c80a:	d002      	beq.n	800c812 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	687a      	ldr	r2, [r7, #4]
 800c810:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c812:	bf00      	nop
 800c814:	3714      	adds	r7, #20
 800c816:	46bd      	mov	sp, r7
 800c818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81c:	4770      	bx	lr
 800c81e:	bf00      	nop
 800c820:	24004c60 	.word	0x24004c60
 800c824:	24004c68 	.word	0x24004c68

0800c828 <std>:
 800c828:	2300      	movs	r3, #0
 800c82a:	b510      	push	{r4, lr}
 800c82c:	4604      	mov	r4, r0
 800c82e:	e9c0 3300 	strd	r3, r3, [r0]
 800c832:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c836:	6083      	str	r3, [r0, #8]
 800c838:	8181      	strh	r1, [r0, #12]
 800c83a:	6643      	str	r3, [r0, #100]	@ 0x64
 800c83c:	81c2      	strh	r2, [r0, #14]
 800c83e:	6183      	str	r3, [r0, #24]
 800c840:	4619      	mov	r1, r3
 800c842:	2208      	movs	r2, #8
 800c844:	305c      	adds	r0, #92	@ 0x5c
 800c846:	f000 f921 	bl	800ca8c <memset>
 800c84a:	4b0d      	ldr	r3, [pc, #52]	@ (800c880 <std+0x58>)
 800c84c:	6263      	str	r3, [r4, #36]	@ 0x24
 800c84e:	4b0d      	ldr	r3, [pc, #52]	@ (800c884 <std+0x5c>)
 800c850:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c852:	4b0d      	ldr	r3, [pc, #52]	@ (800c888 <std+0x60>)
 800c854:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c856:	4b0d      	ldr	r3, [pc, #52]	@ (800c88c <std+0x64>)
 800c858:	6323      	str	r3, [r4, #48]	@ 0x30
 800c85a:	4b0d      	ldr	r3, [pc, #52]	@ (800c890 <std+0x68>)
 800c85c:	6224      	str	r4, [r4, #32]
 800c85e:	429c      	cmp	r4, r3
 800c860:	d006      	beq.n	800c870 <std+0x48>
 800c862:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c866:	4294      	cmp	r4, r2
 800c868:	d002      	beq.n	800c870 <std+0x48>
 800c86a:	33d0      	adds	r3, #208	@ 0xd0
 800c86c:	429c      	cmp	r4, r3
 800c86e:	d105      	bne.n	800c87c <std+0x54>
 800c870:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c878:	f000 b93a 	b.w	800caf0 <__retarget_lock_init_recursive>
 800c87c:	bd10      	pop	{r4, pc}
 800c87e:	bf00      	nop
 800c880:	0800d361 	.word	0x0800d361
 800c884:	0800d383 	.word	0x0800d383
 800c888:	0800d3bb 	.word	0x0800d3bb
 800c88c:	0800d3df 	.word	0x0800d3df
 800c890:	24004c80 	.word	0x24004c80

0800c894 <stdio_exit_handler>:
 800c894:	4a02      	ldr	r2, [pc, #8]	@ (800c8a0 <stdio_exit_handler+0xc>)
 800c896:	4903      	ldr	r1, [pc, #12]	@ (800c8a4 <stdio_exit_handler+0x10>)
 800c898:	4803      	ldr	r0, [pc, #12]	@ (800c8a8 <stdio_exit_handler+0x14>)
 800c89a:	f000 b869 	b.w	800c970 <_fwalk_sglue>
 800c89e:	bf00      	nop
 800c8a0:	24000030 	.word	0x24000030
 800c8a4:	0800d2f9 	.word	0x0800d2f9
 800c8a8:	24000040 	.word	0x24000040

0800c8ac <cleanup_stdio>:
 800c8ac:	6841      	ldr	r1, [r0, #4]
 800c8ae:	4b0c      	ldr	r3, [pc, #48]	@ (800c8e0 <cleanup_stdio+0x34>)
 800c8b0:	4299      	cmp	r1, r3
 800c8b2:	b510      	push	{r4, lr}
 800c8b4:	4604      	mov	r4, r0
 800c8b6:	d001      	beq.n	800c8bc <cleanup_stdio+0x10>
 800c8b8:	f000 fd1e 	bl	800d2f8 <_fflush_r>
 800c8bc:	68a1      	ldr	r1, [r4, #8]
 800c8be:	4b09      	ldr	r3, [pc, #36]	@ (800c8e4 <cleanup_stdio+0x38>)
 800c8c0:	4299      	cmp	r1, r3
 800c8c2:	d002      	beq.n	800c8ca <cleanup_stdio+0x1e>
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	f000 fd17 	bl	800d2f8 <_fflush_r>
 800c8ca:	68e1      	ldr	r1, [r4, #12]
 800c8cc:	4b06      	ldr	r3, [pc, #24]	@ (800c8e8 <cleanup_stdio+0x3c>)
 800c8ce:	4299      	cmp	r1, r3
 800c8d0:	d004      	beq.n	800c8dc <cleanup_stdio+0x30>
 800c8d2:	4620      	mov	r0, r4
 800c8d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8d8:	f000 bd0e 	b.w	800d2f8 <_fflush_r>
 800c8dc:	bd10      	pop	{r4, pc}
 800c8de:	bf00      	nop
 800c8e0:	24004c80 	.word	0x24004c80
 800c8e4:	24004ce8 	.word	0x24004ce8
 800c8e8:	24004d50 	.word	0x24004d50

0800c8ec <global_stdio_init.part.0>:
 800c8ec:	b510      	push	{r4, lr}
 800c8ee:	4b0b      	ldr	r3, [pc, #44]	@ (800c91c <global_stdio_init.part.0+0x30>)
 800c8f0:	4c0b      	ldr	r4, [pc, #44]	@ (800c920 <global_stdio_init.part.0+0x34>)
 800c8f2:	4a0c      	ldr	r2, [pc, #48]	@ (800c924 <global_stdio_init.part.0+0x38>)
 800c8f4:	601a      	str	r2, [r3, #0]
 800c8f6:	4620      	mov	r0, r4
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	2104      	movs	r1, #4
 800c8fc:	f7ff ff94 	bl	800c828 <std>
 800c900:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c904:	2201      	movs	r2, #1
 800c906:	2109      	movs	r1, #9
 800c908:	f7ff ff8e 	bl	800c828 <std>
 800c90c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c910:	2202      	movs	r2, #2
 800c912:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c916:	2112      	movs	r1, #18
 800c918:	f7ff bf86 	b.w	800c828 <std>
 800c91c:	24004db8 	.word	0x24004db8
 800c920:	24004c80 	.word	0x24004c80
 800c924:	0800c895 	.word	0x0800c895

0800c928 <__sfp_lock_acquire>:
 800c928:	4801      	ldr	r0, [pc, #4]	@ (800c930 <__sfp_lock_acquire+0x8>)
 800c92a:	f000 b8e2 	b.w	800caf2 <__retarget_lock_acquire_recursive>
 800c92e:	bf00      	nop
 800c930:	24004dbd 	.word	0x24004dbd

0800c934 <__sfp_lock_release>:
 800c934:	4801      	ldr	r0, [pc, #4]	@ (800c93c <__sfp_lock_release+0x8>)
 800c936:	f000 b8dd 	b.w	800caf4 <__retarget_lock_release_recursive>
 800c93a:	bf00      	nop
 800c93c:	24004dbd 	.word	0x24004dbd

0800c940 <__sinit>:
 800c940:	b510      	push	{r4, lr}
 800c942:	4604      	mov	r4, r0
 800c944:	f7ff fff0 	bl	800c928 <__sfp_lock_acquire>
 800c948:	6a23      	ldr	r3, [r4, #32]
 800c94a:	b11b      	cbz	r3, 800c954 <__sinit+0x14>
 800c94c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c950:	f7ff bff0 	b.w	800c934 <__sfp_lock_release>
 800c954:	4b04      	ldr	r3, [pc, #16]	@ (800c968 <__sinit+0x28>)
 800c956:	6223      	str	r3, [r4, #32]
 800c958:	4b04      	ldr	r3, [pc, #16]	@ (800c96c <__sinit+0x2c>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d1f5      	bne.n	800c94c <__sinit+0xc>
 800c960:	f7ff ffc4 	bl	800c8ec <global_stdio_init.part.0>
 800c964:	e7f2      	b.n	800c94c <__sinit+0xc>
 800c966:	bf00      	nop
 800c968:	0800c8ad 	.word	0x0800c8ad
 800c96c:	24004db8 	.word	0x24004db8

0800c970 <_fwalk_sglue>:
 800c970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c974:	4607      	mov	r7, r0
 800c976:	4688      	mov	r8, r1
 800c978:	4614      	mov	r4, r2
 800c97a:	2600      	movs	r6, #0
 800c97c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c980:	f1b9 0901 	subs.w	r9, r9, #1
 800c984:	d505      	bpl.n	800c992 <_fwalk_sglue+0x22>
 800c986:	6824      	ldr	r4, [r4, #0]
 800c988:	2c00      	cmp	r4, #0
 800c98a:	d1f7      	bne.n	800c97c <_fwalk_sglue+0xc>
 800c98c:	4630      	mov	r0, r6
 800c98e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c992:	89ab      	ldrh	r3, [r5, #12]
 800c994:	2b01      	cmp	r3, #1
 800c996:	d907      	bls.n	800c9a8 <_fwalk_sglue+0x38>
 800c998:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c99c:	3301      	adds	r3, #1
 800c99e:	d003      	beq.n	800c9a8 <_fwalk_sglue+0x38>
 800c9a0:	4629      	mov	r1, r5
 800c9a2:	4638      	mov	r0, r7
 800c9a4:	47c0      	blx	r8
 800c9a6:	4306      	orrs	r6, r0
 800c9a8:	3568      	adds	r5, #104	@ 0x68
 800c9aa:	e7e9      	b.n	800c980 <_fwalk_sglue+0x10>

0800c9ac <iprintf>:
 800c9ac:	b40f      	push	{r0, r1, r2, r3}
 800c9ae:	b507      	push	{r0, r1, r2, lr}
 800c9b0:	4906      	ldr	r1, [pc, #24]	@ (800c9cc <iprintf+0x20>)
 800c9b2:	ab04      	add	r3, sp, #16
 800c9b4:	6808      	ldr	r0, [r1, #0]
 800c9b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9ba:	6881      	ldr	r1, [r0, #8]
 800c9bc:	9301      	str	r3, [sp, #4]
 800c9be:	f000 f8d1 	bl	800cb64 <_vfiprintf_r>
 800c9c2:	b003      	add	sp, #12
 800c9c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9c8:	b004      	add	sp, #16
 800c9ca:	4770      	bx	lr
 800c9cc:	2400003c 	.word	0x2400003c

0800c9d0 <_puts_r>:
 800c9d0:	6a03      	ldr	r3, [r0, #32]
 800c9d2:	b570      	push	{r4, r5, r6, lr}
 800c9d4:	6884      	ldr	r4, [r0, #8]
 800c9d6:	4605      	mov	r5, r0
 800c9d8:	460e      	mov	r6, r1
 800c9da:	b90b      	cbnz	r3, 800c9e0 <_puts_r+0x10>
 800c9dc:	f7ff ffb0 	bl	800c940 <__sinit>
 800c9e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c9e2:	07db      	lsls	r3, r3, #31
 800c9e4:	d405      	bmi.n	800c9f2 <_puts_r+0x22>
 800c9e6:	89a3      	ldrh	r3, [r4, #12]
 800c9e8:	0598      	lsls	r0, r3, #22
 800c9ea:	d402      	bmi.n	800c9f2 <_puts_r+0x22>
 800c9ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c9ee:	f000 f880 	bl	800caf2 <__retarget_lock_acquire_recursive>
 800c9f2:	89a3      	ldrh	r3, [r4, #12]
 800c9f4:	0719      	lsls	r1, r3, #28
 800c9f6:	d502      	bpl.n	800c9fe <_puts_r+0x2e>
 800c9f8:	6923      	ldr	r3, [r4, #16]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d135      	bne.n	800ca6a <_puts_r+0x9a>
 800c9fe:	4621      	mov	r1, r4
 800ca00:	4628      	mov	r0, r5
 800ca02:	f000 fd2f 	bl	800d464 <__swsetup_r>
 800ca06:	b380      	cbz	r0, 800ca6a <_puts_r+0x9a>
 800ca08:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ca0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca0e:	07da      	lsls	r2, r3, #31
 800ca10:	d405      	bmi.n	800ca1e <_puts_r+0x4e>
 800ca12:	89a3      	ldrh	r3, [r4, #12]
 800ca14:	059b      	lsls	r3, r3, #22
 800ca16:	d402      	bmi.n	800ca1e <_puts_r+0x4e>
 800ca18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca1a:	f000 f86b 	bl	800caf4 <__retarget_lock_release_recursive>
 800ca1e:	4628      	mov	r0, r5
 800ca20:	bd70      	pop	{r4, r5, r6, pc}
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	da04      	bge.n	800ca30 <_puts_r+0x60>
 800ca26:	69a2      	ldr	r2, [r4, #24]
 800ca28:	429a      	cmp	r2, r3
 800ca2a:	dc17      	bgt.n	800ca5c <_puts_r+0x8c>
 800ca2c:	290a      	cmp	r1, #10
 800ca2e:	d015      	beq.n	800ca5c <_puts_r+0x8c>
 800ca30:	6823      	ldr	r3, [r4, #0]
 800ca32:	1c5a      	adds	r2, r3, #1
 800ca34:	6022      	str	r2, [r4, #0]
 800ca36:	7019      	strb	r1, [r3, #0]
 800ca38:	68a3      	ldr	r3, [r4, #8]
 800ca3a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ca3e:	3b01      	subs	r3, #1
 800ca40:	60a3      	str	r3, [r4, #8]
 800ca42:	2900      	cmp	r1, #0
 800ca44:	d1ed      	bne.n	800ca22 <_puts_r+0x52>
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	da11      	bge.n	800ca6e <_puts_r+0x9e>
 800ca4a:	4622      	mov	r2, r4
 800ca4c:	210a      	movs	r1, #10
 800ca4e:	4628      	mov	r0, r5
 800ca50:	f000 fcc9 	bl	800d3e6 <__swbuf_r>
 800ca54:	3001      	adds	r0, #1
 800ca56:	d0d7      	beq.n	800ca08 <_puts_r+0x38>
 800ca58:	250a      	movs	r5, #10
 800ca5a:	e7d7      	b.n	800ca0c <_puts_r+0x3c>
 800ca5c:	4622      	mov	r2, r4
 800ca5e:	4628      	mov	r0, r5
 800ca60:	f000 fcc1 	bl	800d3e6 <__swbuf_r>
 800ca64:	3001      	adds	r0, #1
 800ca66:	d1e7      	bne.n	800ca38 <_puts_r+0x68>
 800ca68:	e7ce      	b.n	800ca08 <_puts_r+0x38>
 800ca6a:	3e01      	subs	r6, #1
 800ca6c:	e7e4      	b.n	800ca38 <_puts_r+0x68>
 800ca6e:	6823      	ldr	r3, [r4, #0]
 800ca70:	1c5a      	adds	r2, r3, #1
 800ca72:	6022      	str	r2, [r4, #0]
 800ca74:	220a      	movs	r2, #10
 800ca76:	701a      	strb	r2, [r3, #0]
 800ca78:	e7ee      	b.n	800ca58 <_puts_r+0x88>
	...

0800ca7c <puts>:
 800ca7c:	4b02      	ldr	r3, [pc, #8]	@ (800ca88 <puts+0xc>)
 800ca7e:	4601      	mov	r1, r0
 800ca80:	6818      	ldr	r0, [r3, #0]
 800ca82:	f7ff bfa5 	b.w	800c9d0 <_puts_r>
 800ca86:	bf00      	nop
 800ca88:	2400003c 	.word	0x2400003c

0800ca8c <memset>:
 800ca8c:	4402      	add	r2, r0
 800ca8e:	4603      	mov	r3, r0
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d100      	bne.n	800ca96 <memset+0xa>
 800ca94:	4770      	bx	lr
 800ca96:	f803 1b01 	strb.w	r1, [r3], #1
 800ca9a:	e7f9      	b.n	800ca90 <memset+0x4>

0800ca9c <__errno>:
 800ca9c:	4b01      	ldr	r3, [pc, #4]	@ (800caa4 <__errno+0x8>)
 800ca9e:	6818      	ldr	r0, [r3, #0]
 800caa0:	4770      	bx	lr
 800caa2:	bf00      	nop
 800caa4:	2400003c 	.word	0x2400003c

0800caa8 <__libc_init_array>:
 800caa8:	b570      	push	{r4, r5, r6, lr}
 800caaa:	4d0d      	ldr	r5, [pc, #52]	@ (800cae0 <__libc_init_array+0x38>)
 800caac:	4c0d      	ldr	r4, [pc, #52]	@ (800cae4 <__libc_init_array+0x3c>)
 800caae:	1b64      	subs	r4, r4, r5
 800cab0:	10a4      	asrs	r4, r4, #2
 800cab2:	2600      	movs	r6, #0
 800cab4:	42a6      	cmp	r6, r4
 800cab6:	d109      	bne.n	800cacc <__libc_init_array+0x24>
 800cab8:	4d0b      	ldr	r5, [pc, #44]	@ (800cae8 <__libc_init_array+0x40>)
 800caba:	4c0c      	ldr	r4, [pc, #48]	@ (800caec <__libc_init_array+0x44>)
 800cabc:	f000 fe4c 	bl	800d758 <_init>
 800cac0:	1b64      	subs	r4, r4, r5
 800cac2:	10a4      	asrs	r4, r4, #2
 800cac4:	2600      	movs	r6, #0
 800cac6:	42a6      	cmp	r6, r4
 800cac8:	d105      	bne.n	800cad6 <__libc_init_array+0x2e>
 800caca:	bd70      	pop	{r4, r5, r6, pc}
 800cacc:	f855 3b04 	ldr.w	r3, [r5], #4
 800cad0:	4798      	blx	r3
 800cad2:	3601      	adds	r6, #1
 800cad4:	e7ee      	b.n	800cab4 <__libc_init_array+0xc>
 800cad6:	f855 3b04 	ldr.w	r3, [r5], #4
 800cada:	4798      	blx	r3
 800cadc:	3601      	adds	r6, #1
 800cade:	e7f2      	b.n	800cac6 <__libc_init_array+0x1e>
 800cae0:	0800dafc 	.word	0x0800dafc
 800cae4:	0800dafc 	.word	0x0800dafc
 800cae8:	0800dafc 	.word	0x0800dafc
 800caec:	0800db00 	.word	0x0800db00

0800caf0 <__retarget_lock_init_recursive>:
 800caf0:	4770      	bx	lr

0800caf2 <__retarget_lock_acquire_recursive>:
 800caf2:	4770      	bx	lr

0800caf4 <__retarget_lock_release_recursive>:
 800caf4:	4770      	bx	lr

0800caf6 <memcpy>:
 800caf6:	440a      	add	r2, r1
 800caf8:	4291      	cmp	r1, r2
 800cafa:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800cafe:	d100      	bne.n	800cb02 <memcpy+0xc>
 800cb00:	4770      	bx	lr
 800cb02:	b510      	push	{r4, lr}
 800cb04:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb08:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb0c:	4291      	cmp	r1, r2
 800cb0e:	d1f9      	bne.n	800cb04 <memcpy+0xe>
 800cb10:	bd10      	pop	{r4, pc}

0800cb12 <__sfputc_r>:
 800cb12:	6893      	ldr	r3, [r2, #8]
 800cb14:	3b01      	subs	r3, #1
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	b410      	push	{r4}
 800cb1a:	6093      	str	r3, [r2, #8]
 800cb1c:	da08      	bge.n	800cb30 <__sfputc_r+0x1e>
 800cb1e:	6994      	ldr	r4, [r2, #24]
 800cb20:	42a3      	cmp	r3, r4
 800cb22:	db01      	blt.n	800cb28 <__sfputc_r+0x16>
 800cb24:	290a      	cmp	r1, #10
 800cb26:	d103      	bne.n	800cb30 <__sfputc_r+0x1e>
 800cb28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb2c:	f000 bc5b 	b.w	800d3e6 <__swbuf_r>
 800cb30:	6813      	ldr	r3, [r2, #0]
 800cb32:	1c58      	adds	r0, r3, #1
 800cb34:	6010      	str	r0, [r2, #0]
 800cb36:	7019      	strb	r1, [r3, #0]
 800cb38:	4608      	mov	r0, r1
 800cb3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb3e:	4770      	bx	lr

0800cb40 <__sfputs_r>:
 800cb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb42:	4606      	mov	r6, r0
 800cb44:	460f      	mov	r7, r1
 800cb46:	4614      	mov	r4, r2
 800cb48:	18d5      	adds	r5, r2, r3
 800cb4a:	42ac      	cmp	r4, r5
 800cb4c:	d101      	bne.n	800cb52 <__sfputs_r+0x12>
 800cb4e:	2000      	movs	r0, #0
 800cb50:	e007      	b.n	800cb62 <__sfputs_r+0x22>
 800cb52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb56:	463a      	mov	r2, r7
 800cb58:	4630      	mov	r0, r6
 800cb5a:	f7ff ffda 	bl	800cb12 <__sfputc_r>
 800cb5e:	1c43      	adds	r3, r0, #1
 800cb60:	d1f3      	bne.n	800cb4a <__sfputs_r+0xa>
 800cb62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cb64 <_vfiprintf_r>:
 800cb64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb68:	460d      	mov	r5, r1
 800cb6a:	b09d      	sub	sp, #116	@ 0x74
 800cb6c:	4614      	mov	r4, r2
 800cb6e:	4698      	mov	r8, r3
 800cb70:	4606      	mov	r6, r0
 800cb72:	b118      	cbz	r0, 800cb7c <_vfiprintf_r+0x18>
 800cb74:	6a03      	ldr	r3, [r0, #32]
 800cb76:	b90b      	cbnz	r3, 800cb7c <_vfiprintf_r+0x18>
 800cb78:	f7ff fee2 	bl	800c940 <__sinit>
 800cb7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb7e:	07d9      	lsls	r1, r3, #31
 800cb80:	d405      	bmi.n	800cb8e <_vfiprintf_r+0x2a>
 800cb82:	89ab      	ldrh	r3, [r5, #12]
 800cb84:	059a      	lsls	r2, r3, #22
 800cb86:	d402      	bmi.n	800cb8e <_vfiprintf_r+0x2a>
 800cb88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb8a:	f7ff ffb2 	bl	800caf2 <__retarget_lock_acquire_recursive>
 800cb8e:	89ab      	ldrh	r3, [r5, #12]
 800cb90:	071b      	lsls	r3, r3, #28
 800cb92:	d501      	bpl.n	800cb98 <_vfiprintf_r+0x34>
 800cb94:	692b      	ldr	r3, [r5, #16]
 800cb96:	b99b      	cbnz	r3, 800cbc0 <_vfiprintf_r+0x5c>
 800cb98:	4629      	mov	r1, r5
 800cb9a:	4630      	mov	r0, r6
 800cb9c:	f000 fc62 	bl	800d464 <__swsetup_r>
 800cba0:	b170      	cbz	r0, 800cbc0 <_vfiprintf_r+0x5c>
 800cba2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cba4:	07dc      	lsls	r4, r3, #31
 800cba6:	d504      	bpl.n	800cbb2 <_vfiprintf_r+0x4e>
 800cba8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbac:	b01d      	add	sp, #116	@ 0x74
 800cbae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbb2:	89ab      	ldrh	r3, [r5, #12]
 800cbb4:	0598      	lsls	r0, r3, #22
 800cbb6:	d4f7      	bmi.n	800cba8 <_vfiprintf_r+0x44>
 800cbb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbba:	f7ff ff9b 	bl	800caf4 <__retarget_lock_release_recursive>
 800cbbe:	e7f3      	b.n	800cba8 <_vfiprintf_r+0x44>
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbc4:	2320      	movs	r3, #32
 800cbc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cbca:	f8cd 800c 	str.w	r8, [sp, #12]
 800cbce:	2330      	movs	r3, #48	@ 0x30
 800cbd0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cd80 <_vfiprintf_r+0x21c>
 800cbd4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cbd8:	f04f 0901 	mov.w	r9, #1
 800cbdc:	4623      	mov	r3, r4
 800cbde:	469a      	mov	sl, r3
 800cbe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cbe4:	b10a      	cbz	r2, 800cbea <_vfiprintf_r+0x86>
 800cbe6:	2a25      	cmp	r2, #37	@ 0x25
 800cbe8:	d1f9      	bne.n	800cbde <_vfiprintf_r+0x7a>
 800cbea:	ebba 0b04 	subs.w	fp, sl, r4
 800cbee:	d00b      	beq.n	800cc08 <_vfiprintf_r+0xa4>
 800cbf0:	465b      	mov	r3, fp
 800cbf2:	4622      	mov	r2, r4
 800cbf4:	4629      	mov	r1, r5
 800cbf6:	4630      	mov	r0, r6
 800cbf8:	f7ff ffa2 	bl	800cb40 <__sfputs_r>
 800cbfc:	3001      	adds	r0, #1
 800cbfe:	f000 80a7 	beq.w	800cd50 <_vfiprintf_r+0x1ec>
 800cc02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc04:	445a      	add	r2, fp
 800cc06:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc08:	f89a 3000 	ldrb.w	r3, [sl]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	f000 809f 	beq.w	800cd50 <_vfiprintf_r+0x1ec>
 800cc12:	2300      	movs	r3, #0
 800cc14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cc18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc1c:	f10a 0a01 	add.w	sl, sl, #1
 800cc20:	9304      	str	r3, [sp, #16]
 800cc22:	9307      	str	r3, [sp, #28]
 800cc24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cc28:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc2a:	4654      	mov	r4, sl
 800cc2c:	2205      	movs	r2, #5
 800cc2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc32:	4853      	ldr	r0, [pc, #332]	@ (800cd80 <_vfiprintf_r+0x21c>)
 800cc34:	f7f3 fb54 	bl	80002e0 <memchr>
 800cc38:	9a04      	ldr	r2, [sp, #16]
 800cc3a:	b9d8      	cbnz	r0, 800cc74 <_vfiprintf_r+0x110>
 800cc3c:	06d1      	lsls	r1, r2, #27
 800cc3e:	bf44      	itt	mi
 800cc40:	2320      	movmi	r3, #32
 800cc42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc46:	0713      	lsls	r3, r2, #28
 800cc48:	bf44      	itt	mi
 800cc4a:	232b      	movmi	r3, #43	@ 0x2b
 800cc4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc50:	f89a 3000 	ldrb.w	r3, [sl]
 800cc54:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc56:	d015      	beq.n	800cc84 <_vfiprintf_r+0x120>
 800cc58:	9a07      	ldr	r2, [sp, #28]
 800cc5a:	4654      	mov	r4, sl
 800cc5c:	2000      	movs	r0, #0
 800cc5e:	f04f 0c0a 	mov.w	ip, #10
 800cc62:	4621      	mov	r1, r4
 800cc64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc68:	3b30      	subs	r3, #48	@ 0x30
 800cc6a:	2b09      	cmp	r3, #9
 800cc6c:	d94b      	bls.n	800cd06 <_vfiprintf_r+0x1a2>
 800cc6e:	b1b0      	cbz	r0, 800cc9e <_vfiprintf_r+0x13a>
 800cc70:	9207      	str	r2, [sp, #28]
 800cc72:	e014      	b.n	800cc9e <_vfiprintf_r+0x13a>
 800cc74:	eba0 0308 	sub.w	r3, r0, r8
 800cc78:	fa09 f303 	lsl.w	r3, r9, r3
 800cc7c:	4313      	orrs	r3, r2
 800cc7e:	9304      	str	r3, [sp, #16]
 800cc80:	46a2      	mov	sl, r4
 800cc82:	e7d2      	b.n	800cc2a <_vfiprintf_r+0xc6>
 800cc84:	9b03      	ldr	r3, [sp, #12]
 800cc86:	1d19      	adds	r1, r3, #4
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	9103      	str	r1, [sp, #12]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	bfbb      	ittet	lt
 800cc90:	425b      	neglt	r3, r3
 800cc92:	f042 0202 	orrlt.w	r2, r2, #2
 800cc96:	9307      	strge	r3, [sp, #28]
 800cc98:	9307      	strlt	r3, [sp, #28]
 800cc9a:	bfb8      	it	lt
 800cc9c:	9204      	strlt	r2, [sp, #16]
 800cc9e:	7823      	ldrb	r3, [r4, #0]
 800cca0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cca2:	d10a      	bne.n	800ccba <_vfiprintf_r+0x156>
 800cca4:	7863      	ldrb	r3, [r4, #1]
 800cca6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cca8:	d132      	bne.n	800cd10 <_vfiprintf_r+0x1ac>
 800ccaa:	9b03      	ldr	r3, [sp, #12]
 800ccac:	1d1a      	adds	r2, r3, #4
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	9203      	str	r2, [sp, #12]
 800ccb2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ccb6:	3402      	adds	r4, #2
 800ccb8:	9305      	str	r3, [sp, #20]
 800ccba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cd90 <_vfiprintf_r+0x22c>
 800ccbe:	7821      	ldrb	r1, [r4, #0]
 800ccc0:	2203      	movs	r2, #3
 800ccc2:	4650      	mov	r0, sl
 800ccc4:	f7f3 fb0c 	bl	80002e0 <memchr>
 800ccc8:	b138      	cbz	r0, 800ccda <_vfiprintf_r+0x176>
 800ccca:	9b04      	ldr	r3, [sp, #16]
 800cccc:	eba0 000a 	sub.w	r0, r0, sl
 800ccd0:	2240      	movs	r2, #64	@ 0x40
 800ccd2:	4082      	lsls	r2, r0
 800ccd4:	4313      	orrs	r3, r2
 800ccd6:	3401      	adds	r4, #1
 800ccd8:	9304      	str	r3, [sp, #16]
 800ccda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccde:	4829      	ldr	r0, [pc, #164]	@ (800cd84 <_vfiprintf_r+0x220>)
 800cce0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cce4:	2206      	movs	r2, #6
 800cce6:	f7f3 fafb 	bl	80002e0 <memchr>
 800ccea:	2800      	cmp	r0, #0
 800ccec:	d03f      	beq.n	800cd6e <_vfiprintf_r+0x20a>
 800ccee:	4b26      	ldr	r3, [pc, #152]	@ (800cd88 <_vfiprintf_r+0x224>)
 800ccf0:	bb1b      	cbnz	r3, 800cd3a <_vfiprintf_r+0x1d6>
 800ccf2:	9b03      	ldr	r3, [sp, #12]
 800ccf4:	3307      	adds	r3, #7
 800ccf6:	f023 0307 	bic.w	r3, r3, #7
 800ccfa:	3308      	adds	r3, #8
 800ccfc:	9303      	str	r3, [sp, #12]
 800ccfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd00:	443b      	add	r3, r7
 800cd02:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd04:	e76a      	b.n	800cbdc <_vfiprintf_r+0x78>
 800cd06:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd0a:	460c      	mov	r4, r1
 800cd0c:	2001      	movs	r0, #1
 800cd0e:	e7a8      	b.n	800cc62 <_vfiprintf_r+0xfe>
 800cd10:	2300      	movs	r3, #0
 800cd12:	3401      	adds	r4, #1
 800cd14:	9305      	str	r3, [sp, #20]
 800cd16:	4619      	mov	r1, r3
 800cd18:	f04f 0c0a 	mov.w	ip, #10
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd22:	3a30      	subs	r2, #48	@ 0x30
 800cd24:	2a09      	cmp	r2, #9
 800cd26:	d903      	bls.n	800cd30 <_vfiprintf_r+0x1cc>
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d0c6      	beq.n	800ccba <_vfiprintf_r+0x156>
 800cd2c:	9105      	str	r1, [sp, #20]
 800cd2e:	e7c4      	b.n	800ccba <_vfiprintf_r+0x156>
 800cd30:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd34:	4604      	mov	r4, r0
 800cd36:	2301      	movs	r3, #1
 800cd38:	e7f0      	b.n	800cd1c <_vfiprintf_r+0x1b8>
 800cd3a:	ab03      	add	r3, sp, #12
 800cd3c:	9300      	str	r3, [sp, #0]
 800cd3e:	462a      	mov	r2, r5
 800cd40:	4b12      	ldr	r3, [pc, #72]	@ (800cd8c <_vfiprintf_r+0x228>)
 800cd42:	a904      	add	r1, sp, #16
 800cd44:	4630      	mov	r0, r6
 800cd46:	f3af 8000 	nop.w
 800cd4a:	4607      	mov	r7, r0
 800cd4c:	1c78      	adds	r0, r7, #1
 800cd4e:	d1d6      	bne.n	800ccfe <_vfiprintf_r+0x19a>
 800cd50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd52:	07d9      	lsls	r1, r3, #31
 800cd54:	d405      	bmi.n	800cd62 <_vfiprintf_r+0x1fe>
 800cd56:	89ab      	ldrh	r3, [r5, #12]
 800cd58:	059a      	lsls	r2, r3, #22
 800cd5a:	d402      	bmi.n	800cd62 <_vfiprintf_r+0x1fe>
 800cd5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd5e:	f7ff fec9 	bl	800caf4 <__retarget_lock_release_recursive>
 800cd62:	89ab      	ldrh	r3, [r5, #12]
 800cd64:	065b      	lsls	r3, r3, #25
 800cd66:	f53f af1f 	bmi.w	800cba8 <_vfiprintf_r+0x44>
 800cd6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cd6c:	e71e      	b.n	800cbac <_vfiprintf_r+0x48>
 800cd6e:	ab03      	add	r3, sp, #12
 800cd70:	9300      	str	r3, [sp, #0]
 800cd72:	462a      	mov	r2, r5
 800cd74:	4b05      	ldr	r3, [pc, #20]	@ (800cd8c <_vfiprintf_r+0x228>)
 800cd76:	a904      	add	r1, sp, #16
 800cd78:	4630      	mov	r0, r6
 800cd7a:	f000 f91b 	bl	800cfb4 <_printf_i>
 800cd7e:	e7e4      	b.n	800cd4a <_vfiprintf_r+0x1e6>
 800cd80:	0800dac0 	.word	0x0800dac0
 800cd84:	0800daca 	.word	0x0800daca
 800cd88:	00000000 	.word	0x00000000
 800cd8c:	0800cb41 	.word	0x0800cb41
 800cd90:	0800dac6 	.word	0x0800dac6

0800cd94 <sbrk_aligned>:
 800cd94:	b570      	push	{r4, r5, r6, lr}
 800cd96:	4e0f      	ldr	r6, [pc, #60]	@ (800cdd4 <sbrk_aligned+0x40>)
 800cd98:	460c      	mov	r4, r1
 800cd9a:	6831      	ldr	r1, [r6, #0]
 800cd9c:	4605      	mov	r5, r0
 800cd9e:	b911      	cbnz	r1, 800cda6 <sbrk_aligned+0x12>
 800cda0:	f000 fc4c 	bl	800d63c <_sbrk_r>
 800cda4:	6030      	str	r0, [r6, #0]
 800cda6:	4621      	mov	r1, r4
 800cda8:	4628      	mov	r0, r5
 800cdaa:	f000 fc47 	bl	800d63c <_sbrk_r>
 800cdae:	1c43      	adds	r3, r0, #1
 800cdb0:	d103      	bne.n	800cdba <sbrk_aligned+0x26>
 800cdb2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cdb6:	4620      	mov	r0, r4
 800cdb8:	bd70      	pop	{r4, r5, r6, pc}
 800cdba:	1cc4      	adds	r4, r0, #3
 800cdbc:	f024 0403 	bic.w	r4, r4, #3
 800cdc0:	42a0      	cmp	r0, r4
 800cdc2:	d0f8      	beq.n	800cdb6 <sbrk_aligned+0x22>
 800cdc4:	1a21      	subs	r1, r4, r0
 800cdc6:	4628      	mov	r0, r5
 800cdc8:	f000 fc38 	bl	800d63c <_sbrk_r>
 800cdcc:	3001      	adds	r0, #1
 800cdce:	d1f2      	bne.n	800cdb6 <sbrk_aligned+0x22>
 800cdd0:	e7ef      	b.n	800cdb2 <sbrk_aligned+0x1e>
 800cdd2:	bf00      	nop
 800cdd4:	24004dc0 	.word	0x24004dc0

0800cdd8 <_malloc_r>:
 800cdd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cddc:	1ccd      	adds	r5, r1, #3
 800cdde:	f025 0503 	bic.w	r5, r5, #3
 800cde2:	3508      	adds	r5, #8
 800cde4:	2d0c      	cmp	r5, #12
 800cde6:	bf38      	it	cc
 800cde8:	250c      	movcc	r5, #12
 800cdea:	2d00      	cmp	r5, #0
 800cdec:	4606      	mov	r6, r0
 800cdee:	db01      	blt.n	800cdf4 <_malloc_r+0x1c>
 800cdf0:	42a9      	cmp	r1, r5
 800cdf2:	d904      	bls.n	800cdfe <_malloc_r+0x26>
 800cdf4:	230c      	movs	r3, #12
 800cdf6:	6033      	str	r3, [r6, #0]
 800cdf8:	2000      	movs	r0, #0
 800cdfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ced4 <_malloc_r+0xfc>
 800ce02:	f000 faa1 	bl	800d348 <__malloc_lock>
 800ce06:	f8d8 3000 	ldr.w	r3, [r8]
 800ce0a:	461c      	mov	r4, r3
 800ce0c:	bb44      	cbnz	r4, 800ce60 <_malloc_r+0x88>
 800ce0e:	4629      	mov	r1, r5
 800ce10:	4630      	mov	r0, r6
 800ce12:	f7ff ffbf 	bl	800cd94 <sbrk_aligned>
 800ce16:	1c43      	adds	r3, r0, #1
 800ce18:	4604      	mov	r4, r0
 800ce1a:	d158      	bne.n	800cece <_malloc_r+0xf6>
 800ce1c:	f8d8 4000 	ldr.w	r4, [r8]
 800ce20:	4627      	mov	r7, r4
 800ce22:	2f00      	cmp	r7, #0
 800ce24:	d143      	bne.n	800ceae <_malloc_r+0xd6>
 800ce26:	2c00      	cmp	r4, #0
 800ce28:	d04b      	beq.n	800cec2 <_malloc_r+0xea>
 800ce2a:	6823      	ldr	r3, [r4, #0]
 800ce2c:	4639      	mov	r1, r7
 800ce2e:	4630      	mov	r0, r6
 800ce30:	eb04 0903 	add.w	r9, r4, r3
 800ce34:	f000 fc02 	bl	800d63c <_sbrk_r>
 800ce38:	4581      	cmp	r9, r0
 800ce3a:	d142      	bne.n	800cec2 <_malloc_r+0xea>
 800ce3c:	6821      	ldr	r1, [r4, #0]
 800ce3e:	1a6d      	subs	r5, r5, r1
 800ce40:	4629      	mov	r1, r5
 800ce42:	4630      	mov	r0, r6
 800ce44:	f7ff ffa6 	bl	800cd94 <sbrk_aligned>
 800ce48:	3001      	adds	r0, #1
 800ce4a:	d03a      	beq.n	800cec2 <_malloc_r+0xea>
 800ce4c:	6823      	ldr	r3, [r4, #0]
 800ce4e:	442b      	add	r3, r5
 800ce50:	6023      	str	r3, [r4, #0]
 800ce52:	f8d8 3000 	ldr.w	r3, [r8]
 800ce56:	685a      	ldr	r2, [r3, #4]
 800ce58:	bb62      	cbnz	r2, 800ceb4 <_malloc_r+0xdc>
 800ce5a:	f8c8 7000 	str.w	r7, [r8]
 800ce5e:	e00f      	b.n	800ce80 <_malloc_r+0xa8>
 800ce60:	6822      	ldr	r2, [r4, #0]
 800ce62:	1b52      	subs	r2, r2, r5
 800ce64:	d420      	bmi.n	800cea8 <_malloc_r+0xd0>
 800ce66:	2a0b      	cmp	r2, #11
 800ce68:	d917      	bls.n	800ce9a <_malloc_r+0xc2>
 800ce6a:	1961      	adds	r1, r4, r5
 800ce6c:	42a3      	cmp	r3, r4
 800ce6e:	6025      	str	r5, [r4, #0]
 800ce70:	bf18      	it	ne
 800ce72:	6059      	strne	r1, [r3, #4]
 800ce74:	6863      	ldr	r3, [r4, #4]
 800ce76:	bf08      	it	eq
 800ce78:	f8c8 1000 	streq.w	r1, [r8]
 800ce7c:	5162      	str	r2, [r4, r5]
 800ce7e:	604b      	str	r3, [r1, #4]
 800ce80:	4630      	mov	r0, r6
 800ce82:	f000 fa67 	bl	800d354 <__malloc_unlock>
 800ce86:	f104 000b 	add.w	r0, r4, #11
 800ce8a:	1d23      	adds	r3, r4, #4
 800ce8c:	f020 0007 	bic.w	r0, r0, #7
 800ce90:	1ac2      	subs	r2, r0, r3
 800ce92:	bf1c      	itt	ne
 800ce94:	1a1b      	subne	r3, r3, r0
 800ce96:	50a3      	strne	r3, [r4, r2]
 800ce98:	e7af      	b.n	800cdfa <_malloc_r+0x22>
 800ce9a:	6862      	ldr	r2, [r4, #4]
 800ce9c:	42a3      	cmp	r3, r4
 800ce9e:	bf0c      	ite	eq
 800cea0:	f8c8 2000 	streq.w	r2, [r8]
 800cea4:	605a      	strne	r2, [r3, #4]
 800cea6:	e7eb      	b.n	800ce80 <_malloc_r+0xa8>
 800cea8:	4623      	mov	r3, r4
 800ceaa:	6864      	ldr	r4, [r4, #4]
 800ceac:	e7ae      	b.n	800ce0c <_malloc_r+0x34>
 800ceae:	463c      	mov	r4, r7
 800ceb0:	687f      	ldr	r7, [r7, #4]
 800ceb2:	e7b6      	b.n	800ce22 <_malloc_r+0x4a>
 800ceb4:	461a      	mov	r2, r3
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	42a3      	cmp	r3, r4
 800ceba:	d1fb      	bne.n	800ceb4 <_malloc_r+0xdc>
 800cebc:	2300      	movs	r3, #0
 800cebe:	6053      	str	r3, [r2, #4]
 800cec0:	e7de      	b.n	800ce80 <_malloc_r+0xa8>
 800cec2:	230c      	movs	r3, #12
 800cec4:	6033      	str	r3, [r6, #0]
 800cec6:	4630      	mov	r0, r6
 800cec8:	f000 fa44 	bl	800d354 <__malloc_unlock>
 800cecc:	e794      	b.n	800cdf8 <_malloc_r+0x20>
 800cece:	6005      	str	r5, [r0, #0]
 800ced0:	e7d6      	b.n	800ce80 <_malloc_r+0xa8>
 800ced2:	bf00      	nop
 800ced4:	24004dc4 	.word	0x24004dc4

0800ced8 <_printf_common>:
 800ced8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cedc:	4616      	mov	r6, r2
 800cede:	4698      	mov	r8, r3
 800cee0:	688a      	ldr	r2, [r1, #8]
 800cee2:	690b      	ldr	r3, [r1, #16]
 800cee4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cee8:	4293      	cmp	r3, r2
 800ceea:	bfb8      	it	lt
 800ceec:	4613      	movlt	r3, r2
 800ceee:	6033      	str	r3, [r6, #0]
 800cef0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cef4:	4607      	mov	r7, r0
 800cef6:	460c      	mov	r4, r1
 800cef8:	b10a      	cbz	r2, 800cefe <_printf_common+0x26>
 800cefa:	3301      	adds	r3, #1
 800cefc:	6033      	str	r3, [r6, #0]
 800cefe:	6823      	ldr	r3, [r4, #0]
 800cf00:	0699      	lsls	r1, r3, #26
 800cf02:	bf42      	ittt	mi
 800cf04:	6833      	ldrmi	r3, [r6, #0]
 800cf06:	3302      	addmi	r3, #2
 800cf08:	6033      	strmi	r3, [r6, #0]
 800cf0a:	6825      	ldr	r5, [r4, #0]
 800cf0c:	f015 0506 	ands.w	r5, r5, #6
 800cf10:	d106      	bne.n	800cf20 <_printf_common+0x48>
 800cf12:	f104 0a19 	add.w	sl, r4, #25
 800cf16:	68e3      	ldr	r3, [r4, #12]
 800cf18:	6832      	ldr	r2, [r6, #0]
 800cf1a:	1a9b      	subs	r3, r3, r2
 800cf1c:	42ab      	cmp	r3, r5
 800cf1e:	dc26      	bgt.n	800cf6e <_printf_common+0x96>
 800cf20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cf24:	6822      	ldr	r2, [r4, #0]
 800cf26:	3b00      	subs	r3, #0
 800cf28:	bf18      	it	ne
 800cf2a:	2301      	movne	r3, #1
 800cf2c:	0692      	lsls	r2, r2, #26
 800cf2e:	d42b      	bmi.n	800cf88 <_printf_common+0xb0>
 800cf30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cf34:	4641      	mov	r1, r8
 800cf36:	4638      	mov	r0, r7
 800cf38:	47c8      	blx	r9
 800cf3a:	3001      	adds	r0, #1
 800cf3c:	d01e      	beq.n	800cf7c <_printf_common+0xa4>
 800cf3e:	6823      	ldr	r3, [r4, #0]
 800cf40:	6922      	ldr	r2, [r4, #16]
 800cf42:	f003 0306 	and.w	r3, r3, #6
 800cf46:	2b04      	cmp	r3, #4
 800cf48:	bf02      	ittt	eq
 800cf4a:	68e5      	ldreq	r5, [r4, #12]
 800cf4c:	6833      	ldreq	r3, [r6, #0]
 800cf4e:	1aed      	subeq	r5, r5, r3
 800cf50:	68a3      	ldr	r3, [r4, #8]
 800cf52:	bf0c      	ite	eq
 800cf54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf58:	2500      	movne	r5, #0
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	bfc4      	itt	gt
 800cf5e:	1a9b      	subgt	r3, r3, r2
 800cf60:	18ed      	addgt	r5, r5, r3
 800cf62:	2600      	movs	r6, #0
 800cf64:	341a      	adds	r4, #26
 800cf66:	42b5      	cmp	r5, r6
 800cf68:	d11a      	bne.n	800cfa0 <_printf_common+0xc8>
 800cf6a:	2000      	movs	r0, #0
 800cf6c:	e008      	b.n	800cf80 <_printf_common+0xa8>
 800cf6e:	2301      	movs	r3, #1
 800cf70:	4652      	mov	r2, sl
 800cf72:	4641      	mov	r1, r8
 800cf74:	4638      	mov	r0, r7
 800cf76:	47c8      	blx	r9
 800cf78:	3001      	adds	r0, #1
 800cf7a:	d103      	bne.n	800cf84 <_printf_common+0xac>
 800cf7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf84:	3501      	adds	r5, #1
 800cf86:	e7c6      	b.n	800cf16 <_printf_common+0x3e>
 800cf88:	18e1      	adds	r1, r4, r3
 800cf8a:	1c5a      	adds	r2, r3, #1
 800cf8c:	2030      	movs	r0, #48	@ 0x30
 800cf8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cf92:	4422      	add	r2, r4
 800cf94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cf98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cf9c:	3302      	adds	r3, #2
 800cf9e:	e7c7      	b.n	800cf30 <_printf_common+0x58>
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	4622      	mov	r2, r4
 800cfa4:	4641      	mov	r1, r8
 800cfa6:	4638      	mov	r0, r7
 800cfa8:	47c8      	blx	r9
 800cfaa:	3001      	adds	r0, #1
 800cfac:	d0e6      	beq.n	800cf7c <_printf_common+0xa4>
 800cfae:	3601      	adds	r6, #1
 800cfb0:	e7d9      	b.n	800cf66 <_printf_common+0x8e>
	...

0800cfb4 <_printf_i>:
 800cfb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfb8:	7e0f      	ldrb	r7, [r1, #24]
 800cfba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cfbc:	2f78      	cmp	r7, #120	@ 0x78
 800cfbe:	4691      	mov	r9, r2
 800cfc0:	4680      	mov	r8, r0
 800cfc2:	460c      	mov	r4, r1
 800cfc4:	469a      	mov	sl, r3
 800cfc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cfca:	d807      	bhi.n	800cfdc <_printf_i+0x28>
 800cfcc:	2f62      	cmp	r7, #98	@ 0x62
 800cfce:	d80a      	bhi.n	800cfe6 <_printf_i+0x32>
 800cfd0:	2f00      	cmp	r7, #0
 800cfd2:	f000 80d1 	beq.w	800d178 <_printf_i+0x1c4>
 800cfd6:	2f58      	cmp	r7, #88	@ 0x58
 800cfd8:	f000 80b8 	beq.w	800d14c <_printf_i+0x198>
 800cfdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cfe0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cfe4:	e03a      	b.n	800d05c <_printf_i+0xa8>
 800cfe6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cfea:	2b15      	cmp	r3, #21
 800cfec:	d8f6      	bhi.n	800cfdc <_printf_i+0x28>
 800cfee:	a101      	add	r1, pc, #4	@ (adr r1, 800cff4 <_printf_i+0x40>)
 800cff0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cff4:	0800d04d 	.word	0x0800d04d
 800cff8:	0800d061 	.word	0x0800d061
 800cffc:	0800cfdd 	.word	0x0800cfdd
 800d000:	0800cfdd 	.word	0x0800cfdd
 800d004:	0800cfdd 	.word	0x0800cfdd
 800d008:	0800cfdd 	.word	0x0800cfdd
 800d00c:	0800d061 	.word	0x0800d061
 800d010:	0800cfdd 	.word	0x0800cfdd
 800d014:	0800cfdd 	.word	0x0800cfdd
 800d018:	0800cfdd 	.word	0x0800cfdd
 800d01c:	0800cfdd 	.word	0x0800cfdd
 800d020:	0800d15f 	.word	0x0800d15f
 800d024:	0800d08b 	.word	0x0800d08b
 800d028:	0800d119 	.word	0x0800d119
 800d02c:	0800cfdd 	.word	0x0800cfdd
 800d030:	0800cfdd 	.word	0x0800cfdd
 800d034:	0800d181 	.word	0x0800d181
 800d038:	0800cfdd 	.word	0x0800cfdd
 800d03c:	0800d08b 	.word	0x0800d08b
 800d040:	0800cfdd 	.word	0x0800cfdd
 800d044:	0800cfdd 	.word	0x0800cfdd
 800d048:	0800d121 	.word	0x0800d121
 800d04c:	6833      	ldr	r3, [r6, #0]
 800d04e:	1d1a      	adds	r2, r3, #4
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	6032      	str	r2, [r6, #0]
 800d054:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d058:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d05c:	2301      	movs	r3, #1
 800d05e:	e09c      	b.n	800d19a <_printf_i+0x1e6>
 800d060:	6833      	ldr	r3, [r6, #0]
 800d062:	6820      	ldr	r0, [r4, #0]
 800d064:	1d19      	adds	r1, r3, #4
 800d066:	6031      	str	r1, [r6, #0]
 800d068:	0606      	lsls	r6, r0, #24
 800d06a:	d501      	bpl.n	800d070 <_printf_i+0xbc>
 800d06c:	681d      	ldr	r5, [r3, #0]
 800d06e:	e003      	b.n	800d078 <_printf_i+0xc4>
 800d070:	0645      	lsls	r5, r0, #25
 800d072:	d5fb      	bpl.n	800d06c <_printf_i+0xb8>
 800d074:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d078:	2d00      	cmp	r5, #0
 800d07a:	da03      	bge.n	800d084 <_printf_i+0xd0>
 800d07c:	232d      	movs	r3, #45	@ 0x2d
 800d07e:	426d      	negs	r5, r5
 800d080:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d084:	4858      	ldr	r0, [pc, #352]	@ (800d1e8 <_printf_i+0x234>)
 800d086:	230a      	movs	r3, #10
 800d088:	e011      	b.n	800d0ae <_printf_i+0xfa>
 800d08a:	6821      	ldr	r1, [r4, #0]
 800d08c:	6833      	ldr	r3, [r6, #0]
 800d08e:	0608      	lsls	r0, r1, #24
 800d090:	f853 5b04 	ldr.w	r5, [r3], #4
 800d094:	d402      	bmi.n	800d09c <_printf_i+0xe8>
 800d096:	0649      	lsls	r1, r1, #25
 800d098:	bf48      	it	mi
 800d09a:	b2ad      	uxthmi	r5, r5
 800d09c:	2f6f      	cmp	r7, #111	@ 0x6f
 800d09e:	4852      	ldr	r0, [pc, #328]	@ (800d1e8 <_printf_i+0x234>)
 800d0a0:	6033      	str	r3, [r6, #0]
 800d0a2:	bf14      	ite	ne
 800d0a4:	230a      	movne	r3, #10
 800d0a6:	2308      	moveq	r3, #8
 800d0a8:	2100      	movs	r1, #0
 800d0aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d0ae:	6866      	ldr	r6, [r4, #4]
 800d0b0:	60a6      	str	r6, [r4, #8]
 800d0b2:	2e00      	cmp	r6, #0
 800d0b4:	db05      	blt.n	800d0c2 <_printf_i+0x10e>
 800d0b6:	6821      	ldr	r1, [r4, #0]
 800d0b8:	432e      	orrs	r6, r5
 800d0ba:	f021 0104 	bic.w	r1, r1, #4
 800d0be:	6021      	str	r1, [r4, #0]
 800d0c0:	d04b      	beq.n	800d15a <_printf_i+0x1a6>
 800d0c2:	4616      	mov	r6, r2
 800d0c4:	fbb5 f1f3 	udiv	r1, r5, r3
 800d0c8:	fb03 5711 	mls	r7, r3, r1, r5
 800d0cc:	5dc7      	ldrb	r7, [r0, r7]
 800d0ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d0d2:	462f      	mov	r7, r5
 800d0d4:	42bb      	cmp	r3, r7
 800d0d6:	460d      	mov	r5, r1
 800d0d8:	d9f4      	bls.n	800d0c4 <_printf_i+0x110>
 800d0da:	2b08      	cmp	r3, #8
 800d0dc:	d10b      	bne.n	800d0f6 <_printf_i+0x142>
 800d0de:	6823      	ldr	r3, [r4, #0]
 800d0e0:	07df      	lsls	r7, r3, #31
 800d0e2:	d508      	bpl.n	800d0f6 <_printf_i+0x142>
 800d0e4:	6923      	ldr	r3, [r4, #16]
 800d0e6:	6861      	ldr	r1, [r4, #4]
 800d0e8:	4299      	cmp	r1, r3
 800d0ea:	bfde      	ittt	le
 800d0ec:	2330      	movle	r3, #48	@ 0x30
 800d0ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d0f2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d0f6:	1b92      	subs	r2, r2, r6
 800d0f8:	6122      	str	r2, [r4, #16]
 800d0fa:	f8cd a000 	str.w	sl, [sp]
 800d0fe:	464b      	mov	r3, r9
 800d100:	aa03      	add	r2, sp, #12
 800d102:	4621      	mov	r1, r4
 800d104:	4640      	mov	r0, r8
 800d106:	f7ff fee7 	bl	800ced8 <_printf_common>
 800d10a:	3001      	adds	r0, #1
 800d10c:	d14a      	bne.n	800d1a4 <_printf_i+0x1f0>
 800d10e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d112:	b004      	add	sp, #16
 800d114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d118:	6823      	ldr	r3, [r4, #0]
 800d11a:	f043 0320 	orr.w	r3, r3, #32
 800d11e:	6023      	str	r3, [r4, #0]
 800d120:	4832      	ldr	r0, [pc, #200]	@ (800d1ec <_printf_i+0x238>)
 800d122:	2778      	movs	r7, #120	@ 0x78
 800d124:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d128:	6823      	ldr	r3, [r4, #0]
 800d12a:	6831      	ldr	r1, [r6, #0]
 800d12c:	061f      	lsls	r7, r3, #24
 800d12e:	f851 5b04 	ldr.w	r5, [r1], #4
 800d132:	d402      	bmi.n	800d13a <_printf_i+0x186>
 800d134:	065f      	lsls	r7, r3, #25
 800d136:	bf48      	it	mi
 800d138:	b2ad      	uxthmi	r5, r5
 800d13a:	6031      	str	r1, [r6, #0]
 800d13c:	07d9      	lsls	r1, r3, #31
 800d13e:	bf44      	itt	mi
 800d140:	f043 0320 	orrmi.w	r3, r3, #32
 800d144:	6023      	strmi	r3, [r4, #0]
 800d146:	b11d      	cbz	r5, 800d150 <_printf_i+0x19c>
 800d148:	2310      	movs	r3, #16
 800d14a:	e7ad      	b.n	800d0a8 <_printf_i+0xf4>
 800d14c:	4826      	ldr	r0, [pc, #152]	@ (800d1e8 <_printf_i+0x234>)
 800d14e:	e7e9      	b.n	800d124 <_printf_i+0x170>
 800d150:	6823      	ldr	r3, [r4, #0]
 800d152:	f023 0320 	bic.w	r3, r3, #32
 800d156:	6023      	str	r3, [r4, #0]
 800d158:	e7f6      	b.n	800d148 <_printf_i+0x194>
 800d15a:	4616      	mov	r6, r2
 800d15c:	e7bd      	b.n	800d0da <_printf_i+0x126>
 800d15e:	6833      	ldr	r3, [r6, #0]
 800d160:	6825      	ldr	r5, [r4, #0]
 800d162:	6961      	ldr	r1, [r4, #20]
 800d164:	1d18      	adds	r0, r3, #4
 800d166:	6030      	str	r0, [r6, #0]
 800d168:	062e      	lsls	r6, r5, #24
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	d501      	bpl.n	800d172 <_printf_i+0x1be>
 800d16e:	6019      	str	r1, [r3, #0]
 800d170:	e002      	b.n	800d178 <_printf_i+0x1c4>
 800d172:	0668      	lsls	r0, r5, #25
 800d174:	d5fb      	bpl.n	800d16e <_printf_i+0x1ba>
 800d176:	8019      	strh	r1, [r3, #0]
 800d178:	2300      	movs	r3, #0
 800d17a:	6123      	str	r3, [r4, #16]
 800d17c:	4616      	mov	r6, r2
 800d17e:	e7bc      	b.n	800d0fa <_printf_i+0x146>
 800d180:	6833      	ldr	r3, [r6, #0]
 800d182:	1d1a      	adds	r2, r3, #4
 800d184:	6032      	str	r2, [r6, #0]
 800d186:	681e      	ldr	r6, [r3, #0]
 800d188:	6862      	ldr	r2, [r4, #4]
 800d18a:	2100      	movs	r1, #0
 800d18c:	4630      	mov	r0, r6
 800d18e:	f7f3 f8a7 	bl	80002e0 <memchr>
 800d192:	b108      	cbz	r0, 800d198 <_printf_i+0x1e4>
 800d194:	1b80      	subs	r0, r0, r6
 800d196:	6060      	str	r0, [r4, #4]
 800d198:	6863      	ldr	r3, [r4, #4]
 800d19a:	6123      	str	r3, [r4, #16]
 800d19c:	2300      	movs	r3, #0
 800d19e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d1a2:	e7aa      	b.n	800d0fa <_printf_i+0x146>
 800d1a4:	6923      	ldr	r3, [r4, #16]
 800d1a6:	4632      	mov	r2, r6
 800d1a8:	4649      	mov	r1, r9
 800d1aa:	4640      	mov	r0, r8
 800d1ac:	47d0      	blx	sl
 800d1ae:	3001      	adds	r0, #1
 800d1b0:	d0ad      	beq.n	800d10e <_printf_i+0x15a>
 800d1b2:	6823      	ldr	r3, [r4, #0]
 800d1b4:	079b      	lsls	r3, r3, #30
 800d1b6:	d413      	bmi.n	800d1e0 <_printf_i+0x22c>
 800d1b8:	68e0      	ldr	r0, [r4, #12]
 800d1ba:	9b03      	ldr	r3, [sp, #12]
 800d1bc:	4298      	cmp	r0, r3
 800d1be:	bfb8      	it	lt
 800d1c0:	4618      	movlt	r0, r3
 800d1c2:	e7a6      	b.n	800d112 <_printf_i+0x15e>
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	4632      	mov	r2, r6
 800d1c8:	4649      	mov	r1, r9
 800d1ca:	4640      	mov	r0, r8
 800d1cc:	47d0      	blx	sl
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	d09d      	beq.n	800d10e <_printf_i+0x15a>
 800d1d2:	3501      	adds	r5, #1
 800d1d4:	68e3      	ldr	r3, [r4, #12]
 800d1d6:	9903      	ldr	r1, [sp, #12]
 800d1d8:	1a5b      	subs	r3, r3, r1
 800d1da:	42ab      	cmp	r3, r5
 800d1dc:	dcf2      	bgt.n	800d1c4 <_printf_i+0x210>
 800d1de:	e7eb      	b.n	800d1b8 <_printf_i+0x204>
 800d1e0:	2500      	movs	r5, #0
 800d1e2:	f104 0619 	add.w	r6, r4, #25
 800d1e6:	e7f5      	b.n	800d1d4 <_printf_i+0x220>
 800d1e8:	0800dad1 	.word	0x0800dad1
 800d1ec:	0800dae2 	.word	0x0800dae2

0800d1f0 <__sflush_r>:
 800d1f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d1f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1f8:	0716      	lsls	r6, r2, #28
 800d1fa:	4605      	mov	r5, r0
 800d1fc:	460c      	mov	r4, r1
 800d1fe:	d454      	bmi.n	800d2aa <__sflush_r+0xba>
 800d200:	684b      	ldr	r3, [r1, #4]
 800d202:	2b00      	cmp	r3, #0
 800d204:	dc02      	bgt.n	800d20c <__sflush_r+0x1c>
 800d206:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d208:	2b00      	cmp	r3, #0
 800d20a:	dd48      	ble.n	800d29e <__sflush_r+0xae>
 800d20c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d20e:	2e00      	cmp	r6, #0
 800d210:	d045      	beq.n	800d29e <__sflush_r+0xae>
 800d212:	2300      	movs	r3, #0
 800d214:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d218:	682f      	ldr	r7, [r5, #0]
 800d21a:	6a21      	ldr	r1, [r4, #32]
 800d21c:	602b      	str	r3, [r5, #0]
 800d21e:	d030      	beq.n	800d282 <__sflush_r+0x92>
 800d220:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d222:	89a3      	ldrh	r3, [r4, #12]
 800d224:	0759      	lsls	r1, r3, #29
 800d226:	d505      	bpl.n	800d234 <__sflush_r+0x44>
 800d228:	6863      	ldr	r3, [r4, #4]
 800d22a:	1ad2      	subs	r2, r2, r3
 800d22c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d22e:	b10b      	cbz	r3, 800d234 <__sflush_r+0x44>
 800d230:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d232:	1ad2      	subs	r2, r2, r3
 800d234:	2300      	movs	r3, #0
 800d236:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d238:	6a21      	ldr	r1, [r4, #32]
 800d23a:	4628      	mov	r0, r5
 800d23c:	47b0      	blx	r6
 800d23e:	1c43      	adds	r3, r0, #1
 800d240:	89a3      	ldrh	r3, [r4, #12]
 800d242:	d106      	bne.n	800d252 <__sflush_r+0x62>
 800d244:	6829      	ldr	r1, [r5, #0]
 800d246:	291d      	cmp	r1, #29
 800d248:	d82b      	bhi.n	800d2a2 <__sflush_r+0xb2>
 800d24a:	4a2a      	ldr	r2, [pc, #168]	@ (800d2f4 <__sflush_r+0x104>)
 800d24c:	40ca      	lsrs	r2, r1
 800d24e:	07d6      	lsls	r6, r2, #31
 800d250:	d527      	bpl.n	800d2a2 <__sflush_r+0xb2>
 800d252:	2200      	movs	r2, #0
 800d254:	6062      	str	r2, [r4, #4]
 800d256:	04d9      	lsls	r1, r3, #19
 800d258:	6922      	ldr	r2, [r4, #16]
 800d25a:	6022      	str	r2, [r4, #0]
 800d25c:	d504      	bpl.n	800d268 <__sflush_r+0x78>
 800d25e:	1c42      	adds	r2, r0, #1
 800d260:	d101      	bne.n	800d266 <__sflush_r+0x76>
 800d262:	682b      	ldr	r3, [r5, #0]
 800d264:	b903      	cbnz	r3, 800d268 <__sflush_r+0x78>
 800d266:	6560      	str	r0, [r4, #84]	@ 0x54
 800d268:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d26a:	602f      	str	r7, [r5, #0]
 800d26c:	b1b9      	cbz	r1, 800d29e <__sflush_r+0xae>
 800d26e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d272:	4299      	cmp	r1, r3
 800d274:	d002      	beq.n	800d27c <__sflush_r+0x8c>
 800d276:	4628      	mov	r0, r5
 800d278:	f000 fa24 	bl	800d6c4 <_free_r>
 800d27c:	2300      	movs	r3, #0
 800d27e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d280:	e00d      	b.n	800d29e <__sflush_r+0xae>
 800d282:	2301      	movs	r3, #1
 800d284:	4628      	mov	r0, r5
 800d286:	47b0      	blx	r6
 800d288:	4602      	mov	r2, r0
 800d28a:	1c50      	adds	r0, r2, #1
 800d28c:	d1c9      	bne.n	800d222 <__sflush_r+0x32>
 800d28e:	682b      	ldr	r3, [r5, #0]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d0c6      	beq.n	800d222 <__sflush_r+0x32>
 800d294:	2b1d      	cmp	r3, #29
 800d296:	d001      	beq.n	800d29c <__sflush_r+0xac>
 800d298:	2b16      	cmp	r3, #22
 800d29a:	d11e      	bne.n	800d2da <__sflush_r+0xea>
 800d29c:	602f      	str	r7, [r5, #0]
 800d29e:	2000      	movs	r0, #0
 800d2a0:	e022      	b.n	800d2e8 <__sflush_r+0xf8>
 800d2a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2a6:	b21b      	sxth	r3, r3
 800d2a8:	e01b      	b.n	800d2e2 <__sflush_r+0xf2>
 800d2aa:	690f      	ldr	r7, [r1, #16]
 800d2ac:	2f00      	cmp	r7, #0
 800d2ae:	d0f6      	beq.n	800d29e <__sflush_r+0xae>
 800d2b0:	0793      	lsls	r3, r2, #30
 800d2b2:	680e      	ldr	r6, [r1, #0]
 800d2b4:	bf08      	it	eq
 800d2b6:	694b      	ldreq	r3, [r1, #20]
 800d2b8:	600f      	str	r7, [r1, #0]
 800d2ba:	bf18      	it	ne
 800d2bc:	2300      	movne	r3, #0
 800d2be:	eba6 0807 	sub.w	r8, r6, r7
 800d2c2:	608b      	str	r3, [r1, #8]
 800d2c4:	f1b8 0f00 	cmp.w	r8, #0
 800d2c8:	dde9      	ble.n	800d29e <__sflush_r+0xae>
 800d2ca:	6a21      	ldr	r1, [r4, #32]
 800d2cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d2ce:	4643      	mov	r3, r8
 800d2d0:	463a      	mov	r2, r7
 800d2d2:	4628      	mov	r0, r5
 800d2d4:	47b0      	blx	r6
 800d2d6:	2800      	cmp	r0, #0
 800d2d8:	dc08      	bgt.n	800d2ec <__sflush_r+0xfc>
 800d2da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2e2:	81a3      	strh	r3, [r4, #12]
 800d2e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2ec:	4407      	add	r7, r0
 800d2ee:	eba8 0800 	sub.w	r8, r8, r0
 800d2f2:	e7e7      	b.n	800d2c4 <__sflush_r+0xd4>
 800d2f4:	20400001 	.word	0x20400001

0800d2f8 <_fflush_r>:
 800d2f8:	b538      	push	{r3, r4, r5, lr}
 800d2fa:	690b      	ldr	r3, [r1, #16]
 800d2fc:	4605      	mov	r5, r0
 800d2fe:	460c      	mov	r4, r1
 800d300:	b913      	cbnz	r3, 800d308 <_fflush_r+0x10>
 800d302:	2500      	movs	r5, #0
 800d304:	4628      	mov	r0, r5
 800d306:	bd38      	pop	{r3, r4, r5, pc}
 800d308:	b118      	cbz	r0, 800d312 <_fflush_r+0x1a>
 800d30a:	6a03      	ldr	r3, [r0, #32]
 800d30c:	b90b      	cbnz	r3, 800d312 <_fflush_r+0x1a>
 800d30e:	f7ff fb17 	bl	800c940 <__sinit>
 800d312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d0f3      	beq.n	800d302 <_fflush_r+0xa>
 800d31a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d31c:	07d0      	lsls	r0, r2, #31
 800d31e:	d404      	bmi.n	800d32a <_fflush_r+0x32>
 800d320:	0599      	lsls	r1, r3, #22
 800d322:	d402      	bmi.n	800d32a <_fflush_r+0x32>
 800d324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d326:	f7ff fbe4 	bl	800caf2 <__retarget_lock_acquire_recursive>
 800d32a:	4628      	mov	r0, r5
 800d32c:	4621      	mov	r1, r4
 800d32e:	f7ff ff5f 	bl	800d1f0 <__sflush_r>
 800d332:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d334:	07da      	lsls	r2, r3, #31
 800d336:	4605      	mov	r5, r0
 800d338:	d4e4      	bmi.n	800d304 <_fflush_r+0xc>
 800d33a:	89a3      	ldrh	r3, [r4, #12]
 800d33c:	059b      	lsls	r3, r3, #22
 800d33e:	d4e1      	bmi.n	800d304 <_fflush_r+0xc>
 800d340:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d342:	f7ff fbd7 	bl	800caf4 <__retarget_lock_release_recursive>
 800d346:	e7dd      	b.n	800d304 <_fflush_r+0xc>

0800d348 <__malloc_lock>:
 800d348:	4801      	ldr	r0, [pc, #4]	@ (800d350 <__malloc_lock+0x8>)
 800d34a:	f7ff bbd2 	b.w	800caf2 <__retarget_lock_acquire_recursive>
 800d34e:	bf00      	nop
 800d350:	24004dbc 	.word	0x24004dbc

0800d354 <__malloc_unlock>:
 800d354:	4801      	ldr	r0, [pc, #4]	@ (800d35c <__malloc_unlock+0x8>)
 800d356:	f7ff bbcd 	b.w	800caf4 <__retarget_lock_release_recursive>
 800d35a:	bf00      	nop
 800d35c:	24004dbc 	.word	0x24004dbc

0800d360 <__sread>:
 800d360:	b510      	push	{r4, lr}
 800d362:	460c      	mov	r4, r1
 800d364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d368:	f000 f956 	bl	800d618 <_read_r>
 800d36c:	2800      	cmp	r0, #0
 800d36e:	bfab      	itete	ge
 800d370:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d372:	89a3      	ldrhlt	r3, [r4, #12]
 800d374:	181b      	addge	r3, r3, r0
 800d376:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d37a:	bfac      	ite	ge
 800d37c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d37e:	81a3      	strhlt	r3, [r4, #12]
 800d380:	bd10      	pop	{r4, pc}

0800d382 <__swrite>:
 800d382:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d386:	461f      	mov	r7, r3
 800d388:	898b      	ldrh	r3, [r1, #12]
 800d38a:	05db      	lsls	r3, r3, #23
 800d38c:	4605      	mov	r5, r0
 800d38e:	460c      	mov	r4, r1
 800d390:	4616      	mov	r6, r2
 800d392:	d505      	bpl.n	800d3a0 <__swrite+0x1e>
 800d394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d398:	2302      	movs	r3, #2
 800d39a:	2200      	movs	r2, #0
 800d39c:	f000 f92a 	bl	800d5f4 <_lseek_r>
 800d3a0:	89a3      	ldrh	r3, [r4, #12]
 800d3a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d3a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d3aa:	81a3      	strh	r3, [r4, #12]
 800d3ac:	4632      	mov	r2, r6
 800d3ae:	463b      	mov	r3, r7
 800d3b0:	4628      	mov	r0, r5
 800d3b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d3b6:	f000 b951 	b.w	800d65c <_write_r>

0800d3ba <__sseek>:
 800d3ba:	b510      	push	{r4, lr}
 800d3bc:	460c      	mov	r4, r1
 800d3be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3c2:	f000 f917 	bl	800d5f4 <_lseek_r>
 800d3c6:	1c43      	adds	r3, r0, #1
 800d3c8:	89a3      	ldrh	r3, [r4, #12]
 800d3ca:	bf15      	itete	ne
 800d3cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d3ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d3d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d3d6:	81a3      	strheq	r3, [r4, #12]
 800d3d8:	bf18      	it	ne
 800d3da:	81a3      	strhne	r3, [r4, #12]
 800d3dc:	bd10      	pop	{r4, pc}

0800d3de <__sclose>:
 800d3de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3e2:	f000 b94d 	b.w	800d680 <_close_r>

0800d3e6 <__swbuf_r>:
 800d3e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3e8:	460e      	mov	r6, r1
 800d3ea:	4614      	mov	r4, r2
 800d3ec:	4605      	mov	r5, r0
 800d3ee:	b118      	cbz	r0, 800d3f8 <__swbuf_r+0x12>
 800d3f0:	6a03      	ldr	r3, [r0, #32]
 800d3f2:	b90b      	cbnz	r3, 800d3f8 <__swbuf_r+0x12>
 800d3f4:	f7ff faa4 	bl	800c940 <__sinit>
 800d3f8:	69a3      	ldr	r3, [r4, #24]
 800d3fa:	60a3      	str	r3, [r4, #8]
 800d3fc:	89a3      	ldrh	r3, [r4, #12]
 800d3fe:	071a      	lsls	r2, r3, #28
 800d400:	d501      	bpl.n	800d406 <__swbuf_r+0x20>
 800d402:	6923      	ldr	r3, [r4, #16]
 800d404:	b943      	cbnz	r3, 800d418 <__swbuf_r+0x32>
 800d406:	4621      	mov	r1, r4
 800d408:	4628      	mov	r0, r5
 800d40a:	f000 f82b 	bl	800d464 <__swsetup_r>
 800d40e:	b118      	cbz	r0, 800d418 <__swbuf_r+0x32>
 800d410:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d414:	4638      	mov	r0, r7
 800d416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d418:	6823      	ldr	r3, [r4, #0]
 800d41a:	6922      	ldr	r2, [r4, #16]
 800d41c:	1a98      	subs	r0, r3, r2
 800d41e:	6963      	ldr	r3, [r4, #20]
 800d420:	b2f6      	uxtb	r6, r6
 800d422:	4283      	cmp	r3, r0
 800d424:	4637      	mov	r7, r6
 800d426:	dc05      	bgt.n	800d434 <__swbuf_r+0x4e>
 800d428:	4621      	mov	r1, r4
 800d42a:	4628      	mov	r0, r5
 800d42c:	f7ff ff64 	bl	800d2f8 <_fflush_r>
 800d430:	2800      	cmp	r0, #0
 800d432:	d1ed      	bne.n	800d410 <__swbuf_r+0x2a>
 800d434:	68a3      	ldr	r3, [r4, #8]
 800d436:	3b01      	subs	r3, #1
 800d438:	60a3      	str	r3, [r4, #8]
 800d43a:	6823      	ldr	r3, [r4, #0]
 800d43c:	1c5a      	adds	r2, r3, #1
 800d43e:	6022      	str	r2, [r4, #0]
 800d440:	701e      	strb	r6, [r3, #0]
 800d442:	6962      	ldr	r2, [r4, #20]
 800d444:	1c43      	adds	r3, r0, #1
 800d446:	429a      	cmp	r2, r3
 800d448:	d004      	beq.n	800d454 <__swbuf_r+0x6e>
 800d44a:	89a3      	ldrh	r3, [r4, #12]
 800d44c:	07db      	lsls	r3, r3, #31
 800d44e:	d5e1      	bpl.n	800d414 <__swbuf_r+0x2e>
 800d450:	2e0a      	cmp	r6, #10
 800d452:	d1df      	bne.n	800d414 <__swbuf_r+0x2e>
 800d454:	4621      	mov	r1, r4
 800d456:	4628      	mov	r0, r5
 800d458:	f7ff ff4e 	bl	800d2f8 <_fflush_r>
 800d45c:	2800      	cmp	r0, #0
 800d45e:	d0d9      	beq.n	800d414 <__swbuf_r+0x2e>
 800d460:	e7d6      	b.n	800d410 <__swbuf_r+0x2a>
	...

0800d464 <__swsetup_r>:
 800d464:	b538      	push	{r3, r4, r5, lr}
 800d466:	4b29      	ldr	r3, [pc, #164]	@ (800d50c <__swsetup_r+0xa8>)
 800d468:	4605      	mov	r5, r0
 800d46a:	6818      	ldr	r0, [r3, #0]
 800d46c:	460c      	mov	r4, r1
 800d46e:	b118      	cbz	r0, 800d478 <__swsetup_r+0x14>
 800d470:	6a03      	ldr	r3, [r0, #32]
 800d472:	b90b      	cbnz	r3, 800d478 <__swsetup_r+0x14>
 800d474:	f7ff fa64 	bl	800c940 <__sinit>
 800d478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d47c:	0719      	lsls	r1, r3, #28
 800d47e:	d422      	bmi.n	800d4c6 <__swsetup_r+0x62>
 800d480:	06da      	lsls	r2, r3, #27
 800d482:	d407      	bmi.n	800d494 <__swsetup_r+0x30>
 800d484:	2209      	movs	r2, #9
 800d486:	602a      	str	r2, [r5, #0]
 800d488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d48c:	81a3      	strh	r3, [r4, #12]
 800d48e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d492:	e033      	b.n	800d4fc <__swsetup_r+0x98>
 800d494:	0758      	lsls	r0, r3, #29
 800d496:	d512      	bpl.n	800d4be <__swsetup_r+0x5a>
 800d498:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d49a:	b141      	cbz	r1, 800d4ae <__swsetup_r+0x4a>
 800d49c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d4a0:	4299      	cmp	r1, r3
 800d4a2:	d002      	beq.n	800d4aa <__swsetup_r+0x46>
 800d4a4:	4628      	mov	r0, r5
 800d4a6:	f000 f90d 	bl	800d6c4 <_free_r>
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	6363      	str	r3, [r4, #52]	@ 0x34
 800d4ae:	89a3      	ldrh	r3, [r4, #12]
 800d4b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d4b4:	81a3      	strh	r3, [r4, #12]
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	6063      	str	r3, [r4, #4]
 800d4ba:	6923      	ldr	r3, [r4, #16]
 800d4bc:	6023      	str	r3, [r4, #0]
 800d4be:	89a3      	ldrh	r3, [r4, #12]
 800d4c0:	f043 0308 	orr.w	r3, r3, #8
 800d4c4:	81a3      	strh	r3, [r4, #12]
 800d4c6:	6923      	ldr	r3, [r4, #16]
 800d4c8:	b94b      	cbnz	r3, 800d4de <__swsetup_r+0x7a>
 800d4ca:	89a3      	ldrh	r3, [r4, #12]
 800d4cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d4d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4d4:	d003      	beq.n	800d4de <__swsetup_r+0x7a>
 800d4d6:	4621      	mov	r1, r4
 800d4d8:	4628      	mov	r0, r5
 800d4da:	f000 f83f 	bl	800d55c <__smakebuf_r>
 800d4de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4e2:	f013 0201 	ands.w	r2, r3, #1
 800d4e6:	d00a      	beq.n	800d4fe <__swsetup_r+0x9a>
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	60a2      	str	r2, [r4, #8]
 800d4ec:	6962      	ldr	r2, [r4, #20]
 800d4ee:	4252      	negs	r2, r2
 800d4f0:	61a2      	str	r2, [r4, #24]
 800d4f2:	6922      	ldr	r2, [r4, #16]
 800d4f4:	b942      	cbnz	r2, 800d508 <__swsetup_r+0xa4>
 800d4f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d4fa:	d1c5      	bne.n	800d488 <__swsetup_r+0x24>
 800d4fc:	bd38      	pop	{r3, r4, r5, pc}
 800d4fe:	0799      	lsls	r1, r3, #30
 800d500:	bf58      	it	pl
 800d502:	6962      	ldrpl	r2, [r4, #20]
 800d504:	60a2      	str	r2, [r4, #8]
 800d506:	e7f4      	b.n	800d4f2 <__swsetup_r+0x8e>
 800d508:	2000      	movs	r0, #0
 800d50a:	e7f7      	b.n	800d4fc <__swsetup_r+0x98>
 800d50c:	2400003c 	.word	0x2400003c

0800d510 <__swhatbuf_r>:
 800d510:	b570      	push	{r4, r5, r6, lr}
 800d512:	460c      	mov	r4, r1
 800d514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d518:	2900      	cmp	r1, #0
 800d51a:	b096      	sub	sp, #88	@ 0x58
 800d51c:	4615      	mov	r5, r2
 800d51e:	461e      	mov	r6, r3
 800d520:	da0d      	bge.n	800d53e <__swhatbuf_r+0x2e>
 800d522:	89a3      	ldrh	r3, [r4, #12]
 800d524:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d528:	f04f 0100 	mov.w	r1, #0
 800d52c:	bf14      	ite	ne
 800d52e:	2340      	movne	r3, #64	@ 0x40
 800d530:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d534:	2000      	movs	r0, #0
 800d536:	6031      	str	r1, [r6, #0]
 800d538:	602b      	str	r3, [r5, #0]
 800d53a:	b016      	add	sp, #88	@ 0x58
 800d53c:	bd70      	pop	{r4, r5, r6, pc}
 800d53e:	466a      	mov	r2, sp
 800d540:	f000 f8ae 	bl	800d6a0 <_fstat_r>
 800d544:	2800      	cmp	r0, #0
 800d546:	dbec      	blt.n	800d522 <__swhatbuf_r+0x12>
 800d548:	9901      	ldr	r1, [sp, #4]
 800d54a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d54e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d552:	4259      	negs	r1, r3
 800d554:	4159      	adcs	r1, r3
 800d556:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d55a:	e7eb      	b.n	800d534 <__swhatbuf_r+0x24>

0800d55c <__smakebuf_r>:
 800d55c:	898b      	ldrh	r3, [r1, #12]
 800d55e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d560:	079d      	lsls	r5, r3, #30
 800d562:	4606      	mov	r6, r0
 800d564:	460c      	mov	r4, r1
 800d566:	d507      	bpl.n	800d578 <__smakebuf_r+0x1c>
 800d568:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d56c:	6023      	str	r3, [r4, #0]
 800d56e:	6123      	str	r3, [r4, #16]
 800d570:	2301      	movs	r3, #1
 800d572:	6163      	str	r3, [r4, #20]
 800d574:	b003      	add	sp, #12
 800d576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d578:	ab01      	add	r3, sp, #4
 800d57a:	466a      	mov	r2, sp
 800d57c:	f7ff ffc8 	bl	800d510 <__swhatbuf_r>
 800d580:	9f00      	ldr	r7, [sp, #0]
 800d582:	4605      	mov	r5, r0
 800d584:	4639      	mov	r1, r7
 800d586:	4630      	mov	r0, r6
 800d588:	f7ff fc26 	bl	800cdd8 <_malloc_r>
 800d58c:	b948      	cbnz	r0, 800d5a2 <__smakebuf_r+0x46>
 800d58e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d592:	059a      	lsls	r2, r3, #22
 800d594:	d4ee      	bmi.n	800d574 <__smakebuf_r+0x18>
 800d596:	f023 0303 	bic.w	r3, r3, #3
 800d59a:	f043 0302 	orr.w	r3, r3, #2
 800d59e:	81a3      	strh	r3, [r4, #12]
 800d5a0:	e7e2      	b.n	800d568 <__smakebuf_r+0xc>
 800d5a2:	89a3      	ldrh	r3, [r4, #12]
 800d5a4:	6020      	str	r0, [r4, #0]
 800d5a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5aa:	81a3      	strh	r3, [r4, #12]
 800d5ac:	9b01      	ldr	r3, [sp, #4]
 800d5ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d5b2:	b15b      	cbz	r3, 800d5cc <__smakebuf_r+0x70>
 800d5b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d5b8:	4630      	mov	r0, r6
 800d5ba:	f000 f80b 	bl	800d5d4 <_isatty_r>
 800d5be:	b128      	cbz	r0, 800d5cc <__smakebuf_r+0x70>
 800d5c0:	89a3      	ldrh	r3, [r4, #12]
 800d5c2:	f023 0303 	bic.w	r3, r3, #3
 800d5c6:	f043 0301 	orr.w	r3, r3, #1
 800d5ca:	81a3      	strh	r3, [r4, #12]
 800d5cc:	89a3      	ldrh	r3, [r4, #12]
 800d5ce:	431d      	orrs	r5, r3
 800d5d0:	81a5      	strh	r5, [r4, #12]
 800d5d2:	e7cf      	b.n	800d574 <__smakebuf_r+0x18>

0800d5d4 <_isatty_r>:
 800d5d4:	b538      	push	{r3, r4, r5, lr}
 800d5d6:	4d06      	ldr	r5, [pc, #24]	@ (800d5f0 <_isatty_r+0x1c>)
 800d5d8:	2300      	movs	r3, #0
 800d5da:	4604      	mov	r4, r0
 800d5dc:	4608      	mov	r0, r1
 800d5de:	602b      	str	r3, [r5, #0]
 800d5e0:	f7f4 fad9 	bl	8001b96 <_isatty>
 800d5e4:	1c43      	adds	r3, r0, #1
 800d5e6:	d102      	bne.n	800d5ee <_isatty_r+0x1a>
 800d5e8:	682b      	ldr	r3, [r5, #0]
 800d5ea:	b103      	cbz	r3, 800d5ee <_isatty_r+0x1a>
 800d5ec:	6023      	str	r3, [r4, #0]
 800d5ee:	bd38      	pop	{r3, r4, r5, pc}
 800d5f0:	24004dc8 	.word	0x24004dc8

0800d5f4 <_lseek_r>:
 800d5f4:	b538      	push	{r3, r4, r5, lr}
 800d5f6:	4d07      	ldr	r5, [pc, #28]	@ (800d614 <_lseek_r+0x20>)
 800d5f8:	4604      	mov	r4, r0
 800d5fa:	4608      	mov	r0, r1
 800d5fc:	4611      	mov	r1, r2
 800d5fe:	2200      	movs	r2, #0
 800d600:	602a      	str	r2, [r5, #0]
 800d602:	461a      	mov	r2, r3
 800d604:	f7f4 fad2 	bl	8001bac <_lseek>
 800d608:	1c43      	adds	r3, r0, #1
 800d60a:	d102      	bne.n	800d612 <_lseek_r+0x1e>
 800d60c:	682b      	ldr	r3, [r5, #0]
 800d60e:	b103      	cbz	r3, 800d612 <_lseek_r+0x1e>
 800d610:	6023      	str	r3, [r4, #0]
 800d612:	bd38      	pop	{r3, r4, r5, pc}
 800d614:	24004dc8 	.word	0x24004dc8

0800d618 <_read_r>:
 800d618:	b538      	push	{r3, r4, r5, lr}
 800d61a:	4d07      	ldr	r5, [pc, #28]	@ (800d638 <_read_r+0x20>)
 800d61c:	4604      	mov	r4, r0
 800d61e:	4608      	mov	r0, r1
 800d620:	4611      	mov	r1, r2
 800d622:	2200      	movs	r2, #0
 800d624:	602a      	str	r2, [r5, #0]
 800d626:	461a      	mov	r2, r3
 800d628:	f7f4 fa60 	bl	8001aec <_read>
 800d62c:	1c43      	adds	r3, r0, #1
 800d62e:	d102      	bne.n	800d636 <_read_r+0x1e>
 800d630:	682b      	ldr	r3, [r5, #0]
 800d632:	b103      	cbz	r3, 800d636 <_read_r+0x1e>
 800d634:	6023      	str	r3, [r4, #0]
 800d636:	bd38      	pop	{r3, r4, r5, pc}
 800d638:	24004dc8 	.word	0x24004dc8

0800d63c <_sbrk_r>:
 800d63c:	b538      	push	{r3, r4, r5, lr}
 800d63e:	4d06      	ldr	r5, [pc, #24]	@ (800d658 <_sbrk_r+0x1c>)
 800d640:	2300      	movs	r3, #0
 800d642:	4604      	mov	r4, r0
 800d644:	4608      	mov	r0, r1
 800d646:	602b      	str	r3, [r5, #0]
 800d648:	f7f4 fabe 	bl	8001bc8 <_sbrk>
 800d64c:	1c43      	adds	r3, r0, #1
 800d64e:	d102      	bne.n	800d656 <_sbrk_r+0x1a>
 800d650:	682b      	ldr	r3, [r5, #0]
 800d652:	b103      	cbz	r3, 800d656 <_sbrk_r+0x1a>
 800d654:	6023      	str	r3, [r4, #0]
 800d656:	bd38      	pop	{r3, r4, r5, pc}
 800d658:	24004dc8 	.word	0x24004dc8

0800d65c <_write_r>:
 800d65c:	b538      	push	{r3, r4, r5, lr}
 800d65e:	4d07      	ldr	r5, [pc, #28]	@ (800d67c <_write_r+0x20>)
 800d660:	4604      	mov	r4, r0
 800d662:	4608      	mov	r0, r1
 800d664:	4611      	mov	r1, r2
 800d666:	2200      	movs	r2, #0
 800d668:	602a      	str	r2, [r5, #0]
 800d66a:	461a      	mov	r2, r3
 800d66c:	f7f4 fa5b 	bl	8001b26 <_write>
 800d670:	1c43      	adds	r3, r0, #1
 800d672:	d102      	bne.n	800d67a <_write_r+0x1e>
 800d674:	682b      	ldr	r3, [r5, #0]
 800d676:	b103      	cbz	r3, 800d67a <_write_r+0x1e>
 800d678:	6023      	str	r3, [r4, #0]
 800d67a:	bd38      	pop	{r3, r4, r5, pc}
 800d67c:	24004dc8 	.word	0x24004dc8

0800d680 <_close_r>:
 800d680:	b538      	push	{r3, r4, r5, lr}
 800d682:	4d06      	ldr	r5, [pc, #24]	@ (800d69c <_close_r+0x1c>)
 800d684:	2300      	movs	r3, #0
 800d686:	4604      	mov	r4, r0
 800d688:	4608      	mov	r0, r1
 800d68a:	602b      	str	r3, [r5, #0]
 800d68c:	f7f4 fa67 	bl	8001b5e <_close>
 800d690:	1c43      	adds	r3, r0, #1
 800d692:	d102      	bne.n	800d69a <_close_r+0x1a>
 800d694:	682b      	ldr	r3, [r5, #0]
 800d696:	b103      	cbz	r3, 800d69a <_close_r+0x1a>
 800d698:	6023      	str	r3, [r4, #0]
 800d69a:	bd38      	pop	{r3, r4, r5, pc}
 800d69c:	24004dc8 	.word	0x24004dc8

0800d6a0 <_fstat_r>:
 800d6a0:	b538      	push	{r3, r4, r5, lr}
 800d6a2:	4d07      	ldr	r5, [pc, #28]	@ (800d6c0 <_fstat_r+0x20>)
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	4604      	mov	r4, r0
 800d6a8:	4608      	mov	r0, r1
 800d6aa:	4611      	mov	r1, r2
 800d6ac:	602b      	str	r3, [r5, #0]
 800d6ae:	f7f4 fa62 	bl	8001b76 <_fstat>
 800d6b2:	1c43      	adds	r3, r0, #1
 800d6b4:	d102      	bne.n	800d6bc <_fstat_r+0x1c>
 800d6b6:	682b      	ldr	r3, [r5, #0]
 800d6b8:	b103      	cbz	r3, 800d6bc <_fstat_r+0x1c>
 800d6ba:	6023      	str	r3, [r4, #0]
 800d6bc:	bd38      	pop	{r3, r4, r5, pc}
 800d6be:	bf00      	nop
 800d6c0:	24004dc8 	.word	0x24004dc8

0800d6c4 <_free_r>:
 800d6c4:	b538      	push	{r3, r4, r5, lr}
 800d6c6:	4605      	mov	r5, r0
 800d6c8:	2900      	cmp	r1, #0
 800d6ca:	d041      	beq.n	800d750 <_free_r+0x8c>
 800d6cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d6d0:	1f0c      	subs	r4, r1, #4
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	bfb8      	it	lt
 800d6d6:	18e4      	addlt	r4, r4, r3
 800d6d8:	f7ff fe36 	bl	800d348 <__malloc_lock>
 800d6dc:	4a1d      	ldr	r2, [pc, #116]	@ (800d754 <_free_r+0x90>)
 800d6de:	6813      	ldr	r3, [r2, #0]
 800d6e0:	b933      	cbnz	r3, 800d6f0 <_free_r+0x2c>
 800d6e2:	6063      	str	r3, [r4, #4]
 800d6e4:	6014      	str	r4, [r2, #0]
 800d6e6:	4628      	mov	r0, r5
 800d6e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6ec:	f7ff be32 	b.w	800d354 <__malloc_unlock>
 800d6f0:	42a3      	cmp	r3, r4
 800d6f2:	d908      	bls.n	800d706 <_free_r+0x42>
 800d6f4:	6820      	ldr	r0, [r4, #0]
 800d6f6:	1821      	adds	r1, r4, r0
 800d6f8:	428b      	cmp	r3, r1
 800d6fa:	bf01      	itttt	eq
 800d6fc:	6819      	ldreq	r1, [r3, #0]
 800d6fe:	685b      	ldreq	r3, [r3, #4]
 800d700:	1809      	addeq	r1, r1, r0
 800d702:	6021      	streq	r1, [r4, #0]
 800d704:	e7ed      	b.n	800d6e2 <_free_r+0x1e>
 800d706:	461a      	mov	r2, r3
 800d708:	685b      	ldr	r3, [r3, #4]
 800d70a:	b10b      	cbz	r3, 800d710 <_free_r+0x4c>
 800d70c:	42a3      	cmp	r3, r4
 800d70e:	d9fa      	bls.n	800d706 <_free_r+0x42>
 800d710:	6811      	ldr	r1, [r2, #0]
 800d712:	1850      	adds	r0, r2, r1
 800d714:	42a0      	cmp	r0, r4
 800d716:	d10b      	bne.n	800d730 <_free_r+0x6c>
 800d718:	6820      	ldr	r0, [r4, #0]
 800d71a:	4401      	add	r1, r0
 800d71c:	1850      	adds	r0, r2, r1
 800d71e:	4283      	cmp	r3, r0
 800d720:	6011      	str	r1, [r2, #0]
 800d722:	d1e0      	bne.n	800d6e6 <_free_r+0x22>
 800d724:	6818      	ldr	r0, [r3, #0]
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	6053      	str	r3, [r2, #4]
 800d72a:	4408      	add	r0, r1
 800d72c:	6010      	str	r0, [r2, #0]
 800d72e:	e7da      	b.n	800d6e6 <_free_r+0x22>
 800d730:	d902      	bls.n	800d738 <_free_r+0x74>
 800d732:	230c      	movs	r3, #12
 800d734:	602b      	str	r3, [r5, #0]
 800d736:	e7d6      	b.n	800d6e6 <_free_r+0x22>
 800d738:	6820      	ldr	r0, [r4, #0]
 800d73a:	1821      	adds	r1, r4, r0
 800d73c:	428b      	cmp	r3, r1
 800d73e:	bf04      	itt	eq
 800d740:	6819      	ldreq	r1, [r3, #0]
 800d742:	685b      	ldreq	r3, [r3, #4]
 800d744:	6063      	str	r3, [r4, #4]
 800d746:	bf04      	itt	eq
 800d748:	1809      	addeq	r1, r1, r0
 800d74a:	6021      	streq	r1, [r4, #0]
 800d74c:	6054      	str	r4, [r2, #4]
 800d74e:	e7ca      	b.n	800d6e6 <_free_r+0x22>
 800d750:	bd38      	pop	{r3, r4, r5, pc}
 800d752:	bf00      	nop
 800d754:	24004dc4 	.word	0x24004dc4

0800d758 <_init>:
 800d758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d75a:	bf00      	nop
 800d75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d75e:	bc08      	pop	{r3}
 800d760:	469e      	mov	lr, r3
 800d762:	4770      	bx	lr

0800d764 <_fini>:
 800d764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d766:	bf00      	nop
 800d768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d76a:	bc08      	pop	{r3}
 800d76c:	469e      	mov	lr, r3
 800d76e:	4770      	bx	lr
