\doxysection{stm32f4xx\+\_\+ll\+\_\+spi.\+h}
\hypertarget{stm32f4xx__ll__spi_8h_source}{}\label{stm32f4xx__ll__spi_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_spi.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_spi.h}}
\mbox{\hyperlink{stm32f4xx__ll__spi_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_LL\_SPI\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_LL\_SPI\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (SPI1)\ ||\ defined\ (SPI2)\ ||\ defined\ (SPI3)\ ||\ defined\ (SPI4)\ ||\ defined\ (SPI5)\ ||\ defined(SPI6)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00044\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00053\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00054\ \{}
\DoxyCodeLine{00055\ \ \ uint32\_t\ TransferDirection;\ \ \ \ \ \ \ }
\DoxyCodeLine{00060\ }
\DoxyCodeLine{00061\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00066\ }
\DoxyCodeLine{00067\ \ \ uint32\_t\ DataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00072\ }
\DoxyCodeLine{00073\ \ \ uint32\_t\ ClockPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00078\ }
\DoxyCodeLine{00079\ \ \ uint32\_t\ ClockPhase;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00085\ \ \ uint32\_t\ NSS;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00091\ }
\DoxyCodeLine{00092\ \ \ uint32\_t\ BaudRate;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00101\ \ \ uint32\_t\ BitOrder;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00106\ }
\DoxyCodeLine{00107\ \ \ uint32\_t\ CRCCalculation;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00113\ \ \ uint32\_t\ CRCPoly;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00119\ \}\ LL\_SPI\_InitTypeDef;}
\DoxyCodeLine{00120\ }
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00130\ }
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00156\ }
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MODE\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_MSTR\ |\ SPI\_CR1\_SSI)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MODE\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PROTOCOL\_MOTOROLA\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PROTOCOL\_TI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_FRF)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ }
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PHASE\_1EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PHASE\_2EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_CPHA)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ LL\_SPI\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_SPI\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_CPOL)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00192\ }
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV2\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV4\ \ \ \ \ \ (SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV8\ \ \ \ \ \ (SPI\_CR1\_BR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV16\ \ \ \ \ (SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV32\ \ \ \ \ (SPI\_CR1\_BR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV64\ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV128\ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV256\ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00207\ }
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_SPI\_LSB\_FIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_LSBFIRST)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MSB\_FIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ }
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_SPI\_FULL\_DUPLEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SIMPLEX\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_RXONLY)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ LL\_SPI\_HALF\_DUPLEX\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_BIDIMODE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_SPI\_HALF\_DUPLEX\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_BIDIMODE\ |\ SPI\_CR1\_BIDIOE)\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00227\ }
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_SOFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_SSM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_HARD\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_HARD\_OUTPUT\ \ \ \ \ \ \ \ \ \ \ \ \ (((uint32\_t)SPI\_CR2\_SSOE\ <<\ 16U))\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00237\ }
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_DFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00247\ }
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CRCCALCULATION\_DISABLE\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CRCCALCULATION\_ENABLE\ \ \ \ \ \ \ (SPI\_CR1\_CRCEN)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00257\ }
\DoxyCodeLine{00261\ }
\DoxyCodeLine{00262\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00266\ }
\DoxyCodeLine{00270\ }
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ LL\_SPI\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00279\ }
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ LL\_SPI\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00290\ }
\DoxyCodeLine{00294\ }
\DoxyCodeLine{00295\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00299\ }
\DoxyCodeLine{00303\ }
\DoxyCodeLine{00310\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_Enable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00311\ \{}
\DoxyCodeLine{00312\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{00313\ \}}
\DoxyCodeLine{00314\ }
\DoxyCodeLine{00322\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_Disable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00323\ \{}
\DoxyCodeLine{00324\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{00325\ \}}
\DoxyCodeLine{00326\ }
\DoxyCodeLine{00333\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00334\ \{}
\DoxyCodeLine{00335\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00336\ \}}
\DoxyCodeLine{00337\ }
\DoxyCodeLine{00349\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Mode)}
\DoxyCodeLine{00350\ \{}
\DoxyCodeLine{00351\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\_CR1\_MSTR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\_CR1\_SSI}},\ Mode);}
\DoxyCodeLine{00352\ \}}
\DoxyCodeLine{00353\ }
\DoxyCodeLine{00363\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00364\ \{}
\DoxyCodeLine{00365\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\_CR1\_MSTR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\_CR1\_SSI}}));}
\DoxyCodeLine{00366\ \}}
\DoxyCodeLine{00367\ }
\DoxyCodeLine{00378\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetStandard(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Standard)}
\DoxyCodeLine{00379\ \{}
\DoxyCodeLine{00380\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\_CR2\_FRF}},\ Standard);}
\DoxyCodeLine{00381\ \}}
\DoxyCodeLine{00382\ }
\DoxyCodeLine{00391\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetStandard(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00392\ \{}
\DoxyCodeLine{00393\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\_CR2\_FRF}}));}
\DoxyCodeLine{00394\ \}}
\DoxyCodeLine{00395\ }
\DoxyCodeLine{00407\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetClockPhase(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPhase)}
\DoxyCodeLine{00408\ \{}
\DoxyCodeLine{00409\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\_CR1\_CPHA}},\ ClockPhase);}
\DoxyCodeLine{00410\ \}}
\DoxyCodeLine{00411\ }
\DoxyCodeLine{00420\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetClockPhase(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00421\ \{}
\DoxyCodeLine{00422\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\_CR1\_CPHA}}));}
\DoxyCodeLine{00423\ \}}
\DoxyCodeLine{00424\ }
\DoxyCodeLine{00436\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetClockPolarity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPolarity)}
\DoxyCodeLine{00437\ \{}
\DoxyCodeLine{00438\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\_CR1\_CPOL}},\ ClockPolarity);}
\DoxyCodeLine{00439\ \}}
\DoxyCodeLine{00440\ }
\DoxyCodeLine{00449\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetClockPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00450\ \{}
\DoxyCodeLine{00451\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\_CR1\_CPOL}}));}
\DoxyCodeLine{00452\ \}}
\DoxyCodeLine{00453\ }
\DoxyCodeLine{00470\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetBaudRatePrescaler(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ BaudRate)}
\DoxyCodeLine{00471\ \{}
\DoxyCodeLine{00472\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\_CR1\_BR}},\ BaudRate);}
\DoxyCodeLine{00473\ \}}
\DoxyCodeLine{00474\ }
\DoxyCodeLine{00489\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetBaudRatePrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00490\ \{}
\DoxyCodeLine{00491\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\_CR1\_BR}}));}
\DoxyCodeLine{00492\ \}}
\DoxyCodeLine{00493\ }
\DoxyCodeLine{00504\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetTransferBitOrder(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ BitOrder)}
\DoxyCodeLine{00505\ \{}
\DoxyCodeLine{00506\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\_CR1\_LSBFIRST}},\ BitOrder);}
\DoxyCodeLine{00507\ \}}
\DoxyCodeLine{00508\ }
\DoxyCodeLine{00517\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetTransferBitOrder(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00518\ \{}
\DoxyCodeLine{00519\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\_CR1\_LSBFIRST}}));}
\DoxyCodeLine{00520\ \}}
\DoxyCodeLine{00521\ }
\DoxyCodeLine{00537\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetTransferDirection(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ TransferDirection)}
\DoxyCodeLine{00538\ \{}
\DoxyCodeLine{00539\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\_CR1\_RXONLY}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\_CR1\_BIDIMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\_CR1\_BIDIOE}},\ TransferDirection);}
\DoxyCodeLine{00540\ \}}
\DoxyCodeLine{00541\ }
\DoxyCodeLine{00554\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetTransferDirection(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00555\ \{}
\DoxyCodeLine{00556\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\_CR1\_RXONLY}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\_CR1\_BIDIMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\_CR1\_BIDIOE}}));}
\DoxyCodeLine{00557\ \}}
\DoxyCodeLine{00558\ }
\DoxyCodeLine{00568\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetDataWidth(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ DataWidth)}
\DoxyCodeLine{00569\ \{}
\DoxyCodeLine{00570\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\_CR1\_DFF}},\ DataWidth);}
\DoxyCodeLine{00571\ \}}
\DoxyCodeLine{00572\ }
\DoxyCodeLine{00581\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetDataWidth(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00582\ \{}
\DoxyCodeLine{00583\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\_CR1\_DFF}}));}
\DoxyCodeLine{00584\ \}}
\DoxyCodeLine{00585\ }
\DoxyCodeLine{00589\ }
\DoxyCodeLine{00593\ }
\DoxyCodeLine{00601\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00602\ \{}
\DoxyCodeLine{00603\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}});}
\DoxyCodeLine{00604\ \}}
\DoxyCodeLine{00605\ }
\DoxyCodeLine{00613\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00614\ \{}
\DoxyCodeLine{00615\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}});}
\DoxyCodeLine{00616\ \}}
\DoxyCodeLine{00617\ }
\DoxyCodeLine{00625\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledCRC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00626\ \{}
\DoxyCodeLine{00627\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00628\ \}}
\DoxyCodeLine{00629\ }
\DoxyCodeLine{00637\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetCRCNext(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00638\ \{}
\DoxyCodeLine{00639\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\_CR1\_CRCNEXT}});}
\DoxyCodeLine{00640\ \}}
\DoxyCodeLine{00641\ }
\DoxyCodeLine{00649\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetCRCPolynomial(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ CRCPoly)}
\DoxyCodeLine{00650\ \{}
\DoxyCodeLine{00651\ \ \ WRITE\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}},\ (uint16\_t)CRCPoly);}
\DoxyCodeLine{00652\ \}}
\DoxyCodeLine{00653\ }
\DoxyCodeLine{00660\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetCRCPolynomial(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00661\ \{}
\DoxyCodeLine{00662\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}}));}
\DoxyCodeLine{00663\ \}}
\DoxyCodeLine{00664\ }
\DoxyCodeLine{00671\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetRxCRC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00672\ \{}
\DoxyCodeLine{00673\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}}));}
\DoxyCodeLine{00674\ \}}
\DoxyCodeLine{00675\ }
\DoxyCodeLine{00682\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetTxCRC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00683\ \{}
\DoxyCodeLine{00684\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}}));}
\DoxyCodeLine{00685\ \}}
\DoxyCodeLine{00686\ }
\DoxyCodeLine{00690\ }
\DoxyCodeLine{00694\ }
\DoxyCodeLine{00707\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetNSSMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ NSS)}
\DoxyCodeLine{00708\ \{}
\DoxyCodeLine{00709\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\_CR1\_SSM}},\ \ NSS);}
\DoxyCodeLine{00710\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\_CR2\_SSOE}},\ ((uint32\_t)(NSS\ >>\ 16U)));}
\DoxyCodeLine{00711\ \}}
\DoxyCodeLine{00712\ }
\DoxyCodeLine{00723\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetNSSMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00724\ \{}
\DoxyCodeLine{00725\ \ \ uint32\_t\ Ssm\ \ =\ (READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\_CR1\_SSM}}));}
\DoxyCodeLine{00726\ \ \ uint32\_t\ Ssoe\ =\ (READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\_CR2\_SSOE}})\ <<\ 16U);}
\DoxyCodeLine{00727\ \ \ \textcolor{keywordflow}{return}\ (Ssm\ |\ Ssoe);}
\DoxyCodeLine{00728\ \}}
\DoxyCodeLine{00729\ }
\DoxyCodeLine{00733\ }
\DoxyCodeLine{00737\ }
\DoxyCodeLine{00744\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00745\ \{}
\DoxyCodeLine{00746\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\_SR\_RXNE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\_SR\_RXNE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00747\ \}}
\DoxyCodeLine{00748\ }
\DoxyCodeLine{00755\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00756\ \{}
\DoxyCodeLine{00757\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\_SR\_TXE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\_SR\_TXE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00758\ \}}
\DoxyCodeLine{00759\ }
\DoxyCodeLine{00766\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_CRCERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00767\ \{}
\DoxyCodeLine{00768\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00769\ \}}
\DoxyCodeLine{00770\ }
\DoxyCodeLine{00777\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_MODF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00778\ \{}
\DoxyCodeLine{00779\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\_SR\_MODF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\_SR\_MODF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00780\ \}}
\DoxyCodeLine{00781\ }
\DoxyCodeLine{00788\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00789\ \{}
\DoxyCodeLine{00790\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\_SR\_OVR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\_SR\_OVR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00791\ \}}
\DoxyCodeLine{00792\ }
\DoxyCodeLine{00806\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_BSY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00807\ \{}
\DoxyCodeLine{00808\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\_SR\_BSY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\_SR\_BSY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00809\ \}}
\DoxyCodeLine{00810\ }
\DoxyCodeLine{00817\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_FRE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00818\ \{}
\DoxyCodeLine{00819\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\_SR\_FRE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\_SR\_FRE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00820\ \}}
\DoxyCodeLine{00821\ }
\DoxyCodeLine{00828\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_CRCERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00829\ \{}
\DoxyCodeLine{00830\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}});}
\DoxyCodeLine{00831\ \}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00841\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_MODF(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00842\ \{}
\DoxyCodeLine{00843\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg\_sr;}
\DoxyCodeLine{00844\ \ \ tmpreg\_sr\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{00845\ \ \ (void)\ tmpreg\_sr;}
\DoxyCodeLine{00846\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{00847\ \}}
\DoxyCodeLine{00848\ }
\DoxyCodeLine{00857\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00858\ \{}
\DoxyCodeLine{00859\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00860\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};}
\DoxyCodeLine{00861\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{00862\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{00863\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{00864\ \}}
\DoxyCodeLine{00865\ }
\DoxyCodeLine{00873\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_FRE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00874\ \{}
\DoxyCodeLine{00875\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00876\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{00877\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{00878\ \}}
\DoxyCodeLine{00879\ }
\DoxyCodeLine{00883\ }
\DoxyCodeLine{00887\ }
\DoxyCodeLine{00896\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00897\ \{}
\DoxyCodeLine{00898\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}});}
\DoxyCodeLine{00899\ \}}
\DoxyCodeLine{00900\ }
\DoxyCodeLine{00907\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00908\ \{}
\DoxyCodeLine{00909\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}});}
\DoxyCodeLine{00910\ \}}
\DoxyCodeLine{00911\ }
\DoxyCodeLine{00918\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00919\ \{}
\DoxyCodeLine{00920\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}});}
\DoxyCodeLine{00921\ \}}
\DoxyCodeLine{00922\ }
\DoxyCodeLine{00931\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00932\ \{}
\DoxyCodeLine{00933\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}});}
\DoxyCodeLine{00934\ \}}
\DoxyCodeLine{00935\ }
\DoxyCodeLine{00942\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00943\ \{}
\DoxyCodeLine{00944\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}});}
\DoxyCodeLine{00945\ \}}
\DoxyCodeLine{00946\ }
\DoxyCodeLine{00953\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00954\ \{}
\DoxyCodeLine{00955\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}});}
\DoxyCodeLine{00956\ \}}
\DoxyCodeLine{00957\ }
\DoxyCodeLine{00964\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledIT\_ERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00965\ \{}
\DoxyCodeLine{00966\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00967\ \}}
\DoxyCodeLine{00968\ }
\DoxyCodeLine{00975\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledIT\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00976\ \{}
\DoxyCodeLine{00977\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00978\ \}}
\DoxyCodeLine{00979\ }
\DoxyCodeLine{00986\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledIT\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00987\ \{}
\DoxyCodeLine{00988\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00989\ \}}
\DoxyCodeLine{00990\ }
\DoxyCodeLine{00994\ }
\DoxyCodeLine{00998\ }
\DoxyCodeLine{01005\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01006\ \{}
\DoxyCodeLine{01007\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}});}
\DoxyCodeLine{01008\ \}}
\DoxyCodeLine{01009\ }
\DoxyCodeLine{01016\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01017\ \{}
\DoxyCodeLine{01018\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}});}
\DoxyCodeLine{01019\ \}}
\DoxyCodeLine{01020\ }
\DoxyCodeLine{01027\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledDMAReq\_RX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01028\ \{}
\DoxyCodeLine{01029\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01030\ \}}
\DoxyCodeLine{01031\ }
\DoxyCodeLine{01038\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01039\ \{}
\DoxyCodeLine{01040\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}});}
\DoxyCodeLine{01041\ \}}
\DoxyCodeLine{01042\ }
\DoxyCodeLine{01049\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01050\ \{}
\DoxyCodeLine{01051\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}});}
\DoxyCodeLine{01052\ \}}
\DoxyCodeLine{01053\ }
\DoxyCodeLine{01060\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledDMAReq\_TX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01061\ \{}
\DoxyCodeLine{01062\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01063\ \}}
\DoxyCodeLine{01064\ }
\DoxyCodeLine{01071\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01072\ \{}
\DoxyCodeLine{01073\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \&(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01074\ \}}
\DoxyCodeLine{01075\ }
\DoxyCodeLine{01079\ }
\DoxyCodeLine{01083\ }
\DoxyCodeLine{01090\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_SPI\_ReceiveData8(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01091\ \{}
\DoxyCodeLine{01092\ \ \ \textcolor{keywordflow}{return}\ (*((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}));}
\DoxyCodeLine{01093\ \}}
\DoxyCodeLine{01094\ }
\DoxyCodeLine{01101\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_SPI\_ReceiveData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01102\ \{}
\DoxyCodeLine{01103\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}));}
\DoxyCodeLine{01104\ \}}
\DoxyCodeLine{01105\ }
\DoxyCodeLine{01113\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_TransmitData8(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint8\_t\ TxData)}
\DoxyCodeLine{01114\ \{}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#if\ defined\ (\_\_GNUC\_\_)}}
\DoxyCodeLine{01116\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *spidr\ =\ ((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01117\ \ \ *spidr\ =\ TxData;}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01119\ \ \ *((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}})\ =\ TxData;}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_GNUC\_\_\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01121\ \}}
\DoxyCodeLine{01122\ }
\DoxyCodeLine{01130\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_TransmitData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint16\_t\ TxData)}
\DoxyCodeLine{01131\ \{}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#if\ defined\ (\_\_GNUC\_\_)}}
\DoxyCodeLine{01133\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ *spidr\ =\ ((\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01134\ \ \ *spidr\ =\ TxData;}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01136\ \ \ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}\ =\ TxData;}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_GNUC\_\_\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01138\ \}}
\DoxyCodeLine{01139\ }
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01147\ }
\DoxyCodeLine{01148\ ErrorStatus\ LL\_SPI\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx);}
\DoxyCodeLine{01149\ ErrorStatus\ LL\_SPI\_Init(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ LL\_SPI\_InitTypeDef\ *SPI\_InitStruct);}
\DoxyCodeLine{01150\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_SPI\_StructInit(LL\_SPI\_InitTypeDef\ *SPI\_InitStruct);}
\DoxyCodeLine{01151\ }
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01159\ }
\DoxyCodeLine{01163\ }
\DoxyCodeLine{01167\ }
\DoxyCodeLine{01168\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01169\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01170\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01171\ }
\DoxyCodeLine{01172\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01177\ }
\DoxyCodeLine{01181\ }
\DoxyCodeLine{01182\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01183\ \{}
\DoxyCodeLine{01184\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01188\ }
\DoxyCodeLine{01189\ \ \ uint32\_t\ Standard;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01193\ }
\DoxyCodeLine{01194\ }
\DoxyCodeLine{01195\ \ \ uint32\_t\ DataFormat;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01199\ }
\DoxyCodeLine{01200\ }
\DoxyCodeLine{01201\ \ \ uint32\_t\ MCLKOutput;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01205\ }
\DoxyCodeLine{01206\ }
\DoxyCodeLine{01207\ \ \ uint32\_t\ AudioFreq;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01212\ }
\DoxyCodeLine{01213\ }
\DoxyCodeLine{01214\ \ \ uint32\_t\ ClockPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01218\ }
\DoxyCodeLine{01219\ \}\ LL\_I2S\_InitTypeDef;}
\DoxyCodeLine{01220\ }
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01225\ }
\DoxyCodeLine{01226\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01230\ }
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01244\ }
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01255\ }
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_16B\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_16B\_EXTENDED\ \ \ \ \ (SPI\_I2SCFGR\_CHLEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_24B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CHLEN\ |\ SPI\_I2SCFGR\_DATLEN\_0)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_32B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CHLEN\ |\ SPI\_I2SCFGR\_DATLEN\_1)\ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01266\ }
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ LL\_I2S\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ LL\_I2S\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CKPOL)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01275\ }
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PHILIPS\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_MSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_LSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PCM\_SHORT\ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0\ |\ SPI\_I2SCFGR\_I2SSTD\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PCM\_LONG\ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0\ |\ SPI\_I2SCFGR\_I2SSTD\_1\ |\ SPI\_I2SCFGR\_PCMSYNC)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01287\ }
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_SLAVE\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_SLAVE\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_MASTER\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_MASTER\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_0\ |\ SPI\_I2SCFGR\_I2SCFG\_1)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01298\ }
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#define\ LL\_I2S\_PRESCALER\_PARITY\_EVEN\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\#define\ LL\_I2S\_PRESCALER\_PARITY\_ODD\ \ \ \ \ \ \ \ (SPI\_I2SPR\_ODD\ >>\ 8U)\ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01307\ }
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{01309\ }
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MCLK\_OUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MCLK\_OUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ (SPI\_I2SPR\_MCKOE)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01318\ }
\DoxyCodeLine{01322\ }
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_192K\ \ \ \ \ \ \ \ \ \ \ \ \ \ 192000U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_96K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 96000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_48K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 48000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_44K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 44100U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_32K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 32000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_22K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 22050U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_16K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_11K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 11025U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_8K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8000U\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01337\ }
\DoxyCodeLine{01341\ }
\DoxyCodeLine{01342\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01346\ }
\DoxyCodeLine{01350\ }
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ LL\_I2S\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01359\ }
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ LL\_I2S\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01370\ }
\DoxyCodeLine{01374\ }
\DoxyCodeLine{01375\ }
\DoxyCodeLine{01376\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01377\ }
\DoxyCodeLine{01381\ }
\DoxyCodeLine{01385\ }
\DoxyCodeLine{01393\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_Enable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01394\ \{}
\DoxyCodeLine{01395\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}});}
\DoxyCodeLine{01396\ \}}
\DoxyCodeLine{01397\ }
\DoxyCodeLine{01404\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_Disable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01405\ \{}
\DoxyCodeLine{01406\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}});}
\DoxyCodeLine{01407\ \}}
\DoxyCodeLine{01408\ }
\DoxyCodeLine{01415\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01416\ \{}
\DoxyCodeLine{01417\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01418\ \}}
\DoxyCodeLine{01419\ }
\DoxyCodeLine{01432\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetDataFormat(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ DataFormat)}
\DoxyCodeLine{01433\ \{}
\DoxyCodeLine{01434\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\_I2SCFGR\_DATLEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\_I2SCFGR\_CHLEN}},\ DataFormat);}
\DoxyCodeLine{01435\ \}}
\DoxyCodeLine{01436\ }
\DoxyCodeLine{01448\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetDataFormat(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01449\ \{}
\DoxyCodeLine{01450\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\_I2SCFGR\_DATLEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\_I2SCFGR\_CHLEN}}));}
\DoxyCodeLine{01451\ \}}
\DoxyCodeLine{01452\ }
\DoxyCodeLine{01462\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetClockPolarity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPolarity)}
\DoxyCodeLine{01463\ \{}
\DoxyCodeLine{01464\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ ClockPolarity);}
\DoxyCodeLine{01465\ \}}
\DoxyCodeLine{01466\ }
\DoxyCodeLine{01475\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetClockPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01476\ \{}
\DoxyCodeLine{01477\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\_I2SCFGR\_CKPOL}}));}
\DoxyCodeLine{01478\ \}}
\DoxyCodeLine{01479\ }
\DoxyCodeLine{01493\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetStandard(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Standard)}
\DoxyCodeLine{01494\ \{}
\DoxyCodeLine{01495\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\_I2SCFGR\_I2SSTD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\_I2SCFGR\_PCMSYNC}},\ Standard);}
\DoxyCodeLine{01496\ \}}
\DoxyCodeLine{01497\ }
\DoxyCodeLine{01510\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetStandard(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01511\ \{}
\DoxyCodeLine{01512\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\_I2SCFGR\_I2SSTD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\_I2SCFGR\_PCMSYNC}}));}
\DoxyCodeLine{01513\ \}}
\DoxyCodeLine{01514\ }
\DoxyCodeLine{01526\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetTransferMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Mode)}
\DoxyCodeLine{01527\ \{}
\DoxyCodeLine{01528\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\_I2SCFGR\_I2SCFG}},\ Mode);}
\DoxyCodeLine{01529\ \}}
\DoxyCodeLine{01530\ }
\DoxyCodeLine{01541\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetTransferMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01542\ \{}
\DoxyCodeLine{01543\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\_I2SCFGR\_I2SCFG}}));}
\DoxyCodeLine{01544\ \}}
\DoxyCodeLine{01545\ }
\DoxyCodeLine{01553\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetPrescalerLinear(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint8\_t\ PrescalerLinear)}
\DoxyCodeLine{01554\ \{}
\DoxyCodeLine{01555\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\_I2SPR\_I2SDIV}},\ PrescalerLinear);}
\DoxyCodeLine{01556\ \}}
\DoxyCodeLine{01557\ }
\DoxyCodeLine{01564\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetPrescalerLinear(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01565\ \{}
\DoxyCodeLine{01566\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\_I2SPR\_I2SDIV}}));}
\DoxyCodeLine{01567\ \}}
\DoxyCodeLine{01568\ }
\DoxyCodeLine{01578\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetPrescalerParity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ PrescalerParity)}
\DoxyCodeLine{01579\ \{}
\DoxyCodeLine{01580\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\_I2SPR\_ODD}},\ PrescalerParity\ <<\ 8U);}
\DoxyCodeLine{01581\ \}}
\DoxyCodeLine{01582\ }
\DoxyCodeLine{01591\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetPrescalerParity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01592\ \{}
\DoxyCodeLine{01593\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\_I2SPR\_ODD}})\ >>\ 8U);}
\DoxyCodeLine{01594\ \}}
\DoxyCodeLine{01595\ }
\DoxyCodeLine{01602\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableMasterClock(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01603\ \{}
\DoxyCodeLine{01604\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}});}
\DoxyCodeLine{01605\ \}}
\DoxyCodeLine{01606\ }
\DoxyCodeLine{01613\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableMasterClock(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01614\ \{}
\DoxyCodeLine{01615\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}});}
\DoxyCodeLine{01616\ \}}
\DoxyCodeLine{01617\ }
\DoxyCodeLine{01624\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledMasterClock(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01625\ \{}
\DoxyCodeLine{01626\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01627\ \}}
\DoxyCodeLine{01628\ }
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\#if\ defined(SPI\_I2SCFGR\_ASTRTEN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01636\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableAsyncStart(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01637\ \{}
\DoxyCodeLine{01638\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ SPI\_I2SCFGR\_ASTRTEN);}
\DoxyCodeLine{01639\ \}}
\DoxyCodeLine{01640\ }
\DoxyCodeLine{01647\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableAsyncStart(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01648\ \{}
\DoxyCodeLine{01649\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ SPI\_I2SCFGR\_ASTRTEN);}
\DoxyCodeLine{01650\ \}}
\DoxyCodeLine{01651\ }
\DoxyCodeLine{01658\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledAsyncStart(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01659\ \{}
\DoxyCodeLine{01660\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ SPI\_I2SCFGR\_ASTRTEN)\ ==\ (SPI\_I2SCFGR\_ASTRTEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01661\ \}}
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI\_I2SCFGR\_ASTRTEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01663\ }
\DoxyCodeLine{01667\ }
\DoxyCodeLine{01671\ }
\DoxyCodeLine{01678\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01679\ \{}
\DoxyCodeLine{01680\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_RXNE(SPIx);}
\DoxyCodeLine{01681\ \}}
\DoxyCodeLine{01682\ }
\DoxyCodeLine{01689\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01690\ \{}
\DoxyCodeLine{01691\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_TXE(SPIx);}
\DoxyCodeLine{01692\ \}}
\DoxyCodeLine{01693\ }
\DoxyCodeLine{01700\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_BSY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01701\ \{}
\DoxyCodeLine{01702\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_BSY(SPIx);}
\DoxyCodeLine{01703\ \}}
\DoxyCodeLine{01704\ }
\DoxyCodeLine{01711\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01712\ \{}
\DoxyCodeLine{01713\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_OVR(SPIx);}
\DoxyCodeLine{01714\ \}}
\DoxyCodeLine{01715\ }
\DoxyCodeLine{01722\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_UDR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01723\ \{}
\DoxyCodeLine{01724\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\_SR\_UDR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\_SR\_UDR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01725\ \}}
\DoxyCodeLine{01726\ }
\DoxyCodeLine{01733\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_FRE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01734\ \{}
\DoxyCodeLine{01735\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_FRE(SPIx);}
\DoxyCodeLine{01736\ \}}
\DoxyCodeLine{01737\ }
\DoxyCodeLine{01747\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_CHSIDE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01748\ \{}
\DoxyCodeLine{01749\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\_SR\_CHSIDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\_SR\_CHSIDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01750\ \}}
\DoxyCodeLine{01751\ }
\DoxyCodeLine{01758\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_OVR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01759\ \{}
\DoxyCodeLine{01760\ \ \ LL\_SPI\_ClearFlag\_OVR(SPIx);}
\DoxyCodeLine{01761\ \}}
\DoxyCodeLine{01762\ }
\DoxyCodeLine{01769\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_UDR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01770\ \{}
\DoxyCodeLine{01771\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01772\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{01773\ \ \ (void)tmpreg;}
\DoxyCodeLine{01774\ \}}
\DoxyCodeLine{01775\ }
\DoxyCodeLine{01782\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_FRE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01783\ \{}
\DoxyCodeLine{01784\ \ \ LL\_SPI\_ClearFlag\_FRE(SPIx);}
\DoxyCodeLine{01785\ \}}
\DoxyCodeLine{01786\ }
\DoxyCodeLine{01790\ }
\DoxyCodeLine{01794\ }
\DoxyCodeLine{01802\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01803\ \{}
\DoxyCodeLine{01804\ \ \ LL\_SPI\_EnableIT\_ERR(SPIx);}
\DoxyCodeLine{01805\ \}}
\DoxyCodeLine{01806\ }
\DoxyCodeLine{01813\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01814\ \{}
\DoxyCodeLine{01815\ \ \ LL\_SPI\_EnableIT\_RXNE(SPIx);}
\DoxyCodeLine{01816\ \}}
\DoxyCodeLine{01817\ }
\DoxyCodeLine{01824\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01825\ \{}
\DoxyCodeLine{01826\ \ \ LL\_SPI\_EnableIT\_TXE(SPIx);}
\DoxyCodeLine{01827\ \}}
\DoxyCodeLine{01828\ }
\DoxyCodeLine{01836\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01837\ \{}
\DoxyCodeLine{01838\ \ \ LL\_SPI\_DisableIT\_ERR(SPIx);}
\DoxyCodeLine{01839\ \}}
\DoxyCodeLine{01840\ }
\DoxyCodeLine{01847\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01848\ \{}
\DoxyCodeLine{01849\ \ \ LL\_SPI\_DisableIT\_RXNE(SPIx);}
\DoxyCodeLine{01850\ \}}
\DoxyCodeLine{01851\ }
\DoxyCodeLine{01858\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01859\ \{}
\DoxyCodeLine{01860\ \ \ LL\_SPI\_DisableIT\_TXE(SPIx);}
\DoxyCodeLine{01861\ \}}
\DoxyCodeLine{01862\ }
\DoxyCodeLine{01869\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledIT\_ERR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01870\ \{}
\DoxyCodeLine{01871\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_ERR(SPIx);}
\DoxyCodeLine{01872\ \}}
\DoxyCodeLine{01873\ }
\DoxyCodeLine{01880\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledIT\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01881\ \{}
\DoxyCodeLine{01882\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_RXNE(SPIx);}
\DoxyCodeLine{01883\ \}}
\DoxyCodeLine{01884\ }
\DoxyCodeLine{01891\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledIT\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01892\ \{}
\DoxyCodeLine{01893\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_TXE(SPIx);}
\DoxyCodeLine{01894\ \}}
\DoxyCodeLine{01895\ }
\DoxyCodeLine{01899\ }
\DoxyCodeLine{01903\ }
\DoxyCodeLine{01910\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01911\ \{}
\DoxyCodeLine{01912\ \ \ LL\_SPI\_EnableDMAReq\_RX(SPIx);}
\DoxyCodeLine{01913\ \}}
\DoxyCodeLine{01914\ }
\DoxyCodeLine{01921\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01922\ \{}
\DoxyCodeLine{01923\ \ \ LL\_SPI\_DisableDMAReq\_RX(SPIx);}
\DoxyCodeLine{01924\ \}}
\DoxyCodeLine{01925\ }
\DoxyCodeLine{01932\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledDMAReq\_RX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01933\ \{}
\DoxyCodeLine{01934\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledDMAReq\_RX(SPIx);}
\DoxyCodeLine{01935\ \}}
\DoxyCodeLine{01936\ }
\DoxyCodeLine{01943\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01944\ \{}
\DoxyCodeLine{01945\ \ \ LL\_SPI\_EnableDMAReq\_TX(SPIx);}
\DoxyCodeLine{01946\ \}}
\DoxyCodeLine{01947\ }
\DoxyCodeLine{01954\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01955\ \{}
\DoxyCodeLine{01956\ \ \ LL\_SPI\_DisableDMAReq\_TX(SPIx);}
\DoxyCodeLine{01957\ \}}
\DoxyCodeLine{01958\ }
\DoxyCodeLine{01965\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledDMAReq\_TX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01966\ \{}
\DoxyCodeLine{01967\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledDMAReq\_TX(SPIx);}
\DoxyCodeLine{01968\ \}}
\DoxyCodeLine{01969\ }
\DoxyCodeLine{01973\ }
\DoxyCodeLine{01977\ }
\DoxyCodeLine{01984\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_I2S\_ReceiveData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01985\ \{}
\DoxyCodeLine{01986\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_ReceiveData16(SPIx);}
\DoxyCodeLine{01987\ \}}
\DoxyCodeLine{01988\ }
\DoxyCodeLine{01996\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_TransmitData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint16\_t\ TxData)}
\DoxyCodeLine{01997\ \{}
\DoxyCodeLine{01998\ \ \ LL\_SPI\_TransmitData16(SPIx,\ TxData);}
\DoxyCodeLine{01999\ \}}
\DoxyCodeLine{02000\ }
\DoxyCodeLine{02004\ }
\DoxyCodeLine{02005\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02009\ }
\DoxyCodeLine{02010\ ErrorStatus\ LL\_I2S\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx);}
\DoxyCodeLine{02011\ ErrorStatus\ LL\_I2S\_Init(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ LL\_I2S\_InitTypeDef\ *I2S\_InitStruct);}
\DoxyCodeLine{02012\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_I2S\_StructInit(LL\_I2S\_InitTypeDef\ *I2S\_InitStruct);}
\DoxyCodeLine{02013\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_I2S\_ConfigPrescaler(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ PrescalerLinear,\ uint32\_t\ PrescalerParity);}
\DoxyCodeLine{02014\ \textcolor{preprocessor}{\#if\ defined\ (SPI\_I2S\_FULLDUPLEX\_SUPPORT)}}
\DoxyCodeLine{02015\ ErrorStatus\ LL\_I2S\_InitFullDuplex(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *I2Sxext,\ LL\_I2S\_InitTypeDef\ *I2S\_InitStruct);}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI\_I2S\_FULLDUPLEX\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02017\ }
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02022\ }
\DoxyCodeLine{02026\ }
\DoxyCodeLine{02030\ }
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SPI1)\ ||\ defined\ (SPI2)\ ||\ defined\ (SPI3)\ ||\ defined\ (SPI4)\ ||\ defined\ (SPI5)\ ||\ defined(SPI6)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02032\ }
\DoxyCodeLine{02036\ }
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02038\ \}}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02040\ }
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_LL\_SPI\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02042\ }

\end{DoxyCode}
