This is the implementation of a RISC V CPU.
This CPU supports all RV32I with a branch predictor and a hazard detetion
<img width="850" height="401" alt="image" src="https://github.com/user-attachments/assets/85b5fc8a-34b1-40dc-9bf3-813cc082a0b7" />
