// Seed: 1971900268
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    output wand id_10,
    input tri1 id_11,
    input uwire id_12,
    input wire id_13,
    output uwire id_14
);
  wire id_16;
  wire id_17;
  supply0 id_18 = (1);
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input wand id_5,
    input tri0 id_6
);
  assign id_4 = 1;
  module_0(
      id_3, id_4, id_4, id_2, id_5, id_0, id_1, id_0, id_2, id_5, id_0, id_2, id_6, id_6, id_0
  );
endmodule
