// Seed: 1167535466
`default_nettype wire `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
);
endmodule
module module_1;
  type_5(
      1, 1
  );
  assign id_2 = id_1;
  logic id_3;
  wor   id_4;
  assign id_4[1] = 1;
endmodule
