

================================================================
== Vitis HLS Report for 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'
================================================================
* Date:           Thu Oct 30 18:13:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     232|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      43|     313|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln398_1_fu_147_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln398_fu_170_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln399_1_fu_324_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln399_fu_238_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln400_fu_318_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln401_1_fu_270_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln401_2_fu_292_p2      |         +|   0|  0|  16|          14|          14|
    |add_ln401_3_fu_302_p2      |         +|   0|  0|  16|          14|          14|
    |add_ln401_fu_214_p2        |         +|   0|  0|  17|          11|          11|
    |and_ln398_fu_232_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln398_fu_141_p2       |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln399_fu_176_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln400_fu_226_p2       |      icmp|   0|  0|  12|           5|           5|
    |or_ln399_fu_244_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln398_1_fu_190_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln398_fu_182_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln399_1_fu_258_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln399_2_fu_330_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln399_fu_250_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln398_fu_220_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 232|         129|         104|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |conv2_to_conv3_blk_n                    |   9|          2|    1|          2|
    |feat_fu_86                              |   9|          2|    6|         12|
    |i_1_fu_78                               |   9|          2|    5|         10|
    |indvar_flatten12_fu_90                  |   9|          2|   14|         28|
    |indvar_flatten_fu_82                    |   9|          2|   10|         20|
    |j_1_fu_74                               |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   57|        114|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |feat_fu_86               |   6|   0|    6|          0|
    |i_1_fu_78                |   5|   0|    5|          0|
    |indvar_flatten12_fu_90   |  14|   0|   14|          0|
    |indvar_flatten_fu_82     |  10|   0|   10|          0|
    |j_1_fu_74                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|conv2_to_conv3_dout            |   in|   32|     ap_fifo|                                                      conv2_to_conv3|       pointer|
|conv2_to_conv3_num_data_valid  |   in|   10|     ap_fifo|                                                      conv2_to_conv3|       pointer|
|conv2_to_conv3_fifo_cap        |   in|   10|     ap_fifo|                                                      conv2_to_conv3|       pointer|
|conv2_to_conv3_empty_n         |   in|    1|     ap_fifo|                                                      conv2_to_conv3|       pointer|
|conv2_to_conv3_read            |  out|    1|     ap_fifo|                                                      conv2_to_conv3|       pointer|
|input_tile_address0            |  out|   14|   ap_memory|                                                          input_tile|         array|
|input_tile_ce0                 |  out|    1|   ap_memory|                                                          input_tile|         array|
|input_tile_we0                 |  out|    1|   ap_memory|                                                          input_tile|         array|
|input_tile_d0                  |  out|   32|   ap_memory|                                                          input_tile|         array|
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 5 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 8 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_to_conv3, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_151, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten12"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %feat"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j_1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i14 %indvar_flatten12" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 18 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "%icmp_ln398 = icmp_eq  i14 %indvar_flatten12_load, i14 9248" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 20 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.83ns)   --->   "%add_ln398_1 = add i14 %indvar_flatten12_load, i14 1" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 21 'add' 'add_ln398_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %for.inc16.i, void %for.inc35.i.preheader.exitStub" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 22 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln400 = store i14 %add_ln398_1, i14 %indvar_flatten12" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 23 'store' 'store_ln400' <Predicate = (!icmp_ln398)> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln398)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_1_load = load i5 %j_1" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 24 'load' 'j_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_1_load = load i5 %i_1" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 25 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/srcnn.cpp:399->src/srcnn.cpp:122]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%feat_load = load i6 %feat" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 27 'load' 'feat_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln398 = add i6 %feat_load, i6 1" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 28 'add' 'add_ln398' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln399 = icmp_eq  i10 %indvar_flatten_load, i10 289" [src/srcnn.cpp:399->src/srcnn.cpp:122]   --->   Operation 31 'icmp' 'icmp_ln399' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.41ns)   --->   "%select_ln398 = select i1 %icmp_ln399, i5 0, i5 %i_1_load" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 32 'select' 'select_ln398' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln398_1 = select i1 %icmp_ln399, i6 %add_ln398, i6 %feat_load" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 33 'select' 'select_ln398_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i6 %select_ln398_1" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 34 'zext' 'zext_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln398_1, i4 0" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln401_1 = zext i10 %tmp" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 36 'zext' 'zext_ln401_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln401 = add i11 %zext_ln401_1, i11 %zext_ln401" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 37 'add' 'add_ln401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln398)   --->   "%xor_ln398 = xor i1 %icmp_ln399, i1 1" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 39 'xor' 'xor_ln398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln400 = icmp_eq  i5 %j_1_load, i5 17" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 40 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln398 = and i1 %icmp_ln400, i1 %xor_ln398" [src/srcnn.cpp:398->src/srcnn.cpp:122]   --->   Operation 41 'and' 'and_ln398' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln399 = add i5 %select_ln398, i5 1" [src/srcnn.cpp:399->src/srcnn.cpp:122]   --->   Operation 42 'add' 'add_ln399' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_399_2_VITIS_LOOP_400_3_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln399)   --->   "%or_ln399 = or i1 %and_ln398, i1 %icmp_ln399" [src/srcnn.cpp:399->src/srcnn.cpp:122]   --->   Operation 44 'or' 'or_ln399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln399 = select i1 %or_ln399, i5 0, i5 %j_1_load" [src/srcnn.cpp:399->src/srcnn.cpp:122]   --->   Operation 45 'select' 'select_ln399' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.41ns)   --->   "%select_ln399_1 = select i1 %and_ln398, i5 %add_ln399, i5 %select_ln398" [src/srcnn.cpp:399->src/srcnn.cpp:122]   --->   Operation 46 'select' 'select_ln399_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln401_2 = zext i5 %select_ln399_1" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 47 'zext' 'zext_ln401_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln401_1 = add i11 %add_ln401, i11 %zext_ln401_2" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 48 'add' 'add_ln401_1' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln401_3 = zext i11 %add_ln401_1" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 49 'zext' 'zext_ln401_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln401 = trunc i11 %add_ln401_1" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 50 'trunc' 'trunc_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln401, i4 0" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 51 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln401_2 = add i14 %p_shl, i14 %zext_ln401_3" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 52 'add' 'add_ln401_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln401_4 = zext i5 %select_ln399" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 54 'zext' 'zext_ln401_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln401_3 = add i14 %add_ln401_2, i14 %zext_ln401_4" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 55 'add' 'add_ln401_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln401_5 = zext i14 %add_ln401_3" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 56 'zext' 'zext_ln401_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_tile_addr = getelementptr i32 %input_tile, i64 0, i64 %zext_ln401_5" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 57 'getelementptr' 'input_tile_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln400 = specloopname void @_ssdm_op_SpecLoopName, void @empty_175" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 58 'specloopname' 'specloopname_ln400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.97ns)   --->   "%conv2_to_conv3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv2_to_conv3" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 59 'read' 'conv2_to_conv3_read' <Predicate = true> <Delay = 2.97> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln401 = bitcast i32 %conv2_to_conv3_read" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 60 'bitcast' 'bitcast_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln401 = store i32 %bitcast_ln401, i14 %input_tile_addr" [src/srcnn.cpp:401->src/srcnn.cpp:122]   --->   Operation 61 'store' 'store_ln401' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln400 = add i5 %select_ln399, i5 1" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 62 'add' 'add_ln400' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%add_ln399_1 = add i10 %indvar_flatten_load, i10 1" [src/srcnn.cpp:399->src/srcnn.cpp:122]   --->   Operation 63 'add' 'add_ln399_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.40ns)   --->   "%select_ln399_2 = select i1 %icmp_ln399, i10 1, i10 %add_ln399_1" [src/srcnn.cpp:399->src/srcnn.cpp:122]   --->   Operation 64 'select' 'select_ln399_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln400 = store i6 %select_ln398_1, i6 %feat" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 65 'store' 'store_ln400' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln400 = store i10 %select_ln399_2, i10 %indvar_flatten" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 66 'store' 'store_ln400' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln400 = store i5 %select_ln399_1, i5 %i_1" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 67 'store' 'store_ln400' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln400 = store i5 %add_ln400, i5 %j_1" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 68 'store' 'store_ln400' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln400 = br void %for.inc.i" [src/srcnn.cpp:400->src/srcnn.cpp:122]   --->   Operation 69 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ conv2_to_conv3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 011]
i_1                   (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 011]
feat                  (alloca           ) [ 011]
indvar_flatten12      (alloca           ) [ 010]
specmemcore_ln0       (specmemcore      ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten12_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln398            (icmp             ) [ 010]
add_ln398_1           (add              ) [ 000]
br_ln398              (br               ) [ 000]
store_ln400           (store            ) [ 000]
j_1_load              (load             ) [ 000]
i_1_load              (load             ) [ 000]
indvar_flatten_load   (load             ) [ 000]
feat_load             (load             ) [ 000]
add_ln398             (add              ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
icmp_ln399            (icmp             ) [ 000]
select_ln398          (select           ) [ 000]
select_ln398_1        (select           ) [ 000]
zext_ln401            (zext             ) [ 000]
tmp                   (bitconcatenate   ) [ 000]
zext_ln401_1          (zext             ) [ 000]
add_ln401             (add              ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
xor_ln398             (xor              ) [ 000]
icmp_ln400            (icmp             ) [ 000]
and_ln398             (and              ) [ 000]
add_ln399             (add              ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
or_ln399              (or               ) [ 000]
select_ln399          (select           ) [ 000]
select_ln399_1        (select           ) [ 000]
zext_ln401_2          (zext             ) [ 000]
add_ln401_1           (add              ) [ 000]
zext_ln401_3          (zext             ) [ 000]
trunc_ln401           (trunc            ) [ 000]
p_shl                 (bitconcatenate   ) [ 000]
add_ln401_2           (add              ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
zext_ln401_4          (zext             ) [ 000]
add_ln401_3           (add              ) [ 000]
zext_ln401_5          (zext             ) [ 000]
input_tile_addr       (getelementptr    ) [ 000]
specloopname_ln400    (specloopname     ) [ 000]
conv2_to_conv3_read   (read             ) [ 000]
bitcast_ln401         (bitcast          ) [ 000]
store_ln401           (store            ) [ 000]
add_ln400             (add              ) [ 000]
add_ln399_1           (add              ) [ 000]
select_ln399_2        (select           ) [ 000]
store_ln400           (store            ) [ 000]
store_ln400           (store            ) [ 000]
store_ln400           (store            ) [ 000]
store_ln400           (store            ) [ 000]
br_ln400              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_to_conv3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_to_conv3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_151"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_132"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_399_2_VITIS_LOOP_400_3_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_175"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="j_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="feat_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feat/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten12_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="conv2_to_conv3_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_to_conv3_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_tile_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln401_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln401/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="14" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten12_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln398_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="0" index="1" bw="14" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln398_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln400_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="14" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_1_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_1_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="1"/>
<pin id="163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="1"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="feat_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="1"/>
<pin id="169" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln398_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln399_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln399/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln398_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln398/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln398_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln398_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln401_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln401_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln401_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln398_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln398/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln400_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln400/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln398_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln398/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln399_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln399/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln399_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln399/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln399_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln399/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln399_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln399_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln401_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln401_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln401_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_3/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln401_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln401/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_shl_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln401_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="0" index="1" bw="11" slack="0"/>
<pin id="295" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401_2/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln401_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_4/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln401_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401_3/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln401_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_5/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bitcast_ln401_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln401/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln400_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln400/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln399_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln399_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln399_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="0"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln399_2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln400_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="1"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln400_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="1"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln400_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="1"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln400_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="1"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="j_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="indvar_flatten_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="379" class="1005" name="feat_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="feat "/>
</bind>
</comp>

<comp id="386" class="1005" name="indvar_flatten12_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="14" slack="0"/>
<pin id="388" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="164" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="161" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="176" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="170" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="167" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="190" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="198" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="176" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="158" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="220" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="182" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="232" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="176" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="158" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="232" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="238" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="182" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="214" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="270" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="276" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="250" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="292" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="316"><net_src comp="94" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="322"><net_src comp="250" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="164" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="176" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="324" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="190" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="330" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="258" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="318" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="74" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="368"><net_src comp="78" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="375"><net_src comp="82" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="382"><net_src comp="86" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="389"><net_src comp="90" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="153" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_tile | {2 }
	Port: conv2_to_conv3 | {}
 - Input state : 
	Port: conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 : conv2_to_conv3 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten12_load : 1
		icmp_ln398 : 2
		add_ln398_1 : 2
		br_ln398 : 3
		store_ln400 : 3
	State 2
		add_ln398 : 1
		icmp_ln399 : 1
		select_ln398 : 2
		select_ln398_1 : 2
		zext_ln401 : 3
		tmp : 3
		zext_ln401_1 : 4
		add_ln401 : 5
		xor_ln398 : 2
		icmp_ln400 : 1
		and_ln398 : 2
		add_ln399 : 3
		or_ln399 : 2
		select_ln399 : 2
		select_ln399_1 : 2
		zext_ln401_2 : 3
		add_ln401_1 : 6
		zext_ln401_3 : 7
		trunc_ln401 : 7
		p_shl : 8
		add_ln401_2 : 9
		zext_ln401_4 : 3
		add_ln401_3 : 10
		zext_ln401_5 : 11
		input_tile_addr : 12
		store_ln401 : 13
		add_ln400 : 3
		add_ln399_1 : 1
		select_ln399_2 : 2
		store_ln400 : 3
		store_ln400 : 3
		store_ln400 : 3
		store_ln400 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |       add_ln398_1_fu_147       |    0    |    21   |
|          |        add_ln398_fu_170        |    0    |    13   |
|          |        add_ln401_fu_214        |    0    |    18   |
|          |        add_ln399_fu_238        |    0    |    12   |
|    add   |       add_ln401_1_fu_270       |    0    |    17   |
|          |       add_ln401_2_fu_292       |    0    |    16   |
|          |       add_ln401_3_fu_302       |    0    |    16   |
|          |        add_ln400_fu_318        |    0    |    12   |
|          |       add_ln399_1_fu_324       |    0    |    17   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln398_fu_141       |    0    |    21   |
|   icmp   |        icmp_ln399_fu_176       |    0    |    17   |
|          |        icmp_ln400_fu_226       |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln398_fu_182      |    0    |    5    |
|          |      select_ln398_1_fu_190     |    0    |    6    |
|  select  |       select_ln399_fu_250      |    0    |    5    |
|          |      select_ln399_1_fu_258     |    0    |    5    |
|          |      select_ln399_2_fu_330     |    0    |    10   |
|----------|--------------------------------|---------|---------|
|    xor   |        xor_ln398_fu_220        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |        and_ln398_fu_232        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln399_fu_244        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   | conv2_to_conv3_read_read_fu_94 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln401_fu_198       |    0    |    0    |
|          |       zext_ln401_1_fu_210      |    0    |    0    |
|   zext   |       zext_ln401_2_fu_266      |    0    |    0    |
|          |       zext_ln401_3_fu_276      |    0    |    0    |
|          |       zext_ln401_4_fu_298      |    0    |    0    |
|          |       zext_ln401_5_fu_308      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           tmp_fu_202           |    0    |    0    |
|          |          p_shl_fu_284          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln401_fu_280       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   229   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      feat_reg_379      |    6   |
|       i_1_reg_365      |    5   |
|indvar_flatten12_reg_386|   14   |
| indvar_flatten_reg_372 |   10   |
|       j_1_reg_358      |    5   |
+------------------------+--------+
|          Total         |   40   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   229  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   40   |    -   |
+-----------+--------+--------+
|   Total   |   40   |   229  |
+-----------+--------+--------+
