{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79583,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7973,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00416636,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0033469,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00204205,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0033469,
	"finish__design__instance__count__class:antenna_cell": 5,
	"finish__design__instance__area__class:antenna_cell": 12.512,
	"finish__design__instance__count__class:buffer": 346,
	"finish__design__instance__area__class:buffer": 3475.83,
	"finish__design__instance__count__class:clock_buffer": 106,
	"finish__design__instance__area__class:clock_buffer": 2009.43,
	"finish__design__instance__count__class:timing_repair_buffer": 223,
	"finish__design__instance__area__class:timing_repair_buffer": 1965.64,
	"finish__design__instance__count__class:inverter": 22,
	"finish__design__instance__area__class:inverter": 95.0912,
	"finish__design__instance__count__class:clock_inverter": 21,
	"finish__design__instance__area__class:clock_inverter": 173.917,
	"finish__design__instance__count__class:sequential_cell": 591,
	"finish__design__instance__area__class:sequential_cell": 17362.9,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2178,
	"finish__design__instance__area__class:multi_input_combinational_cell": 19453.7,
	"finish__design__instance__count": 3492,
	"finish__design__instance__area": 44549,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.133428,
	"finish__clock__skew__setup": 0.0204193,
	"finish__clock__skew__hold": 0.0204193,
	"finish__timing__drv__max_slew_limit": 0.223222,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.227429,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0152379,
	"finish__power__switching__total": 0.0129296,
	"finish__power__leakage__total": 1.69268e-08,
	"finish__power__total": 0.0281675,
	"finish__design__io": 147,
	"finish__design__die__area": 68880,
	"finish__design__core__area": 67158.2,
	"finish__design__instance__count": 4365,
	"finish__design__instance__area": 45641.3,
	"finish__design__instance__count__stdcell": 4365,
	"finish__design__instance__area__stdcell": 45641.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.679609,
	"finish__design__instance__utilization__stdcell": 0.679609,
	"finish__design__rows": 95,
	"finish__design__rows:unithd": 95,
	"finish__design__sites": 53675,
	"finish__design__sites:unithd": 53675,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}