Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:18:21 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.010ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.650ns (43.081%)  route 2.180ns (56.919%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.927    A_reg[19]_i_2/O[0]
    SLICE_X9Y94          net (fo=3, unset)            0.261     7.188    n_7_A_reg[19]_i_2
    SLICE_X9Y94          LUT2 (Prop_lut2_I0_O)        0.119     7.307    A[19]_i_15/O
    SLICE_X9Y94          net (fo=1, routed)           0.000     7.307    n_0_A[19]_i_15
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.558    A_reg[19]_i_3/CO[3]
    SLICE_X9Y95          net (fo=1, unset)            0.000     7.558    n_0_A_reg[19]_i_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.665    A_reg[23]_i_3/O[2]
    SLICE_X9Y99          net (fo=1, unset)            0.362     8.027    data2[22]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.118     8.145    A[22]_i_1/O
    SLICE_X9Y99          net (fo=1, routed)           0.000     8.145    n_0_A[22]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X9Y99          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.033     7.134    A_reg[22]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                 -1.010    

Slack (VIOLATED) :        -0.998ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.747ns (45.769%)  route 2.070ns (54.231%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.875    A_reg[19]_i_2/CO[3]
    SLICE_X8Y95          net (fo=1, unset)            0.000     6.875    n_0_A_reg[19]_i_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.977    A_reg[23]_i_2/O[0]
    SLICE_X9Y95          net (fo=3, unset)            0.261     7.238    n_7_A_reg[23]_i_2
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.119     7.357    A[23]_i_15/O
    SLICE_X9Y95          net (fo=1, routed)           0.000     7.357    n_0_A[23]_i_15
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.608    A_reg[23]_i_3/CO[3]
    SLICE_X9Y96          net (fo=1, unset)            0.000     7.608    n_0_A_reg[23]_i_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.761    A_reg[27]_i_3/O[1]
    SLICE_X9Y99          net (fo=1, unset)            0.252     8.013    data2[25]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.119     8.132    A[25]_i_1/O
    SLICE_X9Y99          net (fo=1, routed)           0.000     8.132    n_0_A[25]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X9Y99          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.032     7.133    A_reg[25]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 -0.998    

Slack (VIOLATED) :        -0.996ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.697ns (44.089%)  route 2.152ns (55.911%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.927    A_reg[19]_i_2/O[0]
    SLICE_X9Y94          net (fo=3, unset)            0.261     7.188    n_7_A_reg[19]_i_2
    SLICE_X9Y94          LUT2 (Prop_lut2_I0_O)        0.119     7.307    A[19]_i_15/O
    SLICE_X9Y94          net (fo=1, routed)           0.000     7.307    n_0_A[19]_i_15
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.558    A_reg[19]_i_3/CO[3]
    SLICE_X9Y95          net (fo=1, unset)            0.000     7.558    n_0_A_reg[19]_i_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.711    A_reg[23]_i_3/O[1]
    SLICE_X8Y99          net (fo=1, unset)            0.334     8.045    data2[21]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.119     8.164    A[21]_i_1/O
    SLICE_X8Y99          net (fo=1, routed)           0.000     8.164    n_0_A[21]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X8Y99          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.066     7.167    A_reg[21]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                 -0.996    

Slack (VIOLATED) :        -0.977ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.740ns (45.443%)  route 2.089ns (54.557%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.875    A_reg[19]_i_2/CO[3]
    SLICE_X8Y95          net (fo=1, unset)            0.000     6.875    n_0_A_reg[19]_i_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.977    A_reg[23]_i_2/O[0]
    SLICE_X9Y95          net (fo=3, unset)            0.261     7.238    n_7_A_reg[23]_i_2
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.119     7.357    A[23]_i_15/O
    SLICE_X9Y95          net (fo=1, routed)           0.000     7.357    n_0_A[23]_i_15
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.608    A_reg[23]_i_3/CO[3]
    SLICE_X9Y96          net (fo=1, unset)            0.000     7.608    n_0_A_reg[23]_i_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     7.753    A_reg[27]_i_3/O[3]
    SLICE_X12Y96         net (fo=1, unset)            0.271     8.024    data2[27]
    SLICE_X12Y96         LUT6 (Prop_lut6_I2_O)        0.120     8.144    A[27]_i_1/O
    SLICE_X12Y96         net (fo=1, routed)           0.000     8.144    n_0_A[27]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y96         net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.065     7.166    A_reg[27]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                 -0.977    

Slack (VIOLATED) :        -0.975ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 1.797ns (47.352%)  route 1.998ns (52.648%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.875    A_reg[19]_i_2/CO[3]
    SLICE_X8Y95          net (fo=1, unset)            0.000     6.875    n_0_A_reg[19]_i_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.925    A_reg[23]_i_2/CO[3]
    SLICE_X8Y96          net (fo=1, unset)            0.000     6.925    n_0_A_reg[23]_i_2
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.027    A_reg[27]_i_2/O[0]
    SLICE_X9Y96          net (fo=3, unset)            0.261     7.288    n_7_A_reg[27]_i_2
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.119     7.407    A[27]_i_15/O
    SLICE_X9Y96          net (fo=1, routed)           0.000     7.407    n_0_A[27]_i_15
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.658    A_reg[27]_i_3/CO[3]
    SLICE_X9Y97          net (fo=1, unset)            0.000     7.658    n_0_A_reg[27]_i_3
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.811    A_reg[31]_i_3/O[1]
    SLICE_X9Y98          net (fo=1, unset)            0.180     7.991    data2[29]
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.119     8.110    A[29]_i_1/O
    SLICE_X9Y98          net (fo=1, routed)           0.000     8.110    n_0_A[29]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X9Y98          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X9Y98          FDRE (Setup_fdre_C_D)        0.033     7.134    A_reg[29]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 -0.975    

Slack (VIOLATED) :        -0.958ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.750ns (45.920%)  route 2.061ns (54.080%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.875    A_reg[19]_i_2/CO[3]
    SLICE_X8Y95          net (fo=1, unset)            0.000     6.875    n_0_A_reg[19]_i_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.925    A_reg[23]_i_2/CO[3]
    SLICE_X8Y96          net (fo=1, unset)            0.000     6.925    n_0_A_reg[23]_i_2
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.027    A_reg[27]_i_2/O[0]
    SLICE_X9Y96          net (fo=3, unset)            0.261     7.288    n_7_A_reg[27]_i_2
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.119     7.407    A[27]_i_15/O
    SLICE_X9Y96          net (fo=1, routed)           0.000     7.407    n_0_A[27]_i_15
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.658    A_reg[27]_i_3/CO[3]
    SLICE_X9Y97          net (fo=1, unset)            0.000     7.658    n_0_A_reg[27]_i_3
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.765    A_reg[31]_i_3/O[2]
    SLICE_X8Y98          net (fo=1, unset)            0.243     8.008    data2[30]
    SLICE_X8Y98          LUT6 (Prop_lut6_I1_O)        0.118     8.126    A[30]_i_1/O
    SLICE_X8Y98          net (fo=1, routed)           0.000     8.126    n_0_A[30]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X8Y98          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.066     7.167    A_reg[30]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                 -0.958    

Slack (VIOLATED) :        -0.953ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 1.790ns (47.442%)  route 1.983ns (52.558%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.875    A_reg[19]_i_2/CO[3]
    SLICE_X8Y95          net (fo=1, unset)            0.000     6.875    n_0_A_reg[19]_i_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.925    A_reg[23]_i_2/CO[3]
    SLICE_X8Y96          net (fo=1, unset)            0.000     6.925    n_0_A_reg[23]_i_2
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.027    A_reg[27]_i_2/O[0]
    SLICE_X9Y96          net (fo=3, unset)            0.261     7.288    n_7_A_reg[27]_i_2
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.119     7.407    A[27]_i_15/O
    SLICE_X9Y96          net (fo=1, routed)           0.000     7.407    n_0_A[27]_i_15
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.658    A_reg[27]_i_3/CO[3]
    SLICE_X9Y97          net (fo=1, unset)            0.000     7.658    n_0_A_reg[27]_i_3
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     7.803    A_reg[31]_i_3/O[3]
    SLICE_X9Y98          net (fo=1, unset)            0.165     7.968    data2[31]
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.120     8.088    A[31]_i_1/O
    SLICE_X9Y98          net (fo=1, routed)           0.000     8.088    n_0_A[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X9Y98          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X9Y98          FDRE (Setup_fdre_C_D)        0.033     7.134    A_reg[31]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                 -0.953    

Slack (VIOLATED) :        -0.952ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.690ns (44.828%)  route 2.080ns (55.172%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.927    A_reg[19]_i_2/O[0]
    SLICE_X9Y94          net (fo=3, unset)            0.261     7.188    n_7_A_reg[19]_i_2
    SLICE_X9Y94          LUT2 (Prop_lut2_I0_O)        0.119     7.307    A[19]_i_15/O
    SLICE_X9Y94          net (fo=1, routed)           0.000     7.307    n_0_A[19]_i_15
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.558    A_reg[19]_i_3/CO[3]
    SLICE_X9Y95          net (fo=1, unset)            0.000     7.558    n_0_A_reg[19]_i_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     7.703    A_reg[23]_i_3/O[3]
    SLICE_X13Y95         net (fo=1, unset)            0.262     7.965    data2[23]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.120     8.085    A[23]_i_1/O
    SLICE_X13Y95         net (fo=1, routed)           0.000     8.085    n_0_A[23]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y95         net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)        0.031     7.132    A_reg[23]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                 -0.952    

Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.700ns (45.105%)  route 2.069ns (54.895%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.875    A_reg[19]_i_2/CO[3]
    SLICE_X8Y95          net (fo=1, unset)            0.000     6.875    n_0_A_reg[19]_i_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.977    A_reg[23]_i_2/O[0]
    SLICE_X9Y95          net (fo=3, unset)            0.261     7.238    n_7_A_reg[23]_i_2
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.119     7.357    A[23]_i_15/O
    SLICE_X9Y95          net (fo=1, routed)           0.000     7.357    n_0_A[23]_i_15
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.608    A_reg[23]_i_3/CO[3]
    SLICE_X9Y96          net (fo=1, unset)            0.000     7.608    n_0_A_reg[23]_i_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.715    A_reg[27]_i_3/O[2]
    SLICE_X9Y98          net (fo=1, unset)            0.251     7.966    data2[26]
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.118     8.084    A[26]_i_1/O
    SLICE_X9Y98          net (fo=1, routed)           0.000     8.084    n_0_A[26]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X9Y98          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X9Y98          FDRE (Setup_fdre_C_D)        0.031     7.132    A_reg[26]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.699ns (45.102%)  route 2.068ns (54.898%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.875    A_reg[19]_i_2/CO[3]
    SLICE_X8Y95          net (fo=1, unset)            0.000     6.875    n_0_A_reg[19]_i_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.977    A_reg[23]_i_2/O[0]
    SLICE_X9Y95          net (fo=3, unset)            0.261     7.238    n_7_A_reg[23]_i_2
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.119     7.357    A[23]_i_15/O
    SLICE_X9Y95          net (fo=1, routed)           0.000     7.357    n_0_A[23]_i_15
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.608    A_reg[23]_i_3/CO[3]
    SLICE_X9Y96          net (fo=1, unset)            0.000     7.608    n_0_A_reg[23]_i_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.712    A_reg[27]_i_3/O[0]
    SLICE_X9Y99          net (fo=1, unset)            0.250     7.962    data2[24]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.120     8.082    A[24]_i_1/O
    SLICE_X9Y99          net (fo=1, routed)           0.000     8.082    n_0_A[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X9Y99          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.033     7.134    A_reg[24]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 1.749ns (46.840%)  route 1.985ns (53.160%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.875    A_reg[19]_i_2/CO[3]
    SLICE_X8Y95          net (fo=1, unset)            0.000     6.875    n_0_A_reg[19]_i_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.925    A_reg[23]_i_2/CO[3]
    SLICE_X8Y96          net (fo=1, unset)            0.000     6.925    n_0_A_reg[23]_i_2
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.027    A_reg[27]_i_2/O[0]
    SLICE_X9Y96          net (fo=3, unset)            0.261     7.288    n_7_A_reg[27]_i_2
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.119     7.407    A[27]_i_15/O
    SLICE_X9Y96          net (fo=1, routed)           0.000     7.407    n_0_A[27]_i_15
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.658    A_reg[27]_i_3/CO[3]
    SLICE_X9Y97          net (fo=1, unset)            0.000     7.658    n_0_A_reg[27]_i_3
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.762    A_reg[31]_i_3/O[0]
    SLICE_X9Y98          net (fo=1, unset)            0.167     7.929    data2[28]
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.120     8.049    A[28]_i_1/O
    SLICE_X9Y98          net (fo=1, routed)           0.000     8.049    n_0_A[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X9Y98          net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X9Y98          FDRE (Setup_fdre_C_D)        0.032     7.133    A_reg[28]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.649ns (44.209%)  route 2.081ns (55.791%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.825    A_reg[15]_i_2/CO[3]
    SLICE_X8Y94          net (fo=1, unset)            0.000     6.825    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.927    A_reg[19]_i_2/O[0]
    SLICE_X9Y94          net (fo=3, unset)            0.261     7.188    n_7_A_reg[19]_i_2
    SLICE_X9Y94          LUT2 (Prop_lut2_I0_O)        0.119     7.307    A[19]_i_15/O
    SLICE_X9Y94          net (fo=1, routed)           0.000     7.307    n_0_A[19]_i_15
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.558    A_reg[19]_i_3/CO[3]
    SLICE_X9Y95          net (fo=1, unset)            0.000     7.558    n_0_A_reg[19]_i_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.662    A_reg[23]_i_3/O[0]
    SLICE_X13Y95         net (fo=1, unset)            0.263     7.925    data2[20]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.120     8.045    A[20]_i_1/O
    SLICE_X13Y95         net (fo=1, routed)           0.000     8.045    n_0_A[20]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y95         net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)        0.033     7.134    A_reg[20]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 -0.910    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.647ns (43.932%)  route 2.102ns (56.068%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 6.974 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.877    A_reg[15]_i_2/O[0]
    SLICE_X9Y93          net (fo=3, unset)            0.261     7.138    n_7_A_reg[15]_i_2
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.119     7.257    A[15]_i_15/O
    SLICE_X9Y93          net (fo=1, routed)           0.000     7.257    n_0_A[15]_i_15
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.508    A_reg[15]_i_3/CO[3]
    SLICE_X9Y94          net (fo=1, unset)            0.000     7.508    n_0_A_reg[15]_i_3
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.661    A_reg[19]_i_3/O[1]
    SLICE_X7Y94          net (fo=1, unset)            0.284     7.945    data2[17]
    SLICE_X7Y94          LUT6 (Prop_lut6_I2_O)        0.119     8.064    A[17]_i_1/O
    SLICE_X7Y94          net (fo=1, routed)           0.000     8.064    n_0_A[17]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X7Y94          net (fo=905, unset)          1.407     6.974    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)        0.033     7.186    A_reg[17]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.640ns (43.792%)  route 2.105ns (56.208%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 6.974 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.877    A_reg[15]_i_2/O[0]
    SLICE_X9Y93          net (fo=3, unset)            0.261     7.138    n_7_A_reg[15]_i_2
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.119     7.257    A[15]_i_15/O
    SLICE_X9Y93          net (fo=1, routed)           0.000     7.257    n_0_A[15]_i_15
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.508    A_reg[15]_i_3/CO[3]
    SLICE_X9Y94          net (fo=1, unset)            0.000     7.508    n_0_A_reg[15]_i_3
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     7.653    A_reg[19]_i_3/O[3]
    SLICE_X7Y94          net (fo=1, unset)            0.287     7.940    data2[19]
    SLICE_X7Y94          LUT6 (Prop_lut6_I2_O)        0.120     8.060    A[19]_i_1/O
    SLICE_X7Y94          net (fo=1, routed)           0.000     8.060    n_0_A[19]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X7Y94          net (fo=905, unset)          1.407     6.974    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)        0.031     7.184    A_reg[19]
  -------------------------------------------------------------------
                         required time                          7.184    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.600ns (43.431%)  route 2.084ns (56.569%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.877    A_reg[15]_i_2/O[0]
    SLICE_X9Y93          net (fo=3, unset)            0.261     7.138    n_7_A_reg[15]_i_2
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.119     7.257    A[15]_i_15/O
    SLICE_X9Y93          net (fo=1, routed)           0.000     7.257    n_0_A[15]_i_15
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.508    A_reg[15]_i_3/CO[3]
    SLICE_X9Y94          net (fo=1, unset)            0.000     7.508    n_0_A_reg[15]_i_3
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.615    A_reg[19]_i_3/O[2]
    SLICE_X12Y94         net (fo=1, unset)            0.266     7.881    data2[18]
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.118     7.999    A[18]_i_1/O
    SLICE_X12Y94         net (fo=1, routed)           0.000     7.999    n_0_A[18]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y94         net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)        0.065     7.166    A_reg[18]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.597ns (43.622%)  route 2.064ns (56.378%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.827    A_reg[11]_i_2/O[0]
    SLICE_X9Y92          net (fo=3, unset)            0.261     7.088    n_7_A_reg[11]_i_2
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.119     7.207    A[11]_i_15/O
    SLICE_X9Y92          net (fo=1, routed)           0.000     7.207    n_0_A[11]_i_15
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.458    A_reg[11]_i_3/CO[3]
    SLICE_X9Y93          net (fo=1, unset)            0.000     7.458    n_0_A_reg[11]_i_3
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.611    A_reg[15]_i_3/O[1]
    SLICE_X10Y92         net (fo=1, unset)            0.246     7.857    data2[13]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.119     7.976    A[13]_i_1/O
    SLICE_X10Y92         net (fo=1, routed)           0.000     7.976    n_0_A[13]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X10Y92         net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.065     7.166    A_reg[13]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 1.599ns (43.100%)  route 2.111ns (56.900%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 6.974 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.775    A_reg[11]_i_2/CO[3]
    SLICE_X8Y93          net (fo=1, unset)            0.000     6.775    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.877    A_reg[15]_i_2/O[0]
    SLICE_X9Y93          net (fo=3, unset)            0.261     7.138    n_7_A_reg[15]_i_2
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.119     7.257    A[15]_i_15/O
    SLICE_X9Y93          net (fo=1, routed)           0.000     7.257    n_0_A[15]_i_15
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.508    A_reg[15]_i_3/CO[3]
    SLICE_X9Y94          net (fo=1, unset)            0.000     7.508    n_0_A_reg[15]_i_3
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.612    A_reg[19]_i_3/O[0]
    SLICE_X6Y94          net (fo=1, unset)            0.293     7.905    data2[16]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.120     8.025    A[16]_i_1/O
    SLICE_X6Y94          net (fo=1, routed)           0.000     8.025    n_0_A[16]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y94          net (fo=905, unset)          1.407     6.974    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.189    
                         clock uncertainty           -0.035     7.153    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)        0.066     7.219    A_reg[16]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 1.540ns (42.588%)  route 2.076ns (57.411%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 6.921 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.777    A_reg[7]_i_3/O[0]
    SLICE_X9Y91          net (fo=3, unset)            0.261     7.038    n_7_A_reg[7]_i_3
    SLICE_X9Y91          LUT2 (Prop_lut2_I0_O)        0.119     7.157    A[7]_i_7/O
    SLICE_X9Y91          net (fo=1, routed)           0.000     7.157    n_0_A[7]_i_7
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.408    A_reg[7]_i_2/CO[3]
    SLICE_X9Y92          net (fo=1, unset)            0.000     7.408    n_0_A_reg[7]_i_2
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     7.553    A_reg[11]_i_3/O[3]
    SLICE_X10Y90         net (fo=1, unset)            0.258     7.811    data2[11]
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.120     7.931    A[11]_i_1/O
    SLICE_X10Y90         net (fo=1, routed)           0.000     7.931    n_0_A[11]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X10Y90         net (fo=905, unset)          1.354     6.921    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.136    
                         clock uncertainty           -0.035     7.100    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.066     7.166    A_reg[11]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.549ns (42.849%)  route 2.066ns (57.151%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.827    A_reg[11]_i_2/O[0]
    SLICE_X9Y92          net (fo=3, unset)            0.261     7.088    n_7_A_reg[11]_i_2
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.119     7.207    A[11]_i_15/O
    SLICE_X9Y92          net (fo=1, routed)           0.000     7.207    n_0_A[11]_i_15
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.458    A_reg[11]_i_3/CO[3]
    SLICE_X9Y93          net (fo=1, unset)            0.000     7.458    n_0_A_reg[11]_i_3
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.562    A_reg[15]_i_3/O[0]
    SLICE_X10Y92         net (fo=1, unset)            0.248     7.810    data2[12]
    SLICE_X10Y92         LUT6 (Prop_lut6_I2_O)        0.120     7.930    A[12]_i_1/O
    SLICE_X10Y92         net (fo=1, routed)           0.000     7.930    n_0_A[12]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X10Y92         net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.066     7.167    A_reg[12]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.550ns (42.280%)  route 2.116ns (57.720%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 6.973 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.827    A_reg[11]_i_2/O[0]
    SLICE_X9Y92          net (fo=3, unset)            0.261     7.088    n_7_A_reg[11]_i_2
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.119     7.207    A[11]_i_15/O
    SLICE_X9Y92          net (fo=1, routed)           0.000     7.207    n_0_A[11]_i_15
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.458    A_reg[11]_i_3/CO[3]
    SLICE_X9Y93          net (fo=1, unset)            0.000     7.458    n_0_A_reg[11]_i_3
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.565    A_reg[15]_i_3/O[2]
    SLICE_X6Y93          net (fo=1, unset)            0.298     7.863    data2[14]
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.118     7.981    A[14]_i_1/O
    SLICE_X6Y93          net (fo=1, routed)           0.000     7.981    n_0_A[14]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y93          net (fo=905, unset)          1.406     6.973    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.188    
                         clock uncertainty           -0.035     7.152    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.066     7.218    A_reg[14]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.547ns (42.841%)  route 2.064ns (57.159%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 6.921 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.777    A_reg[7]_i_3/O[0]
    SLICE_X9Y91          net (fo=3, unset)            0.261     7.038    n_7_A_reg[7]_i_3
    SLICE_X9Y91          LUT2 (Prop_lut2_I0_O)        0.119     7.157    A[7]_i_7/O
    SLICE_X9Y91          net (fo=1, routed)           0.000     7.157    n_0_A[7]_i_7
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.408    A_reg[7]_i_2/CO[3]
    SLICE_X9Y92          net (fo=1, unset)            0.000     7.408    n_0_A_reg[7]_i_2
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.561    A_reg[11]_i_3/O[1]
    SLICE_X10Y91         net (fo=1, unset)            0.246     7.807    data2[9]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.119     7.926    A[9]_i_1/O
    SLICE_X10Y91         net (fo=1, routed)           0.000     7.926    n_0_A[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X10Y91         net (fo=905, unset)          1.354     6.921    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.136    
                         clock uncertainty           -0.035     7.100    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.065     7.165    A_reg[9]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.499ns (41.977%)  route 2.072ns (58.023%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 6.921 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.777    A_reg[7]_i_3/O[0]
    SLICE_X9Y91          net (fo=3, unset)            0.261     7.038    n_7_A_reg[7]_i_3
    SLICE_X9Y91          LUT2 (Prop_lut2_I0_O)        0.119     7.157    A[7]_i_7/O
    SLICE_X9Y91          net (fo=1, routed)           0.000     7.157    n_0_A[7]_i_7
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.408    A_reg[7]_i_2/CO[3]
    SLICE_X9Y92          net (fo=1, unset)            0.000     7.408    n_0_A_reg[7]_i_2
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.512    A_reg[11]_i_3/O[0]
    SLICE_X11Y90         net (fo=1, unset)            0.254     7.766    data2[8]
    SLICE_X11Y90         LUT6 (Prop_lut6_I1_O)        0.120     7.886    A[8]_i_1/O
    SLICE_X11Y90         net (fo=1, routed)           0.000     7.886    n_0_A[8]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X11Y90         net (fo=905, unset)          1.354     6.921    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.136    
                         clock uncertainty           -0.035     7.100    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)        0.033     7.133    A_reg[8]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.590ns (43.705%)  route 2.048ns (56.295%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 6.973 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.725    A_reg[7]_i_3/CO[3]
    SLICE_X8Y92          net (fo=1, unset)            0.000     6.725    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.827    A_reg[11]_i_2/O[0]
    SLICE_X9Y92          net (fo=3, unset)            0.261     7.088    n_7_A_reg[11]_i_2
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.119     7.207    A[11]_i_15/O
    SLICE_X9Y92          net (fo=1, routed)           0.000     7.207    n_0_A[11]_i_15
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.458    A_reg[11]_i_3/CO[3]
    SLICE_X9Y93          net (fo=1, unset)            0.000     7.458    n_0_A_reg[11]_i_3
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     7.603    A_reg[15]_i_3/O[3]
    SLICE_X6Y93          net (fo=1, unset)            0.230     7.833    data2[15]
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.120     7.953    A[15]_i_1/O
    SLICE_X6Y93          net (fo=1, routed)           0.000     7.953    n_0_A[15]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y93          net (fo=905, unset)          1.406     6.973    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.188    
                         clock uncertainty           -0.035     7.152    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.066     7.218    A_reg[15]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.432ns (40.567%)  route 2.098ns (59.433%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 6.918 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     6.725    A_reg[3]_i_2/O[3]
    SLICE_X9Y90          net (fo=3, unset)            0.263     6.988    n_4_A_reg[3]_i_2
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.120     7.108    A[3]_i_11/O
    SLICE_X9Y90          net (fo=1, routed)           0.000     7.108    n_0_A[3]_i_11
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.295    A_reg[3]_i_3/CO[3]
    SLICE_X9Y91          net (fo=1, unset)            0.000     7.295    n_0_A_reg[3]_i_3
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.448    A_reg[7]_i_2/O[1]
    SLICE_X8Y89          net (fo=1, unset)            0.278     7.726    data2[5]
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.119     7.845    A[5]_i_1/O
    SLICE_X8Y89          net (fo=1, routed)           0.000     7.845    n_0_A[5]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X8Y89          net (fo=905, unset)          1.351     6.918    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.133    
                         clock uncertainty           -0.035     7.097    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)        0.066     7.163    A_reg[5]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.648ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.431ns (40.897%)  route 2.068ns (59.103%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 6.921 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.777    A_reg[7]_i_3/O[0]
    SLICE_X9Y91          net (fo=3, unset)            0.261     7.038    n_7_A_reg[7]_i_3
    SLICE_X9Y91          LUT2 (Prop_lut2_I0_O)        0.119     7.157    A[7]_i_7/O
    SLICE_X9Y91          net (fo=1, routed)           0.000     7.157    n_0_A[7]_i_7
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.287     7.444    A_reg[7]_i_2/O[3]
    SLICE_X10Y90         net (fo=1, unset)            0.250     7.694    data2[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.120     7.814    A[7]_i_1/O
    SLICE_X10Y90         net (fo=1, routed)           0.000     7.814    n_0_A[7]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X10Y90         net (fo=905, unset)          1.354     6.921    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.136    
                         clock uncertainty           -0.035     7.100    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.065     7.165    A_reg[7]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 -0.648    

Slack (VIOLATED) :        -0.644ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.500ns (42.918%)  route 1.995ns (57.082%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.777    A_reg[7]_i_3/O[0]
    SLICE_X9Y91          net (fo=3, unset)            0.261     7.038    n_7_A_reg[7]_i_3
    SLICE_X9Y91          LUT2 (Prop_lut2_I0_O)        0.119     7.157    A[7]_i_7/O
    SLICE_X9Y91          net (fo=1, routed)           0.000     7.157    n_0_A[7]_i_7
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.408    A_reg[7]_i_2/CO[3]
    SLICE_X9Y92          net (fo=1, unset)            0.000     7.408    n_0_A_reg[7]_i_2
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.515    A_reg[11]_i_3/O[2]
    SLICE_X10Y92         net (fo=1, unset)            0.177     7.692    data2[10]
    SLICE_X10Y92         LUT6 (Prop_lut6_I2_O)        0.118     7.810    A[10]_i_1/O
    SLICE_X10Y92         net (fo=1, routed)           0.000     7.810    n_0_A[10]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X10Y92         net (fo=905, unset)          1.355     6.922    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.137    
                         clock uncertainty           -0.035     7.101    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.064     7.165    A_reg[10]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 1.384ns (40.923%)  route 1.998ns (59.077%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 6.921 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     6.725    A_reg[3]_i_2/O[3]
    SLICE_X9Y90          net (fo=3, unset)            0.263     6.988    n_4_A_reg[3]_i_2
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.120     7.108    A[3]_i_11/O
    SLICE_X9Y90          net (fo=1, routed)           0.000     7.108    n_0_A[3]_i_11
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.295    A_reg[3]_i_3/CO[3]
    SLICE_X9Y91          net (fo=1, unset)            0.000     7.295    n_0_A_reg[3]_i_3
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.399    A_reg[7]_i_2/O[0]
    SLICE_X11Y90         net (fo=1, unset)            0.178     7.577    data2[4]
    SLICE_X11Y90         LUT6 (Prop_lut6_I1_O)        0.120     7.697    A[4]_i_1/O
    SLICE_X11Y90         net (fo=1, routed)           0.000     7.697    n_0_A[4]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X11Y90         net (fo=905, unset)          1.354     6.921    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.136    
                         clock uncertainty           -0.035     7.100    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)        0.032     7.132    A_reg[4]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.398ns (41.202%)  route 1.995ns (58.798%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 6.921 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.675    A_reg[3]_i_2/CO[3]
    SLICE_X8Y91          net (fo=1, unset)            0.000     6.675    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.777    A_reg[7]_i_3/O[0]
    SLICE_X9Y91          net (fo=3, unset)            0.261     7.038    n_7_A_reg[7]_i_3
    SLICE_X9Y91          LUT2 (Prop_lut2_I0_O)        0.119     7.157    A[7]_i_7/O
    SLICE_X9Y91          net (fo=1, routed)           0.000     7.157    n_0_A[7]_i_7
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.256     7.413    A_reg[7]_i_2/O[2]
    SLICE_X10Y91         net (fo=1, unset)            0.177     7.590    data2[6]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.118     7.708    A[6]_i_1/O
    SLICE_X10Y91         net (fo=1, routed)           0.000     7.708    n_0_A[6]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X10Y91         net (fo=905, unset)          1.354     6.921    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.136    
                         clock uncertainty           -0.035     7.100    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.064     7.164    A_reg[6]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.236ns (37.240%)  route 2.083ns (62.760%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 6.919 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     6.696    A_reg[3]_i_2/O[2]
    SLICE_X9Y90          net (fo=3, unset)            0.268     6.964    n_5_A_reg[3]_i_2
    SLICE_X9Y90          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.292     7.256    A_reg[3]_i_3/O[3]
    SLICE_X10Y88         net (fo=1, unset)            0.258     7.514    data2[3]
    SLICE_X10Y88         LUT6 (Prop_lut6_I3_O)        0.120     7.634    A[3]_i_1/O
    SLICE_X10Y88         net (fo=1, routed)           0.000     7.634    n_0_A[3]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X10Y88         net (fo=905, unset)          1.352     6.919    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.134    
                         clock uncertainty           -0.035     7.098    
    SLICE_X10Y88         FDRE (Setup_fdre_C_D)        0.065     7.163    A_reg[3]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.181ns (37.010%)  route 2.010ns (62.990%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 6.920 - 3.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clk_i
    AL31                 net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clk_i_IBUF_BUFG_inst/O
    SLICE_X6Y95          net (fo=905, unset)          1.533     4.315    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.569    round_reg[1]/Q
    SLICE_X6Y95          net (fo=15, unset)           0.224     4.793    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.836    W12[31]_i_3/O
    SLICE_X6Y92          net (fo=12, unset)           0.254     5.090    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.133    A[31]_i_29/O
    SLICE_X7Y90          net (fo=42, unset)           0.302     5.435    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.478    A[3]_i_17/O
    SLICE_X8Y90          net (fo=2, unset)            0.347     5.825    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     5.872    A[3]_i_6/O
    SLICE_X8Y90          net (fo=2, unset)            0.430     6.302    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.429    A[3]_i_9/O
    SLICE_X8Y90          net (fo=1, routed)           0.000     6.429    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     6.696    A_reg[3]_i_2/O[2]
    SLICE_X9Y90          net (fo=3, unset)            0.180     6.876    n_5_A_reg[3]_i_2
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.126     7.002    A[3]_i_12/O
    SLICE_X9Y90          net (fo=1, routed)           0.000     7.002    n_0_A[3]_i_12
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.113     7.115    A_reg[3]_i_3/O[2]
    SLICE_X12Y90         net (fo=1, unset)            0.273     7.388    data2[2]
    SLICE_X12Y90         LUT6 (Prop_lut6_I3_O)        0.118     7.506    A[2]_i_1/O
    SLICE_X12Y90         net (fo=1, routed)           0.000     7.506    n_0_A[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AL31                                              0.000     3.000    clk_i
    AL31                 net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    clk_i_IBUF_BUFG_inst/O
    SLICE_X12Y90         net (fo=905, unset)          1.353     6.920    clk_i_IBUF_BUFG
                         clock pessimism              0.214     7.135    
                         clock uncertainty           -0.035     7.099    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.066     7.165    A_reg[2]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 -0.340    




