# set the working dir, where all compiled verilog goes
#vlib work

# compile all verilog modules in mux.v to working dir
# could also have multiple verilog files
vlog Main.v

#load simulation using mux as the top level simulation module
vsim Main

#log all signals and add some signals to waveform window
log {/*}
# add wave {/*} would add all items in top level simulation module
add wave {/*}

# first test case
force {SW[0]} 0
force {SW[1]} 0
force {SW[2]} 0
force {SW[3]} 0

run 10ns

#2
force {SW[0]} 1
force {SW[1]} 0
force {SW[2]} 0
force {SW[3]} 0

run 10ns

#3
force {SW[0]} 0
force {SW[1]} 1
force {SW[2]} 0
force {SW[3]} 0

run 10ns

#4
force {SW[0]} 1
force {SW[1]} 1
force {SW[2]} 0
force {SW[3]} 0

run 10ns

#5
force {SW[0]} 0
force {SW[1]} 1
force {SW[2]} 0
force {SW[3]} 0

run 10ns

#6
force {SW[0]} 0
force {SW[1]} 1
force {SW[2]} 0
force {SW[3]} 1

run 10ns

#7
force {SW[0]} 0
force {SW[1]} 1
force {SW[2]} 1
force {SW[3]} 0

run 10ns

#8
force {SW[0]} 0
force {SW[1]} 1
force {SW[2]} 1
force {SW[3]} 1

run 10ns

#9
force {SW[0]} 1
force {SW[1]} 0
force {SW[2]} 0
force {SW[3]} 0

run 10ns

#10
force {SW[0]} 1
force {SW[1]} 0
force {SW[2]} 0
force {SW[3]} 1

run 10ns

#11
force {SW[0]} 1
force {SW[1]} 0
force {SW[2]} 1
force {SW[3]} 0

run 10ns

#12
force {SW[0]} 1
force {SW[1]} 0
force {SW[2]} 1
force {SW[3]} 1

run 10ns

#13
force {SW[0]} 1
force {SW[1]} 1
force {SW[2]} 0
force {SW[3]} 0

run 10ns

#14
force {SW[0]} 1
force {SW[1]} 1
force {SW[2]} 0
force {SW[3]} 1

run 10ns

#15
force {SW[0]} 1
force {SW[1]} 1
force {SW[2]} 1
force {SW[3]} 0

run 10ns

#16
force {SW[0]} 1
force {SW[1]} 1
force {SW[2]} 1
force {SW[3]} 1

run 10ns

