<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AggressiveAntiDepBreaker.h source code [llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AggressiveAntiDepBreaker,llvm::AggressiveAntiDepState "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='AggressiveAntiDepBreaker.h.html'>AggressiveAntiDepBreaker.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- llvm/CodeGen/AggressiveAntiDepBreaker.h - Anti-Dep Support -*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the AggressiveAntiDepBreaker class, which</i></td></tr>
<tr><th id="10">10</th><td><i>// implements register anti-dependence breaking during post-RA</i></td></tr>
<tr><th id="11">11</th><td><i>// scheduling. It attempts to break all anti-dependencies within a</i></td></tr>
<tr><th id="12">12</th><td><i>// block.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H">LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H" data-ref="_M/LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H">LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AntiDepBreaker.h.html">"AntiDepBreaker.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo" id="llvm::RegisterClassInfo">RegisterClassInfo</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <i class="doc">/// Contains all the state necessary for anti-dep breaking.</i></td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="macro" href="../../include/llvm/Support/Compiler.h.html#105" title="__attribute__ ((visibility(&quot;hidden&quot;)))" data-ref="_M/LLVM_LIBRARY_VISIBILITY">LLVM_LIBRARY_VISIBILITY</a> <dfn class="type def" id="llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</dfn> {</td></tr>
<tr><th id="41">41</th><td>  <b>public</b>:</td></tr>
<tr><th id="42">42</th><td>    <i class="doc">/// Information about a register reference within a liverange</i></td></tr>
<tr><th id="43">43</th><td>    <b>struct</b> <dfn class="type def" id="llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</dfn> {</td></tr>
<tr><th id="44">44</th><td>      <i class="doc">/// The registers operand</i></td></tr>
<tr><th id="45">45</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="llvm::AggressiveAntiDepState::RegisterReference::Operand" title='llvm::AggressiveAntiDepState::RegisterReference::Operand' data-ref="llvm::AggressiveAntiDepState::RegisterReference::Operand">Operand</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>      <i class="doc">/// The register class</i></td></tr>
<tr><th id="48">48</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="llvm::AggressiveAntiDepState::RegisterReference::RC" title='llvm::AggressiveAntiDepState::RegisterReference::RC' data-ref="llvm::AggressiveAntiDepState::RegisterReference::RC">RC</dfn>;</td></tr>
<tr><th id="49">49</th><td>    };</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <b>private</b>:</td></tr>
<tr><th id="52">52</th><td>    <i class="doc">/// Number of non-virtual target registers (i.e. TRI-&gt;getNumRegs()).</i></td></tr>
<tr><th id="53">53</th><td>    <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::AggressiveAntiDepState::NumTargetRegs" title='llvm::AggressiveAntiDepState::NumTargetRegs' data-ref="llvm::AggressiveAntiDepState::NumTargetRegs">NumTargetRegs</dfn>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>    <i class="doc">/// Implements a disjoint-union data structure to</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">    /// form register groups. A node is represented by an index into</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">    /// the vector. A node can "point to" itself to indicate that it</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">    /// is the parent of a group, or point to another node to indicate</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">    /// that it is a member of the same group as that node.</i></td></tr>
<tr><th id="60">60</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::AggressiveAntiDepState::GroupNodes" title='llvm::AggressiveAntiDepState::GroupNodes' data-ref="llvm::AggressiveAntiDepState::GroupNodes">GroupNodes</dfn>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>    <i class="doc">/// For each register, the index of the GroupNode</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">    /// currently representing the group that the register belongs to.</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">    /// Register 0 is always represented by the 0 group, a group</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">    /// composed of registers that are not eligible for anti-aliasing.</i></td></tr>
<tr><th id="66">66</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::AggressiveAntiDepState::GroupNodeIndices" title='llvm::AggressiveAntiDepState::GroupNodeIndices' data-ref="llvm::AggressiveAntiDepState::GroupNodeIndices">GroupNodeIndices</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>    <i class="doc">/// Map registers to all their references within a live range.</i></td></tr>
<tr><th id="69">69</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt; <dfn class="decl" id="llvm::AggressiveAntiDepState::RegRefs" title='llvm::AggressiveAntiDepState::RegRefs' data-ref="llvm::AggressiveAntiDepState::RegRefs">RegRefs</dfn>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>    <i class="doc">/// The index of the most recent kill (proceeding bottom-up),</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">    /// or ~0u if the register is not live.</i></td></tr>
<tr><th id="73">73</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::AggressiveAntiDepState::KillIndices" title='llvm::AggressiveAntiDepState::KillIndices' data-ref="llvm::AggressiveAntiDepState::KillIndices">KillIndices</dfn>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>    <i class="doc">/// The index of the most recent complete def (proceeding bottom</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">    /// up), or ~0u if the register is live.</i></td></tr>
<tr><th id="77">77</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::AggressiveAntiDepState::DefIndices" title='llvm::AggressiveAntiDepState::DefIndices' data-ref="llvm::AggressiveAntiDepState::DefIndices">DefIndices</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <b>public</b>:</td></tr>
<tr><th id="80">80</th><td>    <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm22AggressiveAntiDepStateC1EjPNS_17MachineBasicBlockE" title='llvm::AggressiveAntiDepState::AggressiveAntiDepState' data-ref="_ZN4llvm22AggressiveAntiDepStateC1EjPNS_17MachineBasicBlockE" id="_ZN4llvm22AggressiveAntiDepStateC1EjPNS_17MachineBasicBlockE">AggressiveAntiDepState</a>(<em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="2767TargetRegs" title='TargetRegs' data-type='const unsigned int' data-ref="2767TargetRegs">TargetRegs</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="2768BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="2768BB">BB</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>    <i class="doc">/// Return the kill indices.</i></td></tr>
<tr><th id="83">83</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv" title='llvm::AggressiveAntiDepState::GetKillIndices' data-ref="_ZN4llvm22AggressiveAntiDepState14GetKillIndicesEv">GetKillIndices</dfn>() { <b>return</b> <a class="member" href="#llvm::AggressiveAntiDepState::KillIndices" title='llvm::AggressiveAntiDepState::KillIndices' data-ref="llvm::AggressiveAntiDepState::KillIndices">KillIndices</a>; }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>    <i class="doc">/// Return the define indices.</i></td></tr>
<tr><th id="86">86</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv" title='llvm::AggressiveAntiDepState::GetDefIndices' data-ref="_ZN4llvm22AggressiveAntiDepState13GetDefIndicesEv">GetDefIndices</dfn>() { <b>return</b> <a class="member" href="#llvm::AggressiveAntiDepState::DefIndices" title='llvm::AggressiveAntiDepState::DefIndices' data-ref="llvm::AggressiveAntiDepState::DefIndices">DefIndices</a>; }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>    <i class="doc">/// Return the RegRefs map.</i></td></tr>
<tr><th id="89">89</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>, <a class="type" href="#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt;&amp; <dfn class="decl def" id="_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv" title='llvm::AggressiveAntiDepState::GetRegRefs' data-ref="_ZN4llvm22AggressiveAntiDepState10GetRegRefsEv">GetRegRefs</dfn>() { <b>return</b> <a class="member" href="#llvm::AggressiveAntiDepState::RegRefs" title='llvm::AggressiveAntiDepState::RegRefs' data-ref="llvm::AggressiveAntiDepState::RegRefs">RegRefs</a>; }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>    <i>// Get the group for a register. The returned value is</i></td></tr>
<tr><th id="92">92</th><td><i>    // the index of the GroupNode representing the group.</i></td></tr>
<tr><th id="93">93</th><td>    <em>unsigned</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm22AggressiveAntiDepState8GetGroupEj" title='llvm::AggressiveAntiDepState::GetGroup' data-ref="_ZN4llvm22AggressiveAntiDepState8GetGroupEj" id="_ZN4llvm22AggressiveAntiDepState8GetGroupEj">GetGroup</a>(<em>unsigned</em> <dfn class="local col9 decl" id="2769Reg" title='Reg' data-type='unsigned int' data-ref="2769Reg">Reg</dfn>);</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>    <i>// Return a vector of the registers belonging to a group.</i></td></tr>
<tr><th id="96">96</th><td><i>    // If RegRefs is non-NULL then only included referenced registers.</i></td></tr>
<tr><th id="97">97</th><td>    <em>void</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm22AggressiveAntiDepState12GetGroupRegsEjRSt6vectorIjSaIjEEPSt8multimapIjNS0_17RegisterReferenceESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::AggressiveAntiDepState::GetGroupRegs' data-ref="_ZN4llvm22AggressiveAntiDepState12GetGroupRegsEjRSt6vectorIjSaIjEEPSt8multimapIjNS0_17RegisterReferenceESt4lessIjESaISt4pairIKjS6_EEE" id="_ZN4llvm22AggressiveAntiDepState12GetGroupRegsEjRSt6vectorIjSaIjEEPSt8multimapIjNS0_17RegisterReferenceESt4lessIjESaISt4pairIKjS6_EEE">GetGroupRegs</a>(</td></tr>
<tr><th id="98">98</th><td>       <em>unsigned</em> <dfn class="local col0 decl" id="2770Group" title='Group' data-type='unsigned int' data-ref="2770Group">Group</dfn>,</td></tr>
<tr><th id="99">99</th><td>       <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="2771Regs" title='Regs' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="2771Regs">Regs</dfn>,</td></tr>
<tr><th id="100">100</th><td>       <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::multimap" title='std::multimap' data-ref="std::multimap">multimap</a>&lt;<em>unsigned</em>,</td></tr>
<tr><th id="101">101</th><td>         <a class="type" href="#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a>::<a class="type" href="#llvm::AggressiveAntiDepState::RegisterReference" title='llvm::AggressiveAntiDepState::RegisterReference' data-ref="llvm::AggressiveAntiDepState::RegisterReference">RegisterReference</a>&gt; *<dfn class="local col2 decl" id="2772RegRefs" title='RegRefs' data-type='std::multimap&lt;unsigned int, AggressiveAntiDepState::RegisterReference&gt; *' data-ref="2772RegRefs">RegRefs</dfn>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <i>// Union Reg1's and Reg2's groups to form a new group.</i></td></tr>
<tr><th id="104">104</th><td><i>    // Return the index of the GroupNode representing the group.</i></td></tr>
<tr><th id="105">105</th><td>    <em>unsigned</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" title='llvm::AggressiveAntiDepState::UnionGroups' data-ref="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj" id="_ZN4llvm22AggressiveAntiDepState11UnionGroupsEjj">UnionGroups</a>(<em>unsigned</em> <dfn class="local col3 decl" id="2773Reg1" title='Reg1' data-type='unsigned int' data-ref="2773Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="2774Reg2" title='Reg2' data-type='unsigned int' data-ref="2774Reg2">Reg2</dfn>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>    <i>// Remove a register from its current group and place</i></td></tr>
<tr><th id="108">108</th><td><i>    // it alone in its own group. Return the index of the GroupNode</i></td></tr>
<tr><th id="109">109</th><td><i>    // representing the registers new group.</i></td></tr>
<tr><th id="110">110</th><td>    <em>unsigned</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj" title='llvm::AggressiveAntiDepState::LeaveGroup' data-ref="_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj" id="_ZN4llvm22AggressiveAntiDepState10LeaveGroupEj">LeaveGroup</a>(<em>unsigned</em> <dfn class="local col5 decl" id="2775Reg" title='Reg' data-type='unsigned int' data-ref="2775Reg">Reg</dfn>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>    <i class="doc">/// Return true if Reg is live.</i></td></tr>
<tr><th id="113">113</th><td>    <em>bool</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm22AggressiveAntiDepState6IsLiveEj" title='llvm::AggressiveAntiDepState::IsLive' data-ref="_ZN4llvm22AggressiveAntiDepState6IsLiveEj" id="_ZN4llvm22AggressiveAntiDepState6IsLiveEj">IsLive</a>(<em>unsigned</em> <dfn class="local col6 decl" id="2776Reg" title='Reg' data-type='unsigned int' data-ref="2776Reg">Reg</dfn>);</td></tr>
<tr><th id="114">114</th><td>  };</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <b>class</b> <a class="macro" href="../../include/llvm/Support/Compiler.h.html#105" title="__attribute__ ((visibility(&quot;hidden&quot;)))" data-ref="_M/LLVM_LIBRARY_VISIBILITY">LLVM_LIBRARY_VISIBILITY</a> <dfn class="type def" id="llvm::AggressiveAntiDepBreaker" title='llvm::AggressiveAntiDepBreaker' data-ref="llvm::AggressiveAntiDepBreaker">AggressiveAntiDepBreaker</dfn></td></tr>
<tr><th id="117">117</th><td>      : <b>public</b> <a class="type" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker" title='llvm::AntiDepBreaker' data-ref="llvm::AntiDepBreaker">AntiDepBreaker</a> {</td></tr>
<tr><th id="118">118</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl" id="llvm::AggressiveAntiDepBreaker::MF" title='llvm::AggressiveAntiDepBreaker::MF' data-ref="llvm::AggressiveAntiDepBreaker::MF">MF</dfn>;</td></tr>
<tr><th id="119">119</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl" id="llvm::AggressiveAntiDepBreaker::MRI" title='llvm::AggressiveAntiDepBreaker::MRI' data-ref="llvm::AggressiveAntiDepBreaker::MRI">MRI</dfn>;</td></tr>
<tr><th id="120">120</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl" id="llvm::AggressiveAntiDepBreaker::TII" title='llvm::AggressiveAntiDepBreaker::TII' data-ref="llvm::AggressiveAntiDepBreaker::TII">TII</dfn>;</td></tr>
<tr><th id="121">121</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::AggressiveAntiDepBreaker::TRI" title='llvm::AggressiveAntiDepBreaker::TRI' data-ref="llvm::AggressiveAntiDepBreaker::TRI">TRI</dfn>;</td></tr>
<tr><th id="122">122</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="decl" id="llvm::AggressiveAntiDepBreaker::RegClassInfo" title='llvm::AggressiveAntiDepBreaker::RegClassInfo' data-ref="llvm::AggressiveAntiDepBreaker::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <i class="doc">/// The set of registers that should only be</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">    /// renamed if they are on the critical path.</i></td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::AggressiveAntiDepBreaker::CriticalPathSet" title='llvm::AggressiveAntiDepBreaker::CriticalPathSet' data-ref="llvm::AggressiveAntiDepBreaker::CriticalPathSet">CriticalPathSet</dfn>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <i class="doc">/// The state used to identify and rename anti-dependence registers.</i></td></tr>
<tr><th id="129">129</th><td>    <a class="type" href="#llvm::AggressiveAntiDepState" title='llvm::AggressiveAntiDepState' data-ref="llvm::AggressiveAntiDepState">AggressiveAntiDepState</a> *<dfn class="decl" id="llvm::AggressiveAntiDepBreaker::State" title='llvm::AggressiveAntiDepBreaker::State' data-ref="llvm::AggressiveAntiDepBreaker::State">State</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <b>public</b>:</td></tr>
<tr><th id="132">132</th><td>    <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE" title='llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker' data-ref="_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE" id="_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE">AggressiveAntiDepBreaker</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="2777MFi" title='MFi' data-type='llvm::MachineFunction &amp;' data-ref="2777MFi">MFi</dfn>,</td></tr>
<tr><th id="133">133</th><td>                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="local col8 decl" id="2778RCI" title='RCI' data-type='const llvm::RegisterClassInfo &amp;' data-ref="2778RCI">RCI</dfn>,</td></tr>
<tr><th id="134">134</th><td>                          <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::RegClassVector" title='llvm::TargetSubtargetInfo::RegClassVector' data-type='SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt;' data-ref="llvm::TargetSubtargetInfo::RegClassVector">RegClassVector</a>&amp; <dfn class="local col9 decl" id="2779CriticalPathRCs" title='CriticalPathRCs' data-type='TargetSubtargetInfo::RegClassVector &amp;' data-ref="2779CriticalPathRCs">CriticalPathRCs</dfn>);</td></tr>
<tr><th id="135">135</th><td>    <a class="virtual decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreakerD1Ev" title='llvm::AggressiveAntiDepBreaker::~AggressiveAntiDepBreaker' data-ref="_ZN4llvm24AggressiveAntiDepBreakerD1Ev" id="_ZN4llvm24AggressiveAntiDepBreakerD1Ev">~AggressiveAntiDepBreaker</a>() override;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <i class="doc">/// Initialize anti-dep breaking for a new basic block.</i></td></tr>
<tr><th id="138">138</th><td>    <em>void</em> <a class="virtual decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE" title='llvm::AggressiveAntiDepBreaker::StartBlock' data-ref="_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE" id="_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE">StartBlock</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="2780BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="2780BB">BB</dfn>) override;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <i class="doc">/// Identifiy anti-dependencies along the critical path</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">    /// of the ScheduleDAG and break them by renaming registers.</i></td></tr>
<tr><th id="142">142</th><td>    <em>unsigned</em> <a class="virtual decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327" title='llvm::AggressiveAntiDepBreaker::BreakAntiDependencies' data-ref="_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327" id="_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327">BreakAntiDependencies</a>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col1 decl" id="2781SUnits" title='SUnits' data-type='const std::vector&lt;SUnit&gt; &amp;' data-ref="2781SUnits">SUnits</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="2782Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="2782Begin">Begin</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="2783End" title='End' data-type='MachineBasicBlock::iterator' data-ref="2783End">End</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                   <em>unsigned</em> <dfn class="local col4 decl" id="2784InsertPosIndex" title='InsertPosIndex' data-type='unsigned int' data-ref="2784InsertPosIndex">InsertPosIndex</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                   <a class="typedef" href="AntiDepBreaker.h.html#llvm::AntiDepBreaker::DbgValueVector" title='llvm::AntiDepBreaker::DbgValueVector' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;' data-ref="llvm::AntiDepBreaker::DbgValueVector">DbgValueVector</a> &amp;<dfn class="local col5 decl" id="2785DbgValues" title='DbgValues' data-type='DbgValueVector &amp;' data-ref="2785DbgValues">DbgValues</dfn>) override;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>    <i class="doc">/// Update liveness information to account for the current</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">    /// instruction, which will not be scheduled.</i></td></tr>
<tr><th id="150">150</th><td>    <em>void</em> <a class="virtual decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker7ObserveERNS_12MachineInstrEjj" title='llvm::AggressiveAntiDepBreaker::Observe' data-ref="_ZN4llvm24AggressiveAntiDepBreaker7ObserveERNS_12MachineInstrEjj" id="_ZN4llvm24AggressiveAntiDepBreaker7ObserveERNS_12MachineInstrEjj">Observe</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="2786MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2786MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="2787Count" title='Count' data-type='unsigned int' data-ref="2787Count">Count</dfn>,</td></tr>
<tr><th id="151">151</th><td>                 <em>unsigned</em> <dfn class="local col8 decl" id="2788InsertPosIndex" title='InsertPosIndex' data-type='unsigned int' data-ref="2788InsertPosIndex">InsertPosIndex</dfn>) override;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>    <i class="doc">/// Finish anti-dep breaking for a basic block.</i></td></tr>
<tr><th id="154">154</th><td>    <em>void</em> <a class="virtual decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker11FinishBlockEv" title='llvm::AggressiveAntiDepBreaker::FinishBlock' data-ref="_ZN4llvm24AggressiveAntiDepBreaker11FinishBlockEv" id="_ZN4llvm24AggressiveAntiDepBreaker11FinishBlockEv">FinishBlock</a>() override;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <b>private</b>:</td></tr>
<tr><th id="157">157</th><td>    <i class="doc">/// Keep track of a position in the allocation order for each regclass.</i></td></tr>
<tr><th id="158">158</th><td>    <b>using</b> <dfn class="typedef" id="llvm::AggressiveAntiDepBreaker::RenameOrderType" title='llvm::AggressiveAntiDepBreaker::RenameOrderType' data-type='std::map&lt;const TargetRegisterClass *, unsigned int&gt;' data-ref="llvm::AggressiveAntiDepBreaker::RenameOrderType">RenameOrderType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <i class="doc">/// Return true if MO represents a register</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">    /// that is both implicitly used and defined in MI</i></td></tr>
<tr><th id="162">162</th><td>    <em>bool</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker16IsImplicitDefUseERNS_12MachineInstrERNS_14MachineOperandE" title='llvm::AggressiveAntiDepBreaker::IsImplicitDefUse' data-ref="_ZN4llvm24AggressiveAntiDepBreaker16IsImplicitDefUseERNS_12MachineInstrERNS_14MachineOperandE" id="_ZN4llvm24AggressiveAntiDepBreaker16IsImplicitDefUseERNS_12MachineInstrERNS_14MachineOperandE">IsImplicitDefUse</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="2789MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2789MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="2790MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="2790MO">MO</dfn>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>    <i class="doc">/// If MI implicitly def/uses a register, then</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">    /// return that register and all subregisters.</i></td></tr>
<tr><th id="166">166</th><td>    <em>void</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE" title='llvm::AggressiveAntiDepBreaker::GetPassthruRegs' data-ref="_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE" id="_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE">GetPassthruRegs</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="2791MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2791MI">MI</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="2792PassthruRegs" title='PassthruRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="2792PassthruRegs">PassthruRegs</dfn>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>    <em>void</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_" title='llvm::AggressiveAntiDepBreaker::HandleLastUse' data-ref="_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_" id="_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_">HandleLastUse</a>(<em>unsigned</em> <dfn class="local col3 decl" id="2793Reg" title='Reg' data-type='unsigned int' data-ref="2793Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="2794KillIdx" title='KillIdx' data-type='unsigned int' data-ref="2794KillIdx">KillIdx</dfn>, <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="2795tag" title='tag' data-type='const char *' data-ref="2795tag">tag</dfn>,</td></tr>
<tr><th id="169">169</th><td>                       <em>const</em> <em>char</em> *<dfn class="local col6 decl" id="2796header" title='header' data-type='const char *' data-ref="2796header">header</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="170">170</th><td>                       <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="2797footer" title='footer' data-type='const char *' data-ref="2797footer">footer</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>    <em>void</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE" title='llvm::AggressiveAntiDepBreaker::PrescanInstruction' data-ref="_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE" id="_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE">PrescanInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="2798MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2798MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="2799Count" title='Count' data-type='unsigned int' data-ref="2799Count">Count</dfn>,</td></tr>
<tr><th id="173">173</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="2800PassthruRegs" title='PassthruRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="2800PassthruRegs">PassthruRegs</dfn>);</td></tr>
<tr><th id="174">174</th><td>    <em>void</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj" title='llvm::AggressiveAntiDepBreaker::ScanInstruction' data-ref="_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj" id="_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj">ScanInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="2801MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2801MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2802Count" title='Count' data-type='unsigned int' data-ref="2802Count">Count</dfn>);</td></tr>
<tr><th id="175">175</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj" title='llvm::AggressiveAntiDepBreaker::GetRenameRegisters' data-ref="_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj" id="_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj">GetRenameRegisters</a>(<em>unsigned</em> <dfn class="local col3 decl" id="2803Reg" title='Reg' data-type='unsigned int' data-ref="2803Reg">Reg</dfn>);</td></tr>
<tr><th id="176">176</th><td>    <em>bool</em> <a class="decl" href="AggressiveAntiDepBreaker.cpp.html#_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE" title='llvm::AggressiveAntiDepBreaker::FindSuitableFreeRegisters' data-ref="_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE" id="_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE">FindSuitableFreeRegisters</a>(<em>unsigned</em> <dfn class="local col4 decl" id="2804AntiDepGroupIndex" title='AntiDepGroupIndex' data-type='unsigned int' data-ref="2804AntiDepGroupIndex">AntiDepGroupIndex</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                   <a class="typedef" href="#llvm::AggressiveAntiDepBreaker::RenameOrderType" title='llvm::AggressiveAntiDepBreaker::RenameOrderType' data-type='std::map&lt;const TargetRegisterClass *, unsigned int&gt;' data-ref="llvm::AggressiveAntiDepBreaker::RenameOrderType">RenameOrderType</a>&amp; <dfn class="local col5 decl" id="2805RenameOrder" title='RenameOrder' data-type='RenameOrderType &amp;' data-ref="2805RenameOrder">RenameOrder</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                   <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="2806RenameMap" title='RenameMap' data-type='std::map&lt;unsigned int, unsigned int&gt; &amp;' data-ref="2806RenameMap">RenameMap</dfn>);</td></tr>
<tr><th id="179">179</th><td>  };</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#<span data-ppcond="16">endif</span> // LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
