Simulator report for instr_rom_rv32i
Thu Nov 06 13:38:44 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 132 nodes    ;
; Simulation Coverage         ;      65.44 % ;
; Total Number of Transitions ; 1252         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C5F256C6  ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                               ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+
; Option                                                                                     ; Setting             ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+
; Simulation mode                                                                            ; Timing              ; Timing        ;
; Start time                                                                                 ; 0 ns                ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                ;               ;
; Vector input source                                                                        ; instr_rom_rv32i.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                  ; On            ;
; Check outputs                                                                              ; Off                 ; Off           ;
; Report simulation coverage                                                                 ; On                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                 ; Off           ;
; Detect glitches                                                                            ; Off                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport           ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport           ; Transport     ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------+
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      65.44 % ;
; Total nodes checked                                 ; 132          ;
; Total output ports checked                          ; 136          ;
; Total output ports with complete 1/0-value coverage ; 89           ;
; Total output ports with no 1/0-value coverage       ; 46           ;
; Total output ports with no 1-value coverage         ; 46           ;
; Total output ports with no 0-value coverage         ; 47           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                           ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                      ; Output Port Type ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[0]  ; portadataout0    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[1]  ; portadataout1    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[4]  ; portadataout4    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[5]  ; portadataout5    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[6]  ; portadataout6    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[7]  ; portadataout7    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[8]  ; portadataout8    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[9]  ; portadataout9    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[10] ; portadataout10   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[11] ; portadataout11   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[14] ; portadataout14   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[15] ; portadataout15   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[16] ; portadataout16   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[17] ; portadataout17   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[20] ; portadataout20   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[21] ; portadataout21   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[22] ; portadataout22   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[23] ; portadataout23   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[25] ; portadataout25   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[26] ; portadataout26   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[27] ; portadataout27   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[28] ; portadataout28   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[29] ; portadataout29   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[30] ; portadataout30   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[31] ; portadataout31   ;
; |instr_rom_rv32i|PC[7]                                                     ; |instr_rom_rv32i|PC[7]                                                ; padout           ;
; |instr_rom_rv32i|INSTR[0]~output                                           ; |instr_rom_rv32i|INSTR[0]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[0]                                                  ; |instr_rom_rv32i|INSTR[0]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[1]~output                                           ; |instr_rom_rv32i|INSTR[1]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[1]                                                  ; |instr_rom_rv32i|INSTR[1]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[4]~output                                           ; |instr_rom_rv32i|INSTR[4]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[4]                                                  ; |instr_rom_rv32i|INSTR[4]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[5]~output                                           ; |instr_rom_rv32i|INSTR[5]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[5]                                                  ; |instr_rom_rv32i|INSTR[5]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[6]~output                                           ; |instr_rom_rv32i|INSTR[6]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[6]                                                  ; |instr_rom_rv32i|INSTR[6]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[7]~output                                           ; |instr_rom_rv32i|INSTR[7]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[7]                                                  ; |instr_rom_rv32i|INSTR[7]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[8]~output                                           ; |instr_rom_rv32i|INSTR[8]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[8]                                                  ; |instr_rom_rv32i|INSTR[8]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[9]~output                                           ; |instr_rom_rv32i|INSTR[9]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[9]                                                  ; |instr_rom_rv32i|INSTR[9]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[10]~output                                          ; |instr_rom_rv32i|INSTR[10]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[10]                                                 ; |instr_rom_rv32i|INSTR[10]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[11]~output                                          ; |instr_rom_rv32i|INSTR[11]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[11]                                                 ; |instr_rom_rv32i|INSTR[11]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[14]~output                                          ; |instr_rom_rv32i|INSTR[14]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[14]                                                 ; |instr_rom_rv32i|INSTR[14]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[15]~output                                          ; |instr_rom_rv32i|INSTR[15]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[15]                                                 ; |instr_rom_rv32i|INSTR[15]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[16]~output                                          ; |instr_rom_rv32i|INSTR[16]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[16]                                                 ; |instr_rom_rv32i|INSTR[16]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[17]~output                                          ; |instr_rom_rv32i|INSTR[17]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[17]                                                 ; |instr_rom_rv32i|INSTR[17]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[20]~output                                          ; |instr_rom_rv32i|INSTR[20]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[20]                                                 ; |instr_rom_rv32i|INSTR[20]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[21]~output                                          ; |instr_rom_rv32i|INSTR[21]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[21]                                                 ; |instr_rom_rv32i|INSTR[21]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[22]~output                                          ; |instr_rom_rv32i|INSTR[22]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[22]                                                 ; |instr_rom_rv32i|INSTR[22]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[23]~output                                          ; |instr_rom_rv32i|INSTR[23]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[23]                                                 ; |instr_rom_rv32i|INSTR[23]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[25]~output                                          ; |instr_rom_rv32i|INSTR[25]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[25]                                                 ; |instr_rom_rv32i|INSTR[25]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[26]~output                                          ; |instr_rom_rv32i|INSTR[26]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[26]                                                 ; |instr_rom_rv32i|INSTR[26]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[27]~output                                          ; |instr_rom_rv32i|INSTR[27]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[27]                                                 ; |instr_rom_rv32i|INSTR[27]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[28]~output                                          ; |instr_rom_rv32i|INSTR[28]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[28]                                                 ; |instr_rom_rv32i|INSTR[28]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[29]~output                                          ; |instr_rom_rv32i|INSTR[29]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[29]                                                 ; |instr_rom_rv32i|INSTR[29]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[30]~output                                          ; |instr_rom_rv32i|INSTR[30]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[30]                                                 ; |instr_rom_rv32i|INSTR[30]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[31]~output                                          ; |instr_rom_rv32i|INSTR[31]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[31]                                                 ; |instr_rom_rv32i|INSTR[31]                                            ; padout           ;
; |instr_rom_rv32i|clock~input                                               ; |instr_rom_rv32i|clock~input                                          ; o                ;
; |instr_rom_rv32i|clock                                                     ; |instr_rom_rv32i|clock                                                ; padout           ;
; |instr_rom_rv32i|PC[2]~input                                               ; |instr_rom_rv32i|PC[2]~input                                          ; o                ;
; |instr_rom_rv32i|PC[2]                                                     ; |instr_rom_rv32i|PC[2]                                                ; padout           ;
; |instr_rom_rv32i|PC[3]~input                                               ; |instr_rom_rv32i|PC[3]~input                                          ; o                ;
; |instr_rom_rv32i|PC[3]                                                     ; |instr_rom_rv32i|PC[3]                                                ; padout           ;
; |instr_rom_rv32i|PC[4]~input                                               ; |instr_rom_rv32i|PC[4]~input                                          ; o                ;
; |instr_rom_rv32i|PC[4]                                                     ; |instr_rom_rv32i|PC[4]                                                ; padout           ;
; |instr_rom_rv32i|PC[5]~input                                               ; |instr_rom_rv32i|PC[5]~input                                          ; o                ;
; |instr_rom_rv32i|PC[5]                                                     ; |instr_rom_rv32i|PC[5]                                                ; padout           ;
; |instr_rom_rv32i|PC[6]~input                                               ; |instr_rom_rv32i|PC[6]~input                                          ; o                ;
; |instr_rom_rv32i|PC[6]                                                     ; |instr_rom_rv32i|PC[6]                                                ; padout           ;
; |instr_rom_rv32i|clock~inputclkctrl                                        ; |instr_rom_rv32i|clock~inputclkctrl                                   ; outclk           ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                              ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                      ; Output Port Type ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[2]  ; portadataout2    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[3]  ; portadataout3    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[12] ; portadataout12   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[13] ; portadataout13   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[18] ; portadataout18   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[19] ; portadataout19   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[24] ; portadataout24   ;
; |instr_rom_rv32i|PC[0]                                                     ; |instr_rom_rv32i|PC[0]                                                ; padout           ;
; |instr_rom_rv32i|PC[1]                                                     ; |instr_rom_rv32i|PC[1]                                                ; padout           ;
; |instr_rom_rv32i|PC[9]                                                     ; |instr_rom_rv32i|PC[9]                                                ; padout           ;
; |instr_rom_rv32i|PC[10]                                                    ; |instr_rom_rv32i|PC[10]                                               ; padout           ;
; |instr_rom_rv32i|PC[11]                                                    ; |instr_rom_rv32i|PC[11]                                               ; padout           ;
; |instr_rom_rv32i|PC[12]                                                    ; |instr_rom_rv32i|PC[12]                                               ; padout           ;
; |instr_rom_rv32i|PC[13]                                                    ; |instr_rom_rv32i|PC[13]                                               ; padout           ;
; |instr_rom_rv32i|PC[14]                                                    ; |instr_rom_rv32i|PC[14]                                               ; padout           ;
; |instr_rom_rv32i|PC[15]                                                    ; |instr_rom_rv32i|PC[15]                                               ; padout           ;
; |instr_rom_rv32i|PC[16]                                                    ; |instr_rom_rv32i|PC[16]                                               ; padout           ;
; |instr_rom_rv32i|PC[17]                                                    ; |instr_rom_rv32i|PC[17]                                               ; padout           ;
; |instr_rom_rv32i|PC[18]                                                    ; |instr_rom_rv32i|PC[18]                                               ; padout           ;
; |instr_rom_rv32i|PC[19]                                                    ; |instr_rom_rv32i|PC[19]                                               ; padout           ;
; |instr_rom_rv32i|PC[20]                                                    ; |instr_rom_rv32i|PC[20]                                               ; padout           ;
; |instr_rom_rv32i|PC[21]                                                    ; |instr_rom_rv32i|PC[21]                                               ; padout           ;
; |instr_rom_rv32i|PC[22]                                                    ; |instr_rom_rv32i|PC[22]                                               ; padout           ;
; |instr_rom_rv32i|PC[23]                                                    ; |instr_rom_rv32i|PC[23]                                               ; padout           ;
; |instr_rom_rv32i|PC[24]                                                    ; |instr_rom_rv32i|PC[24]                                               ; padout           ;
; |instr_rom_rv32i|PC[25]                                                    ; |instr_rom_rv32i|PC[25]                                               ; padout           ;
; |instr_rom_rv32i|PC[26]                                                    ; |instr_rom_rv32i|PC[26]                                               ; padout           ;
; |instr_rom_rv32i|PC[27]                                                    ; |instr_rom_rv32i|PC[27]                                               ; padout           ;
; |instr_rom_rv32i|PC[28]                                                    ; |instr_rom_rv32i|PC[28]                                               ; padout           ;
; |instr_rom_rv32i|PC[29]                                                    ; |instr_rom_rv32i|PC[29]                                               ; padout           ;
; |instr_rom_rv32i|PC[30]                                                    ; |instr_rom_rv32i|PC[30]                                               ; padout           ;
; |instr_rom_rv32i|PC[31]                                                    ; |instr_rom_rv32i|PC[31]                                               ; padout           ;
; |instr_rom_rv32i|INSTR[2]~output                                           ; |instr_rom_rv32i|INSTR[2]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[2]                                                  ; |instr_rom_rv32i|INSTR[2]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[3]~output                                           ; |instr_rom_rv32i|INSTR[3]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[3]                                                  ; |instr_rom_rv32i|INSTR[3]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[12]~output                                          ; |instr_rom_rv32i|INSTR[12]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[12]                                                 ; |instr_rom_rv32i|INSTR[12]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[13]~output                                          ; |instr_rom_rv32i|INSTR[13]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[13]                                                 ; |instr_rom_rv32i|INSTR[13]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[18]~output                                          ; |instr_rom_rv32i|INSTR[18]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[18]                                                 ; |instr_rom_rv32i|INSTR[18]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[19]~output                                          ; |instr_rom_rv32i|INSTR[19]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[19]                                                 ; |instr_rom_rv32i|INSTR[19]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[24]~output                                          ; |instr_rom_rv32i|INSTR[24]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[24]                                                 ; |instr_rom_rv32i|INSTR[24]                                            ; padout           ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                              ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                      ; Output Port Type ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[2]  ; portadataout2    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[3]  ; portadataout3    ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[12] ; portadataout12   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[13] ; portadataout13   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[18] ; portadataout18   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[19] ; portadataout19   ;
; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|ram_block1a0 ; |instr_rom_rv32i|altsyncram:rom|altsyncram_omr:auto_generated|q_a[24] ; portadataout24   ;
; |instr_rom_rv32i|PC[0]                                                     ; |instr_rom_rv32i|PC[0]                                                ; padout           ;
; |instr_rom_rv32i|PC[1]                                                     ; |instr_rom_rv32i|PC[1]                                                ; padout           ;
; |instr_rom_rv32i|PC[8]                                                     ; |instr_rom_rv32i|PC[8]                                                ; padout           ;
; |instr_rom_rv32i|PC[9]                                                     ; |instr_rom_rv32i|PC[9]                                                ; padout           ;
; |instr_rom_rv32i|PC[10]                                                    ; |instr_rom_rv32i|PC[10]                                               ; padout           ;
; |instr_rom_rv32i|PC[11]                                                    ; |instr_rom_rv32i|PC[11]                                               ; padout           ;
; |instr_rom_rv32i|PC[12]                                                    ; |instr_rom_rv32i|PC[12]                                               ; padout           ;
; |instr_rom_rv32i|PC[13]                                                    ; |instr_rom_rv32i|PC[13]                                               ; padout           ;
; |instr_rom_rv32i|PC[14]                                                    ; |instr_rom_rv32i|PC[14]                                               ; padout           ;
; |instr_rom_rv32i|PC[15]                                                    ; |instr_rom_rv32i|PC[15]                                               ; padout           ;
; |instr_rom_rv32i|PC[16]                                                    ; |instr_rom_rv32i|PC[16]                                               ; padout           ;
; |instr_rom_rv32i|PC[17]                                                    ; |instr_rom_rv32i|PC[17]                                               ; padout           ;
; |instr_rom_rv32i|PC[18]                                                    ; |instr_rom_rv32i|PC[18]                                               ; padout           ;
; |instr_rom_rv32i|PC[19]                                                    ; |instr_rom_rv32i|PC[19]                                               ; padout           ;
; |instr_rom_rv32i|PC[20]                                                    ; |instr_rom_rv32i|PC[20]                                               ; padout           ;
; |instr_rom_rv32i|PC[21]                                                    ; |instr_rom_rv32i|PC[21]                                               ; padout           ;
; |instr_rom_rv32i|PC[22]                                                    ; |instr_rom_rv32i|PC[22]                                               ; padout           ;
; |instr_rom_rv32i|PC[23]                                                    ; |instr_rom_rv32i|PC[23]                                               ; padout           ;
; |instr_rom_rv32i|PC[24]                                                    ; |instr_rom_rv32i|PC[24]                                               ; padout           ;
; |instr_rom_rv32i|PC[25]                                                    ; |instr_rom_rv32i|PC[25]                                               ; padout           ;
; |instr_rom_rv32i|PC[26]                                                    ; |instr_rom_rv32i|PC[26]                                               ; padout           ;
; |instr_rom_rv32i|PC[27]                                                    ; |instr_rom_rv32i|PC[27]                                               ; padout           ;
; |instr_rom_rv32i|PC[28]                                                    ; |instr_rom_rv32i|PC[28]                                               ; padout           ;
; |instr_rom_rv32i|PC[29]                                                    ; |instr_rom_rv32i|PC[29]                                               ; padout           ;
; |instr_rom_rv32i|PC[30]                                                    ; |instr_rom_rv32i|PC[30]                                               ; padout           ;
; |instr_rom_rv32i|PC[31]                                                    ; |instr_rom_rv32i|PC[31]                                               ; padout           ;
; |instr_rom_rv32i|INSTR[2]~output                                           ; |instr_rom_rv32i|INSTR[2]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[2]                                                  ; |instr_rom_rv32i|INSTR[2]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[3]~output                                           ; |instr_rom_rv32i|INSTR[3]~output                                      ; o                ;
; |instr_rom_rv32i|INSTR[3]                                                  ; |instr_rom_rv32i|INSTR[3]                                             ; padout           ;
; |instr_rom_rv32i|INSTR[12]~output                                          ; |instr_rom_rv32i|INSTR[12]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[12]                                                 ; |instr_rom_rv32i|INSTR[12]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[13]~output                                          ; |instr_rom_rv32i|INSTR[13]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[13]                                                 ; |instr_rom_rv32i|INSTR[13]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[18]~output                                          ; |instr_rom_rv32i|INSTR[18]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[18]                                                 ; |instr_rom_rv32i|INSTR[18]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[19]~output                                          ; |instr_rom_rv32i|INSTR[19]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[19]                                                 ; |instr_rom_rv32i|INSTR[19]                                            ; padout           ;
; |instr_rom_rv32i|INSTR[24]~output                                          ; |instr_rom_rv32i|INSTR[24]~output                                     ; o                ;
; |instr_rom_rv32i|INSTR[24]                                                 ; |instr_rom_rv32i|INSTR[24]                                            ; padout           ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 06 13:38:44 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Tugas_2 -c instr_rom_rv32i
Info: Using vector source file "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_1_20251106_13223095/1_Lab/Tugas_2/instr_rom_rv32i.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      65.44 %
Info: Number of transitions in simulation is 1252
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Thu Nov 06 13:38:44 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


