Cycle: 1	: Idle
Cycle: 2	: Idle
Cycle: 3	: Idle
Cycle: 4	: Idle
Cycle: 5	: Idle
Cycle: 6	: Idle
Cycle: 7	: Idle
Cycle: 8	: LW for core 1 Issued::[$t2,0,$s0]: Idle
Cycle: 9	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 10	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 11	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 12	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 13	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 14	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 15	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 16	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 17	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 18	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 19	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 20	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 21	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 22	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 23	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 24	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 25	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 26	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 27	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 28	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 29	: Executing LW request for core 1: @Address 1000 --> @Register $t2
Cycle: 30	: Executing LW request for core 1: @Address 1000 --> @Register $t2: LW for core 1 Done
Cycle: 31	: SW for core 1 Issued::[$t3,0,$s0]: Idle
Cycle: 32	: SW for core 1 Done
Cycle: 33	: Idle
Cycle: 34	: Idle
Cycle: 35	: Idle
Cycle: 36	: Idle
Cycle: 37	: Idle
Cycle: 38	: Idle
Cycle: 39	: Idle
Cycle: 40	: Idle
Cycle: 41	: Idle
Cycle: 42	: Idle
Cycle: 43	: Idle
Cycle: 44	: Idle
Cycle: 45	: Idle
Cycle: 46	: Idle
Cycle: 47	: Idle
Cycle: 48	: Idle
Cycle: 49	: Idle
Cycle: 50	: Idle
Cycle: 51	: Idle
Cycle: 52	: Idle
Cycle: 53	: Idle
Cycle: 54	: Idle
Cycle: 55	: Idle
Cycle: 56	: Idle
Cycle: 57	: Idle
Cycle: 58	: Idle
Cycle: 59	: Idle
Cycle: 60	: Idle
Cycle: 61	: Idle
Cycle: 62	: Idle
Cycle: 63	: Idle
Cycle: 64	: Idle
Cycle: 65	: Idle
Cycle: 66	: Idle
Cycle: 67	: Idle
Cycle: 68	: Idle
Cycle: 69	: Idle
Cycle: 70	: Idle
Cycle: 71	: Idle
Cycle: 72	: Idle
Cycle: 73	: Idle
Cycle: 74	: Idle
Cycle: 75	: Idle
Cycle: 76	: Idle
Cycle: 77	: Idle
Cycle: 78	: Idle
Cycle: 79	: Idle
Cycle: 80	: Idle
Cycle: 81	: Idle
Cycle: 82	: Idle
Cycle: 83	: Idle
Cycle: 84	: Idle
Cycle: 85	: Idle
Cycle: 86	: Idle
Cycle: 87	: Idle
Cycle: 88	: Idle
Cycle: 89	: Idle
Cycle: 90	: Idle
Cycle: 91	: Idle
Cycle: 92	: Idle
Cycle: 93	: Idle
Cycle: 94	: Idle
Cycle: 95	: Idle
Cycle: 96	: Idle
Cycle: 97	: Idle
Cycle: 98	: Idle
Cycle: 99	: Idle
Cycle: 100	: Idle
Cycle: 101	: Idle
Cycle: 102	: Idle
Cycle: 103	: Idle
Cycle: 104	: Idle
Cycle: 105	: Idle
Cycle: 106	: Idle
Cycle: 107	: Idle
Cycle: 108	: Idle
Cycle: 109	: Idle
Cycle: 110	: Idle
Cycle: 111	: Idle
Cycle: 112	: Idle
Cycle: 113	: Idle
Cycle: 114	: Idle
Cycle: 115	: Idle
Cycle: 116	: Idle
Cycle: 117	: Idle
Cycle: 118	: Idle
Cycle: 119	: Idle
Cycle: 120	: Idle
Cycle: 121	: Idle
Cycle: 122	: Idle
Cycle: 123	: Idle
Cycle: 124	: Idle
Cycle: 125	: Idle
Cycle: 126	: Idle
Cycle: 127	: Idle
Cycle: 128	: Idle
Cycle: 129	: Idle
Cycle: 130	: Idle
Cycle: 131	: Idle
Cycle: 132	: Idle
Cycle: 133	: Idle
Cycle: 134	: Idle
Cycle: 135	: Idle
Cycle: 136	: Idle
Cycle: 137	: Idle
Cycle: 138	: Idle
Cycle: 139	: Idle
Cycle: 140	: Idle
Cycle: 141	: Idle
Cycle: 142	: Idle
Cycle: 143	: Idle
Cycle: 144	: Idle
Cycle: 145	: Idle
Cycle: 146	: Idle
Cycle: 147	: Idle
Cycle: 148	: Idle
Cycle: 149	: Idle
Cycle: 150	: Idle
Cycle: 151	: Idle
Cycle: 152	: Idle
Cycle: 153	: Idle
Cycle: 154	: Idle
Cycle: 155	: Idle
Cycle: 156	: Idle
Cycle: 157	: Idle
Cycle: 158	: Idle
Cycle: 159	: Idle
Cycle: 160	: Idle
Cycle: 161	: Idle
Cycle: 162	: Idle
Cycle: 163	: Idle
Cycle: 164	: Idle
Cycle: 165	: Idle
Cycle: 166	: Idle
Cycle: 167	: Idle
Cycle: 168	: Idle
Cycle: 169	: Idle
Cycle: 170	: Idle
Cycle: 171	: Idle
Cycle: 172	: Idle
Cycle: 173	: Idle
Cycle: 174	: Idle
Cycle: 175	: Idle
Cycle: 176	: Idle
Cycle: 177	: Idle
Cycle: 178	: Idle
Cycle: 179	: Idle
Cycle: 180	: Idle
Cycle: 181	: Idle
Cycle: 182	: Idle
Cycle: 183	: Idle
Cycle: 184	: Idle
Cycle: 185	: Idle
Cycle: 186	: Idle
Cycle: 187	: Idle
Cycle: 188	: Idle
Cycle: 189	: Idle
Cycle: 190	: Idle
Cycle: 191	: Idle
Cycle: 192	: Idle
Cycle: 193	: Idle
Cycle: 194	: Idle
Cycle: 195	: Idle
Cycle: 196	: Idle
Cycle: 197	: Idle
Cycle: 198	: Idle
Cycle: 199	: Idle
Cycle: 200	: Idle

META DATA
Number of LW instructions executed by DRAM := 1
Number of SW instructions executed by DRAM := 1


MEMORY LOCATIONS WHICH CHANGED AFTER EXECUTION
1000-1003: 4
