<div id="pf161" class="pf w0 h0" data-page-no="161"><div class="pc pc161 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg161.png"/><div class="t m0 x23 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">DMA memory map</div><div class="t m0 x88 h10 y1a6 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y330 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y331 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y330 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y160a ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _3b"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y160a ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 xf6 h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">4000_8100<span class="_ _90"> </span>Source Address Register (DMA_SAR0)<span class="_ _15f"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.1/353</span></div><div class="t m0 xf6 h7 y1aa ff2 fs4 fc0 sc0 ls0 ws0">4000_8104<span class="_ _90"> </span>Destination Address Register (DMA_DAR0)<span class="_ _1f"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.2/354</span></div><div class="t m0 xf6 h86 y12c8 ff2 fs4 fc0 sc0 ls0 ws30f">4000_8108 <span class="ws0 v14">DMA Status Register / Byte Count Register</span></div><div class="t m0 x7e h86 y1ac ff2 fs4 fc0 sc0 ls0 ws310">(DMA_DSR_BCR0) <span class="ws24d v14">32<span class="_ _14b"> </span>R/W<span class="_ _4"> </span>0000_0000h <span class="fc1">23.3.3/355</span></span></div><div class="t m0 x9a h7 y333 ff2 fs4 fc0 sc0 ls0 ws0">4000_810C<span class="_ _1a"> </span>DMA Control Register (DMA_DCR0)<span class="_ _1a8"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.4/357</span></div><div class="t m0 xf6 h7 y2b9 ff2 fs4 fc0 sc0 ls0 ws0">4000_8110<span class="_ _90"> </span>Source Address Register (DMA_SAR1)<span class="_ _15f"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.1/353</span></div><div class="t m0 xf6 h7 y2ba ff2 fs4 fc0 sc0 ls0 ws0">4000_8114<span class="_ _90"> </span>Destination Address Register (DMA_DAR1)<span class="_ _1f"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.2/354</span></div><div class="t m0 xf6 h86 yf0d ff2 fs4 fc0 sc0 ls0 ws30f">4000_8118 <span class="ws0 v14">DMA Status Register / Byte Count Register</span></div><div class="t m0 x7e h86 y1f1d ff2 fs4 fc0 sc0 ls0 ws310">(DMA_DSR_BCR1) <span class="ws24d v14">32<span class="_ _14b"> </span>R/W<span class="_ _4"> </span>0000_0000h <span class="fc1">23.3.3/355</span></span></div><div class="t m0 x9a h7 y1681 ff2 fs4 fc0 sc0 ls0 ws0">4000_811C<span class="_ _1a"> </span>DMA Control Register (DMA_DCR1)<span class="_ _1a8"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.4/357</span></div><div class="t m0 xf6 h7 y1682 ff2 fs4 fc0 sc0 ls0 ws0">4000_8120<span class="_ _90"> </span>Source Address Register (DMA_SAR2)<span class="_ _15f"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.1/353</span></div><div class="t m0 xf6 h7 y158c ff2 fs4 fc0 sc0 ls0 ws0">4000_8124<span class="_ _90"> </span>Destination Address Register (DMA_DAR2)<span class="_ _1f"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.2/354</span></div><div class="t m0 xf6 h86 y1f1e ff2 fs4 fc0 sc0 ls0 ws30f">4000_8128 <span class="ws0 v14">DMA Status Register / Byte Count Register</span></div><div class="t m0 x7e h86 y1683 ff2 fs4 fc0 sc0 ls0 ws310">(DMA_DSR_BCR2) <span class="ws24d v14">32<span class="_ _14b"> </span>R/W<span class="_ _4"> </span>0000_0000h <span class="fc1">23.3.3/355</span></span></div><div class="t m0 x9a h7 y1f1f ff2 fs4 fc0 sc0 ls0 ws0">4000_812C<span class="_ _1a"> </span>DMA Control Register (DMA_DCR2)<span class="_ _1a8"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.4/357</span></div><div class="t m0 xf6 h7 yebc ff2 fs4 fc0 sc0 ls0 ws0">4000_8130<span class="_ _90"> </span>Source Address Register (DMA_SAR3)<span class="_ _15f"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.1/353</span></div><div class="t m0 xf6 h7 y1f20 ff2 fs4 fc0 sc0 ls0 ws0">4000_8134<span class="_ _90"> </span>Destination Address Register (DMA_DAR3)<span class="_ _1f"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.2/354</span></div><div class="t m0 xf6 h86 y1f0 ff2 fs4 fc0 sc0 ls0 ws30f">4000_8138 <span class="ws0 v14">DMA Status Register / Byte Count Register</span></div><div class="t m0 x7e h86 y1f21 ff2 fs4 fc0 sc0 ls0 ws310">(DMA_DSR_BCR3) <span class="ws24d v14">32<span class="_ _14b"> </span>R/W<span class="_ _4"> </span>0000_0000h <span class="fc1">23.3.3/355</span></span></div><div class="t m0 x9a h7 y12d2 ff2 fs4 fc0 sc0 ls0 ws0">4000_813C<span class="_ _1a"> </span>DMA Control Register (DMA_DCR3)<span class="_ _1a8"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">23.3.4/357</span></div><div class="t m0 x9 h1b y1f22 ff1 fsc fc0 sc0 ls0 ws0">23.3.1<span class="_ _b"> </span>Source Address Register (DMA_SAR<span class="ff7 ls142">n</span>)</div><div class="t m0 xf h8 y1f23 ff1 fs5 fc0 sc0 ls0">Restriction</div><div class="t m0 x3e hf y1f24 ff3 fs5 fc0 sc0 ls0 ws0">For this register:</div><div class="t m0 xd4 hf y1f25 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Only 32-bit writes are allowed. 16-bit and 8-bit writes</div><div class="t m0 xd7 hf y1f26 ff3 fs5 fc0 sc0 ls0 ws0">result in a bus error.</div><div class="t m0 xd4 hf y1f27 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Only four values are allowed to be written to bits 31-20 of</div><div class="t m0 xd7 hf y1f28 ff3 fs5 fc0 sc0 ls0 ws0">this register. A write of any other value to these bits causes</div><div class="t m0 xd7 hf y1f29 ff3 fs5 fc0 sc0 ls0 ws0">a configuration error when the channel starts to execute.</div><div class="t m0 xd7 hf y1f2a ff3 fs5 fc0 sc0 ls0 ws0">For more information about the configuration error, see the</div><div class="t m0 xd7 hf y1f2b ff3 fs5 fc0 sc0 ls0 ws0">description of the <span class="fc1 ws1a6">CE</span> field of DSR.</div><div class="t m0 x9 h7 y1f2c ff2 fs4 fc0 sc0 ls0 ws0">Address: 4000_8000h base + 100h offset + (16d × i), where i=0d to 3d</div><div class="t m0 x2c h1d y1f2d ff2 fsd fc0 sc0 ls0 ws2ff">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h1d y1f2e ff2 fsd fc0 sc0 ls1ef">R<span class="fs4 ls0 v17">SAR</span></div><div class="t m0 x89 h1d y1f2f ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y1f30 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x4e h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 23 DMA Controller Module</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>353</div><a class="l" href="#pf161" data-dest-detail='[353,"XYZ",null,350.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:653.600000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf162" data-dest-detail='[354,"XYZ",null,513.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:638.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf163" data-dest-detail='[355,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:617.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf165" data-dest-detail='[357,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:596.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf161" data-dest-detail='[353,"XYZ",null,350.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:580.600000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf162" data-dest-detail='[354,"XYZ",null,513.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:565.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf163" data-dest-detail='[355,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:544.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf165" data-dest-detail='[357,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:523.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf161" data-dest-detail='[353,"XYZ",null,350.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:507.600000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf162" data-dest-detail='[354,"XYZ",null,513.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:492.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf163" data-dest-detail='[355,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:471.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf165" data-dest-detail='[357,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:450.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf161" data-dest-detail='[353,"XYZ",null,350.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:434.600000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf162" data-dest-detail='[354,"XYZ",null,513.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:419.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf163" data-dest-detail='[355,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:398.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf165" data-dest-detail='[357,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:377.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,659.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:251.486000px;bottom:143.300000px;width:17.892000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf162" data-dest-detail='[354,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:304.384000px;bottom:90.550000px;width:18.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
