# NOR

.chipsets:
# inputs and outputs
input       a
input       b
output      out
# gates
or          op
not         inv

.links:
a:1         op:1
b:1         op:2
op:3        inv:1
inv:2       out:1
