#ifndef _SENSOR_REG_H_
#define _SENSOR_REG_H_

struct imx327_reg {
	u16 address;
	u8 val;
};

#define MAX_SENSOR_DEVICE   6
#define MAX_I2C_BUS_NUM     7

/* Menu items for LINK_FREQ V4L2 control */
/* See V4L2_SNS_CFG_TYPE*/
static s64 imx327_link_cif_menu[MAX_SENSOR_DEVICE][SNS_CFG_TYPE_MAX] = {
	{//s0 linear mode
		SNS_CFG_TYPE_MAX,
		CAMPLL_FREQ_37P125M,    //1:mclk freq
		0,                      //2:mclk num
		RX_MAC_CLK_200M,        //3:mac clk
		INPUT_MODE_MIPI,        //4:input mode
		CVI_MIPI_WDR_MODE_NONE, //5:wdr mode
		RAW_DATA_12BIT,         //6:data type
		0,                      //7:mipi_dev
		1,                      //8:dphy.enable
		14,                     //9:dphy.hs_settle
		0,                      //10:cif phy mode
		2,                      //LANE_0
		3,                      //LANE_1
		1,                      //LANE_2
		-1,                     //LANE_3
		-1,                     //LANE_4
		1,                      //SWAP_0
		1,                      //SWAP_1
		1,                      //SWAP_2
		1,                      //SWAP_3
		1,                      //SWAP_4
	},
};
static const struct imx327_reg mode_1920x1080_2l_regs[] = {
	{ 0x3003, 0x01}, /* SW RESET */
	{ 0x3000, 0x01}, /* STANDBY */
	{ 0x3002, 0x01}, /* XTMSTA */
	{ 0x3005, 0x01}, /* ADBIT 10bit*/
	{ 0x3007, 0x00}, /* VREVERS, ...*/
	{ 0x3009, 0x02}, /**/
	{ 0x300A, 0xF0}, /* BLKLEVEL*/
	{ 0x3010, 0x21},
	{ 0x3011, 0x02},
	{ 0x3014, 0x16}, /* GAIN, 0x2A=>12.6dB TBD*/
	{ 0x3018, 0x65}, /* VMAX[7:0]*/
	{ 0x3019, 0x04}, /* VMAX[15:8]*/
	{ 0x301A, 0x00}, /* VMAX[17:16]:=:0x301A[1:0]*/
	{ 0x301C, 0x30}, /* HMAX[7:0], TBD*/
	{ 0x301D, 0x11}, /* HMAX[15:8]*/
	{ 0x3020, 0x8C}, /* SHS[7:0], TBD*/
	{ 0x3021, 0x01}, /* SHS[15:8]*/
	{ 0x3022, 0x00}, /* SHS[19:16]*/
	{ 0x3046, 0x01},
	{ 0x304B, 0x0A},
	{ 0x305C, 0x18}, /* INCKSEL1*/
	{ 0x305D, 0x03}, /* INCKSEL2*/
	{ 0x305E, 0x20}, /* INCKSEL3*/
	{ 0x305F, 0x01}, /* INCKSEL4*/
	{ 0x309E, 0x4A},
	{ 0x309F, 0x4A},
	{ 0x30D2, 0x19},
	{ 0x30D7, 0x03},
	{ 0x3129, 0x00},
	{ 0x313B, 0x61},
	{ 0x315E, 0x1A},
	{ 0x3164, 0x1A},
	{ 0x317C, 0x00},
	{ 0x31EC, 0x0E},
	{ 0x3405, 0x10}, /* Repetition*/
	{ 0x3407, 0x01}, /* physical_lane_nl*/
	{ 0x3414, 0x0A}, /* opb_size_v*/
	{ 0x3418, 0x49}, /* y_out_size*/
	{ 0x3419, 0x04}, /* y_out_size*/
	{ 0x3441, 0x0C}, /* csi_dt_fmt*/
	{ 0x3442, 0x0C}, /* csi_dt_fmt*/
	{ 0x3443, 0x01}, /* csi_lane_mode*/
	{ 0x3444, 0x20}, /* extck_freq*/
	{ 0x3445, 0x25}, /* extck_freq*/
	{ 0x3446, 0x57}, /* tclkpost*/
	{ 0x3447, 0x00}, /* tclkpost*/
	{ 0x3448, 0x80}, /* thszero*/
	{ 0x3449, 0x00}, /* thszero*/
	{ 0x344A, 0x1F}, /* thsprepare*/
	{ 0x344B, 0x00}, /* thsprepare*/
	{ 0x344C, 0x1F}, /* tclktrail*/
	{ 0x344D, 0x00}, /* tclktrail*/
	{ 0x344E, 0x80}, /* thstrail*/
	{ 0x344F, 0x00}, /* thstrail*/
	{ 0x3450, 0x77}, /* tclkzero*/
	{ 0x3451, 0x00}, /* tclkzero*/
	{ 0x3452, 0x1F}, /* tclkprepare*/
	{ 0x3453, 0x00}, /* tckkprepare*/
	{ 0x3454, 0x17}, /* tlpx*/
	{ 0x3455, 0x00}, /* tlpx*/
	{ 0x3472, 0x9C}, /* x_out_size*/
	{ 0x3473, 0x07}, /* x_out_size*/
	{ 0x3480, 0x49}, /* incksel7*/
	{ 0x3000, 0x00}, /* standby */
	{ 0x3002, 0x00}, /* master mode start */
	{ 0x304b, 0x0a},
};

static const struct imx327_reg mode_1920x1080_2l_wdr_regs[] = {
	{ 0x3003, 0x01}, /* SW RESET */
	{ 0x3000, 0x01}, /* STANDBY */
	{ 0x3002, 0x01}, /* XTMSTA */
	{ 0x3005, 0x01}, /* ADBIT*/
	{ 0x3007, 0x00}, /* VREVERS, ...*/
	{ 0x3009, 0x01}, /**/
	{ 0x300A, 0xF0}, /* BLKLEVEL*/
	{ 0x300C, 0x11}, /* WDMODE [0] 0:Normal, 1:DOL, WDSEL [5:4] 1:DOL 2 frames*/
	{ 0x3011, 0x02},
	{ 0x3014, 0x16}, /* GAIN, 0x2A=>12.6dB TBD*/
	{ 0x3018, 0x65}, /* VMAX[7:0]*/
	{ 0x3019, 0x04}, /* VMAX[15:8]*/
	{ 0x301A, 0x00}, /* VMAX[17:16]:=:0x301A[1:0]*/
	{ 0x301C, 0x98}, /* HMAX[7:0], TBD*/
	{ 0x301D, 0x08}, /* HMAX[15:8]*/
	{ 0x3020, 0x02}, /* SHS[7:0], TBD*/
	{ 0x3021, 0x00}, /* SHS[15:8]*/
	{ 0x3022, 0x00}, /* SHS[19:16]*/
	{ 0x3024, 0xC9}, /* SHS2[7:0], TBD*/
	{ 0x3025, 0x07}, /* SHS2[15:8]*/
	{ 0x3026, 0x00}, /* SHS2[19:16]*/
	{ 0x3030, 0x0B}, /* RHS1[7:0], TBD*/
	{ 0x3031, 0x00}, /* RHS1[15:8]*/
	{ 0x3032, 0x00}, /* RHS1[19:16]*/
	{ 0x3045, 0x05}, /* DOLSCDEN [0] 1: pattern1 0: pattern2*/
	{ 0x3046, 0x01},
	{ 0x304B, 0x0A},
	{ 0x305C, 0x18}, /* INCKSEL1*/
	{ 0x305D, 0x03}, /* INCKSEL2*/
	{ 0x305E, 0x20}, /* INCKSEL3*/
	{ 0x305F, 0x01}, /* INCKSEL4*/
	{ 0x309E, 0x4A},
	{ 0x309F, 0x4A},
	{ 0x30D2, 0x19},
	{ 0x30D7, 0x03},
	{ 0x3106, 0x15}, /*DOLHBFIXEN[7] 0: pattern1 1: pattern2*/
	{ 0x3129, 0x00},
	{ 0x313B, 0x61},
	{ 0x315E, 0x1A},
	{ 0x3164, 0x1A},
	{ 0x317C, 0x00},
	{ 0x31EC, 0x0E},
	{ 0x3405, 0x00}, /* Repetition*/
	{ 0x3407, 0x01}, /* physical_lane_nl*/
	{ 0x3414, 0x0A}, /* opb_size_v*/
	{ 0x3415, 0x00}, /* NULL0_SIZE_V, set to 00h when DOL*/
	{ 0x3418, 0xB4}, /* y_out_size*/
	{ 0x3419, 0x08}, /* y_out_size*/
	{ 0x3441, 0x0C}, /* csi_dt_fmt*/
	{ 0x3442, 0x0C}, /* csi_dt_fmt*/
	{ 0x3443, 0x01}, /* csi_lane_mode*/
	{ 0x3444, 0x20}, /* extck_freq*/
	{ 0x3445, 0x25}, /* extck_freq*/
	{ 0x3446, 0x77}, /* tclkpost*/
	{ 0x3447, 0x00}, /* tclkpost*/
	{ 0x3448, 0x80}, /* thszero*/
	{ 0x3449, 0x00}, /* thszero*/
	{ 0x344A, 0x47}, /* thsprepare*/
	{ 0x344B, 0x00}, /* thsprepare*/
	{ 0x344C, 0x37}, /* tclktrail*/
	{ 0x344D, 0x00}, /* tclktrail*/
	{ 0x344E, 0x80}, /* thstrail*/
	{ 0x344F, 0x00}, /* thstrail*/
	{ 0x3450, 0xFF}, /* tclkzero*/
	{ 0x3451, 0x00}, /* tclkzero*/
	{ 0x3452, 0x3F}, /* tclkprepare*/
	{ 0x3453, 0x00}, /* tckkprepare*/
	{ 0x3454, 0x37}, /* tlpx*/
	{ 0x3455, 0x00}, /* tlpx*/
	{ 0x3472, 0xA0}, /* x_out_size*/
	{ 0x3473, 0x07}, /* x_out_size*/
	{ 0x347B, 0x23}, /**/
	{ 0x3480, 0x49}, /* incksel7*/
	{ 0x30F0, 0xF0},
	{ 0x3010, 0x21},
	{ 0x3000, 0x00}, /* standby */
	{ 0x3002, 0x00}, /* master mode start */
	{ 0x304b, 0x0a},
};

static const struct imx327_reg mode_1920x1080_regs[] = {
	{0x3003, 0x01}, /* SW RESET */
	{ 0x3000, 0x01}, /* STANDBY */
	{ 0x3002, 0x01}, /* XTMSTA */
	{ 0x3005, 0x01}, /* ADBIT 10bit*/
	{ 0x3007, 0x00}, /* VREVERS, ...*/
	{ 0x3009, 0x02}, /**/
	{ 0x300A, 0xF0}, /* BLKLEVEL*/
	{ 0x3010, 0x21},
	{ 0x3011, 0x02},
	{ 0x3014, 0x16}, /* GAIN, 0x2A=>12.6dB TBD*/
	{ 0x3018, 0x65}, /* VMAX[7:0]*/
	{ 0x3019, 0x04}, /* VMAX[15:8]*/
	{ 0x301A, 0x00}, /* VMAX[17:16]:=:0x301A[1:0]*/
	{ 0x301C, 0x30}, /* HMAX[7:0], TBD*/
	{ 0x301D, 0x11}, /* HMAX[15:8]*/
	{ 0x3020, 0x8C}, /* SHS[7:0], TBD*/
	{ 0x3021, 0x01}, /* SHS[15:8]*/
	{ 0x3022, 0x00}, /* SHS[19:16]*/
	{ 0x3046, 0x01},
	{ 0x304B, 0x0A},
	{ 0x305C, 0x18}, /* INCKSEL1*/
	{ 0x305D, 0x03}, /* INCKSEL2*/
	{ 0x305E, 0x20}, /* INCKSEL3*/
	{ 0x305F, 0x01}, /* INCKSEL4*/
	{ 0x309E, 0x4A},
	{ 0x309F, 0x4A},
	{ 0x30D2, 0x19},
	{ 0x30D7, 0x03},
	{ 0x3129, 0x00},
	{ 0x313B, 0x61},
	{ 0x315E, 0x1A},
	{ 0x3164, 0x1A},
	{ 0x317C, 0x00},
	{ 0x31EC, 0x0E},
	{ 0x3405, 0x20}, /* Repetition*/
	{ 0x3407, 0x03}, /* physical_lane_nl*/
	{ 0x3414, 0x0A}, /* opb_size_v*/
	{ 0x3418, 0x49}, /* y_out_size*/
	{ 0x3419, 0x04}, /* y_out_size*/
	{ 0x3441, 0x0C}, /* csi_dt_fmt*/
	{ 0x3442, 0x0C}, /* csi_dt_fmt*/
	{ 0x3443, 0x03}, /* csi_lane_mode*/
	{ 0x3444, 0x20}, /* extck_freq*/
	{ 0x3445, 0x25}, /* extck_freq*/
	{ 0x3446, 0x47}, /* tclkpost*/
	{ 0x3447, 0x00}, /* tclkpost*/
	{ 0x3448, 0x80}, /* thszero*/
	{ 0x3449, 0x00}, /* thszero*/
	{ 0x344A, 0x17}, /* thsprepare*/
	{ 0x344B, 0x00}, /* thsprepare*/
	{ 0x344C, 0x0F}, /* tclktrail*/
	{ 0x344D, 0x00}, /* tclktrail*/
	{ 0x344E, 0x80}, /* thstrail*/
	{ 0x344F, 0x00}, /* thstrail*/
	{ 0x3450, 0x47}, /* tclkzero*/
	{ 0x3451, 0x00}, /* tclkzero*/
	{ 0x3452, 0x0F}, /* tclkprepare*/
	{ 0x3453, 0x00}, /* tckkprepare*/
	{ 0x3454, 0x0F}, /* tlpx*/
	{ 0x3455, 0x00}, /* tlpx*/
	{ 0x3472, 0x9C}, /* x_out_size*/
	{ 0x3473, 0x07}, /* x_out_size*/
	{ 0x3480, 0x49}, /* incksel7*/
	{ 0x3000, 0x00}, /* standby */
	{ 0x3002, 0x00}, /* master mode start */
	{ 0x304b, 0x0a},
};

static const struct imx327_reg mode_1920x1080_wdr_regs[] = {
	{ 0x3003, 0x01}, /* SW RESET */
	{ 0x3000, 0x01}, /* STANDBY */
	{ 0x3002, 0x01}, /* XTMSTA */
	{ 0x3005, 0x01}, /* ADBIT*/
	{ 0x3007, 0x00}, /* VREVERS, ...*/
	{ 0x3009, 0x01}, /**/
	{ 0x300A, 0xF0}, /* BLKLEVEL*/
	{ 0x300C, 0x11}, /* WDMODE [0] 0:Normal, 1:DOL, WDSEL [5:4] 1:DOL 2 frames*/
	{ 0x3011, 0x02},
	{ 0x3014, 0x16}, /* GAIN, 0x2A=>12.6dB TBD*/
	{ 0x3018, 0x65}, /* VMAX[7:0]*/
	{ 0x3019, 0x04}, /* VMAX[15:8]*/
	{ 0x301A, 0x00}, /* VMAX[17:16]:=:0x301A[1:0]*/
	{ 0x301C, 0x98}, /* HMAX[7:0], TBD*/
	{ 0x301D, 0x08}, /* HMAX[15:8]*/
	{ 0x3020, 0x02}, /* SHS[7:0], TBD*/
	{ 0x3021, 0x00}, /* SHS[15:8]*/
	{ 0x3022, 0x00}, /* SHS[19:16]*/
	{ 0x3024, 0xC9}, /* SHS2[7:0], TBD*/
	{ 0x3025, 0x07}, /* SHS2[15:8]*/
	{ 0x3026, 0x00}, /* SHS2[19:16]*/
	{ 0x3030, 0x0B}, /* RHS1[7:0], TBD*/
	{ 0x3031, 0x00}, /* RHS1[15:8]*/
	{ 0x3032, 0x00}, /* RHS1[19:16]*/
	{ 0x3045, 0x05}, /* DOLSCDEN [0] 1: pattern1 0: pattern2*/
	{ 0x3046, 0x01},
	{ 0x304B, 0x0A},
	{ 0x305C, 0x18}, /* INCKSEL1*/
	{ 0x305D, 0x03}, /* INCKSEL2*/
	{ 0x305E, 0x20}, /* INCKSEL3*/
	{ 0x305F, 0x01}, /* INCKSEL4*/
	{ 0x309E, 0x4A},
	{ 0x309F, 0x4A},
	{ 0x30D2, 0x19},
	{ 0x30D7, 0x03},
	{ 0x3106, 0x11}, /*DOLHBFIXEN[7] 0: pattern1 1: pattern2*/
	{ 0x3129, 0x00},
	{ 0x313B, 0x61},
	{ 0x315E, 0x1A},
	{ 0x3164, 0x1A},
	{ 0x317C, 0x00},
	{ 0x31EC, 0x0E},
	{ 0x3405, 0x10}, /* Repetition*/
	{ 0x3407, 0x03}, /* physical_lane_nl*/
	{ 0x3414, 0x0A}, /* opb_size_v*/
	{ 0x3415, 0x00}, /* NULL0_SIZE_V, set to 00h when DOL*/
	{ 0x3418, 0xB4}, /* y_out_size*/
	{ 0x3419, 0x08}, /* y_out_size*/
	{ 0x3441, 0x0C}, /* csi_dt_fmt*/
	{ 0x3442, 0x0C}, /* csi_dt_fmt*/
	{ 0x3443, 0x03}, /* csi_lane_mode*/
	{ 0x3444, 0x20}, /* extck_freq*/
	{ 0x3445, 0x25}, /* extck_freq*/
	{ 0x3446, 0x57}, /* tclkpost*/
	{ 0x3447, 0x00}, /* tclkpost*/
	{ 0x3448, 0x80}, /* thszero*/
	{ 0x3449, 0x00}, /* thszero*/
	{ 0x344A, 0x1F}, /* thsprepare*/
	{ 0x344B, 0x00}, /* thsprepare*/
	{ 0x344C, 0x1F}, /* tclktrail*/
	{ 0x344D, 0x00}, /* tclktrail*/
	{ 0x344E, 0x80}, /* thstrail*/
	{ 0x344F, 0x00}, /* thstrail*/
	{ 0x3450, 0x77}, /* tclkzero*/
	{ 0x3451, 0x00}, /* tclkzero*/
	{ 0x3452, 0x1F}, /* tclkprepare*/
	{ 0x3453, 0x00}, /* tckkprepare*/
	{ 0x3454, 0x17}, /* tlpx*/
	{ 0x3455, 0x00}, /* tlpx*/
	{ 0x3472, 0xA0}, /* x_out_size*/
	{ 0x3473, 0x07}, /* x_out_size*/
	{ 0x347B, 0x23}, /**/
	{ 0x3480, 0x49}, /* incksel7*/
	{ 0x30F0, 0xF0},
	{ 0x3010, 0x21},
	{ 0x3000, 0x00}, /* standby */
	{ 0x3002, 0x00}, /* master mode start */
	{ 0x304b, 0x0a},
};



static const struct imx327_reg mode_1920x1080p60_regs[] = {
	{ 0x3003, 0x01}, /* SW RESET */
	{ 0x3000, 0x01}, /* STANDBY */
	{ 0x3002, 0x01}, /* XTMSTA */
	{ 0x3005, 0x01}, /* ADBIT 10bit*/
	{ 0x3007, 0x00}, /* VREVERS, ...*/
	{ 0x3009, 0x01}, /**/
	{ 0x300A, 0xF0}, /* BLKLEVEL*/
	{ 0x3010, 0x21},
	{ 0x3011, 0x00},
	{ 0x3014, 0x16}, /* GAIN, 0x2A=>12.6dB TBD*/
	{ 0x3018, 0x65}, /* VMAX[7:0]*/
	{ 0x3019, 0x04}, /* VMAX[15:8]*/
	{ 0x301A, 0x00}, /* VMAX[17:16]:=:0x301A[1:0]*/
	{ 0x301C, 0x98}, /* HMAX[7:0], TBD*/
	{ 0x301D, 0x08}, /* HMAX[15:8]*/
	{ 0x3020, 0x8C}, /* SHS[7:0], TBD*/
	{ 0x3021, 0x01}, /* SHS[15:8]*/
	{ 0x3022, 0x00}, /* SHS[19:16]*/
	{ 0x3046, 0x01},
	{ 0x304B, 0x0A},
	{ 0x305C, 0x18}, /* INCKSEL1*/
	{ 0x305D, 0x03}, /* INCKSEL2*/
	{ 0x305E, 0x20}, /* INCKSEL3*/
	{ 0x305F, 0x01}, /* INCKSEL4*/
	{ 0x309E, 0x4A},
	{ 0x309F, 0x4A},
	{ 0x30D2, 0x19},
	{ 0x30D7, 0x03},
	{ 0x3129, 0x00},
	{ 0x313B, 0x61},
	{ 0x315E, 0x1A},
	{ 0x3164, 0x1A},
	{ 0x317C, 0x00},
	{ 0x31EC, 0x0E},
	{ 0x3405, 0x10}, /* Repetition*/
	{ 0x3407, 0x03}, /* physical_lane_nl*/
	{ 0x3414, 0x0A}, /* opb_size_v*/
	{ 0x3418, 0x49}, /* y_out_size*/
	{ 0x3419, 0x04}, /* y_out_size*/
	{ 0x3441, 0x0C}, /* csi_dt_fmt*/
	{ 0x3442, 0x0C}, /* csi_dt_fmt*/
	{ 0x3443, 0x03}, /* csi_lane_mode*/
	{ 0x3444, 0x20}, /* extck_freq*/
	{ 0x3445, 0x25}, /* extck_freq*/
	{ 0x3446, 0x57}, /* tclkpost*/
	{ 0x3447, 0x00}, /* tclkpost*/
	{ 0x3448, 0x80}, /* thszero*/
	{ 0x3449, 0x00}, /* thszero*/
	{ 0x344A, 0x1F}, /* thsprepare*/
	{ 0x344B, 0x00}, /* thsprepare*/
	{ 0x344C, 0x1F}, /* tclktrail*/
	{ 0x344D, 0x00}, /* tclktrail*/
	{ 0x344E, 0x80}, /* thstrail*/
	{ 0x344F, 0x00}, /* thstrail*/
	{ 0x3450, 0x77}, /* tclkzero*/
	{ 0x3451, 0x00}, /* tclkzero*/
	{ 0x3452, 0x1F}, /* tclkprepare*/
	{ 0x3453, 0x00}, /* tckkprepare*/
	{ 0x3454, 0x17}, /* tlpx*/
	{ 0x3455, 0x00}, /* tlpx*/
	{ 0x3472, 0x9C}, /* x_out_size*/
	{ 0x3473, 0x07}, /* x_out_size*/
	{ 0x3480, 0x49}, /* incksel7*/
	{ 0x3000, 0x00}, /* standby */
	{ 0x3002, 0x00}, /* master mode start */
	{ 0x304b, 0x0a},
};
#endif //_SENSOR_REG_H_
