<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Victor Torres - Verification Engineer</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="container">
        <!-- Header -->
        <header class="header">
            <div class="profile-section">
                <img src="data/images/ProfilePicture.png" alt="Profile Picture" class="profile-picture">
                <div class="header-content">
                    <h1 class="name">Victor Torres</h1>
                    <p class="title">Verification Engineer</p>
                    <p class="company">Microchip Technology Inc.</p>
                </div>
            </div>
            <nav class="nav">
                <a href="#about" class="nav-link">About</a>
                <a href="#experience" class="nav-link">Experience</a>
                <a href="#education" class="nav-link">Education</a>
                <a href="#skills" class="nav-link">Skills</a>
                <a href="#publications" class="nav-link">Publications</a>
                <a href="#contact" class="nav-link">Contact</a>
            </nav>
        </header>

        <!-- About Section -->
        <section id="about" class="section">
            <h2 class="section-title">About</h2>
            <p class="section-content">
                Design Verification Engineer at Microchip Technology with expertise in UVM-based testbench development, SystemVerilog, and ARM Cortex SoC verification. 
                Passionate about leveraging automation and emerging technologies to enhance verification efficiency. 
                Master's degree in Computer Engineering from ASU with research background in FPGA design and deep learning implementations. 
                Recipient of the Fulbright García-Robles Scholarship.
            </p>
        </section>

        <!-- Experience Section -->
        <section id="experience" class="section">
            <h2 class="section-title">Experience</h2>
            
            <div class="experience-item">
                <div class="experience-header">
                    <h3 class="experience-title">Design Verification Engineer</h3>
                    <span class="experience-date">June 2022 - Present</span>
                </div>
                <p class="experience-company">Microchip Technology Inc. • Chandler, AZ</p>
                <ul class="experience-list">
                    <li>Formulated verification requirements by analyzing design specifications</li>
                    <li>Developed constrained-random sequences in UVM-based SystemVerilog testbenches and C-based test programs to verify ARM Cortex-based SoCs and IP blocks (Programmable Flash Controller, Ethernet Controller)</li>
                    <li>Collaborated with design and architecture teams to debug microcontroller subsystems and submodule designs</li>
                    <li>Developed and deployed Python scripts to automate regression testing and result analysis, reducing manual effort and accelerating verification efficiency</li>
                    <li>Led adoption of internal RAG-based AI chatbot enhancements as cross-site AI/ML workgroup representative; presented solution to design team</li>
                </ul>
            </div>

            <div class="experience-item">
                <div class="experience-header">
                    <h3 class="experience-title">Research Assistant</h3>
                    <span class="experience-date">August 2020 - May 2022</span>
                </div>
                <p class="experience-company">Arizona State University • Tempe, AZ</p>
                <ul class="experience-list">
                    <li>Implemented algorithm for efficient object tracking running accelerated deep learning model on Xilinx FPGA board</li>
                    <li>Trained neural network architectures to detect objects recorded by neuromorphic (event) camera</li>
                    <li>Summer research project with Astrobotic for Space Force Small Business grant</li>
                    <li>Published research on FPGA-accelerated visual tracking in IEEE Access journal</li>
                </ul>
            </div>

            <div class="experience-item">
                <div class="experience-header">
                    <h3 class="experience-title">Product Coordinator</h3>
                    <span class="experience-date">May 2018 - October 2019</span>
                </div>
                <p class="experience-company">Robert Bosch • Cd. Juárez, México</p>
                <ul class="experience-list">
                    <li>Managed implementation of engineering changes on Electronic Control Units (ECUs) and ultrasonic park-assist sensors without affecting production line downtime</li>
                    <li>Implemented product re-validation project to reduce aftermarket backlog by 90%, coordinating a cross-functional team</li>
                </ul>
            </div>
        </section>

        <!-- Education Section -->
        <section id="education" class="section">
            <h2 class="section-title">Education</h2>
            
            <div class="education-item">
                <div class="education-header">
                    <h3 class="education-degree">Master of Science in Computer Engineering</h3>
                    <span class="education-date">May 2022</span>
                </div>
                <p class="education-school">Arizona State University • Tempe, AZ</p>
                <p class="education-details">GPA: 3.9 | Focus: Digital Design, Hardware Verification, VLSI</p>
            </div>

            <div class="education-item">
                <div class="education-header">
                    <h3 class="education-degree">Bachelor of Science in Mechatronics Engineering</h3>
                    <span class="education-date">May 2018</span>
                </div>
                <p class="education-school">Instituto Tecnológico y de Estudios Superiores de Monterrey • Cd. Juárez, México</p>
                <p class="education-details">GPA: 4.0 (94/100)</p>
            </div>
        </section>

        <!-- Skills Section -->
        <section id="skills" class="section">
            <h2 class="section-title">Skills</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <h4>Programming Languages</h4>
                    <div class="skill-tags">
                        <span class="skill-tag">SystemVerilog</span>
                        <span class="skill-tag">Python</span>
                        <span class="skill-tag">C</span>
                    </div>
                </div>
                <div class="skill-category">
                    <h4>Development Tools & Technologies</h4>
                    <div class="skill-tags">
                        <span class="skill-tag">Linux</span>
                        <span class="skill-tag">Git</span>
                        <span class="skill-tag">JIRA</span>
                        <span class="skill-tag">Confluence</span>
                        <span class="skill-tag">Bash</span>
                        <span class="skill-tag">FPGA Design</span>
                    </div>
                </div>
                <div class="skill-category">
                    <h4>Verification & Design</h4>
                    <div class="skill-tags">
                        <span class="skill-tag">UVM Testbench Development</span>
                        <span class="skill-tag">Verification Planning</span>
                        <span class="skill-tag">SoC Verification</span>
                        <span class="skill-tag">Deep Learning on FPGA</span>
                        <span class="skill-tag">Test Automation</span>
                    </div>
                </div>
            </div>
        </section>

        <!-- Publications & Awards Section -->
        <section id="publications" class="section">
            <h2 class="section-title">Publications & Awards</h2>
            
            <div class="publication-item">
                <h3 class="publication-title">Adaptive Subsampling for ROI-Based Visual Tracking: Algorithms and FPGA Implementation</h3>
                <p class="publication-details">
                    <span class="publication-venue">IEEE Access</span> • August 2022
                </p>
                <p class="publication-link">
                    <a href="https://ieeexplore.ieee.org/document/9864184" target="_blank">View Publication</a>
                </p>
            </div>

            <div class="publication-item">
                <h3 class="publication-title">Fulbright García-Robles Scholarship</h3>
                <p class="publication-details">
                    Awarded a fully-funded, binational sponsored grant to study master's degree in the USA
                </p>
            </div>
        </section>

        <!-- Contact Section -->
        <section id="contact" class="section">
            <h2 class="section-title">Contact</h2>
            <div class="contact-info">
                <p>
                    <span class="contact-label">Email:</span>
                    <a href="mailto:v.torres621@gmail.com">v.torres621@gmail.com</a>
                </p>
                <p>
                    <span class="contact-label">Location:</span>
                    Chandler, AZ
                </p>
                <div class="social-links">
                    <a href="https://www.linkedin.com/in/vtorres621/" class="social-link">LinkedIn</a>
                </div>
            </div>
        </section>

        <!-- Footer -->
        <footer class="footer">
            <p>&copy; 2026 Victor Torres. All rights reserved.</p>
        </footer>
    </div>
</body>
</html>
