-- HAL_FSM.vhd
-- Generated by SysPy
-- Mon Jul 13 13:34:44 2015
-- Author: Evangelos Logaras

---------------------------------------------------------------------------------------------------
-------------------------------------------------------------------0---0000------------------------
--------------------------------------------------------------------0--0----00---------------------
---------------------------------------------------------------------0--0-------00-----------------
-----------------------------------------------------00000000000000000--0---------00---------------
----------------------------------------------------00---------------0--0-----------0--------------
---------------------------------------------------00----------------0--0------------000000000000--
----00000000--------------------------000000000----00----------------0--0------------0----------00-
---00---------------------------------00------000--0-----------0000000--0----------0-------------00
--00----------------------------------00-------00--00--------00------0--0--------00--------------00
--00-----------00-------0----00000----00-------00--00-------00-------0-0------00-----------------00
---000---------00------00---00--------00------000---00------0-------0--000000--------------------00
-----000000-----00----00---00---------000000000-----00-----00------------------------------------00
---------000-----0----00----0000------000------------00---00-------------------------------------00
-----------00----00--00--------0000---00--------------0---0--------------------------------------00
-----------00-----00-0-----------00---00--------------00-00--------------------------------------00
----------00------0000-----------00---00---------------000---------------------------------------00
--000000000--------00-------000000----00---------------000---------------------------------------00
-------------------00-----------------00---------------00----------------------------------------00
------------------00------------------00---------------0-----------------------------------------00
------------------0-------------------00--------------00-----------------------------------------00
-----------------0--------------------00--------------0------------------------------------------00
---------------------------------------00--------------------------------------------------------00
----------------------------------------0000000000000000000000000000000000000000000000000000000000-
-----------------------------------------00000000000000000000000000000000000000000000000000000000--
---------------------------------------------------------------------------------------------------


library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

-- Entity declaration
entity HAL_FSM_tb is
end HAL_FSM_tb;

architecture behavior of HAL_FSM_tb is
	-- Component Declaration for the Unit Under Test (UUT)
	component HAL_FSM
	port (
		clk: in std_logic;
		ce2int: in std_logic;
		dimem: in std_logic_vector(31 downto 0);
		PORTA_in: in std_logic_vector(31 downto 0);
		PORTB_in: in std_logic_vector(31 downto 0);
		PORTC_in: in std_logic_vector(31 downto 0);
		sendnext: out std_logic;
		sendfsmint: out std_logic;
		rstFSMforsend: out std_logic;
		PORTA_out: out std_logic_vector(31 downto 0);
		PORTB_out: out std_logic_vector(31 downto 0);
		PORTC_out: out std_logic_vector(31 downto 0));
	end component;

	-- Clock period definition
	constant clock_period: time := 1ns;
begin

	uut: HAL_FSM port map (
		clk => clk,
		ce2int => ce2int,
		dimem => dimem,
		PORTA_in => PORTA_in,
		PORTB_in => PORTB_in,
		PORTC_in => PORTC_in,
		sendnext => sendnext,
		sendfsmint => sendfsmint,
		rstFSMforsend => rstFSMforsend,
		PORTA_out => PORTA_out,
		PORTB_out => PORTB_out,
		PORTC_out => PORTC_out
		);

	-- Clock process with 50% duty cycle
	clock_process: process
	begin
		<clock_name> <= '0'
		wait for clock_period / 2;
		<clock_name> <= '1'
		wait for clock_period / 2;
	end process;

	-- Stimulus process
	stimulus_process: process
	begin
		-- Enter your testbench stimulus here
	end process;

end;