

================================================================
== Vivado HLS Report for 'batch_align2D'
================================================================
* Date:           Wed Oct 16 14:22:05 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  1970|  475739|  1970|  475739|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                                 |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                            Loop Name                            |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy..pyr_data_ptr                                           |  473761|  473761|         3|          1|          1|  473760|    yes   |
        |- memcpy..ref_patch_with_border_ptr                              |     400|     400|         2|          1|          1|     400|    yes   |
        |- memcpy.batch_align2D.cur_px_estimate.gep2.cur_px_estimate_ptr  |       8|       8|         2|          1|          1|       8|    yes   |
        |- batch_loop                                                     |    1488|    1488|       372|          -|          -|       4|    no    |
        | + compute_hessian                                               |     263|     263|        12|          4|          1|      64|    yes   |
        |- memcpy.inv_out.                                                |      36|      36|         2|          1|          1|      36|    yes   |
        |- memcpy.cur_px_estimate_ptr.batch_align2D.cur_px_estimate.gep   |       8|       8|         2|          1|          1|       8|    yes   |
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 4, depth = 12
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 164
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 19 20 }
  Pipeline-2 : II = 1, D = 2, States = { 28 29 }
  Pipeline-3 : II = 4, D = 12, States = { 32 33 34 35 36 37 38 39 40 41 42 43 }
  Pipeline-4 : II = 1, D = 2, States = { 151 152 }
  Pipeline-5 : II = 1, D = 2, States = { 158 159 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (transfer_pyr_read)
	12  / (!transfer_pyr_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond3)
	10  / (!exitcond3)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	21  / (exitcond1)
	20  / (!exitcond1)
20 --> 
	19  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	30  / (exitcond2)
	29  / (!exitcond2)
29 --> 
	28  / true
30 --> 
	31  / true
31 --> 
	32  / (!exitcond)
	151  / (exitcond)
32 --> 
	44  / (exitcond_i)
	33  / (!exitcond_i)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	32  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	31  / true
151 --> 
	153  / (exitcond4)
	152  / (!exitcond4)
152 --> 
	151  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	160  / (exitcond5)
	159  / (!exitcond5)
159 --> 
	158  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 165 [1/1] (1.00ns)   --->   "%inv_out_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %inv_out)"   --->   Operation 165 'read' 'inv_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 166 [1/1] (1.00ns)   --->   "%transfer_pyr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %transfer_pyr)"   --->   Operation 166 'read' 'transfer_pyr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 167 [1/1] (1.00ns)   --->   "%cur_px_estimate_ptr_s = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %cur_px_estimate_ptr)"   --->   Operation 167 'read' 'cur_px_estimate_ptr_s' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 168 [1/1] (1.00ns)   --->   "%ref_patch_with_borde_699 = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %ref_patch_with_border_ptr)"   --->   Operation 168 'read' 'ref_patch_with_borde_699' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 169 [1/1] (1.00ns)   --->   "%pyr_data_ptr_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %pyr_data_ptr)"   --->   Operation 169 'read' 'pyr_data_ptr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%inv_out7 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %inv_out_read, i32 2, i32 63)"   --->   Operation 170 'partselect' 'inv_out7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_1 = zext i62 %inv_out7 to i64"   --->   Operation 171 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%debug_addr = getelementptr float* %debug, i64 %tmp_1"   --->   Operation 172 'getelementptr' 'debug_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%cur_px_estimate_ptr5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %cur_px_estimate_ptr_s, i32 2, i32 63)"   --->   Operation 173 'partselect' 'cur_px_estimate_ptr5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_6 = zext i62 %cur_px_estimate_ptr5 to i64"   --->   Operation 174 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i62 %cur_px_estimate_ptr5 to i63"   --->   Operation 175 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%pos_addr = getelementptr float* %pos_r, i64 %tmp_6"   --->   Operation 176 'getelementptr' 'pos_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%patches_addr = getelementptr i8* %patches, i64 %ref_patch_with_borde_699"   --->   Operation 177 'getelementptr' 'patches_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%pyr_addr = getelementptr i8* %pyr, i64 %pyr_data_ptr_read"   --->   Operation 178 'getelementptr' 'pyr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %debug), !map !27"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %pos_r), !map !33"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %patches), !map !39"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %pyr), !map !45"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %img_w) nounwind, !map !51"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %img_h) nounwind, !map !57"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128 %levels) nounwind, !map !61"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %converged) nounwind, !map !65"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n_iter) nounwind, !map !69"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %transfer_pyr) nounwind, !map !73"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @batch_align2D_str) nounwind"   --->   Operation 189 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyr, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [4 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:108]   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %pyr_data_ptr, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:108]   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %patches, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [8 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:109]   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %ref_patch_with_border_ptr, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:109]   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %pos_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [4 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:110]   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %cur_px_estimate_ptr, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:110]   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %debug, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [6 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:111]   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %inv_out, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:111]   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %img_w, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:114]   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %img_h, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:115]   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128 %levels, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:116]   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %converged, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:117]   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %n_iter, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:118]   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %transfer_pyr, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:119]   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str11, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:120]   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %transfer_pyr_read, label %burst.rd.header.preheader, label %._crit_edge" [batch_align2d_hls/align2d.c:134]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 206 [7/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 206 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 207 [6/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 207 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 208 [5/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 208 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 209 [4/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 209 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 210 [3/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 210 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 211 [2/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 211 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 212 [1/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:135]   --->   Operation 212 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 213 [1/1] (0.65ns)   --->   "br label %burst.rd.header" [batch_align2d_hls/align2d.c:135]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%indvar = phi i19 [ %indvar_next, %burst.rd.body ], [ 0, %burst.rd.header.preheader ]" [batch_align2d_hls/align2d.c:135]   --->   Operation 214 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (1.08ns)   --->   "%exitcond3 = icmp eq i19 %indvar, -50528" [batch_align2d_hls/align2d.c:135]   --->   Operation 215 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 473760, i64 473760, i64 473760) nounwind"   --->   Operation 216 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.88ns)   --->   "%indvar_next = add i19 %indvar, 1" [batch_align2d_hls/align2d.c:135]   --->   Operation 217 'add' 'indvar_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %._crit_edge.loopexit, label %burst.rd.body" [batch_align2d_hls/align2d.c:135]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 219 [1/1] (8.75ns)   --->   "%pyr_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %pyr_addr)" [batch_align2d_hls/align2d.c:135]   --->   Operation 219 'read' 'pyr_addr_read' <Predicate = (!exitcond3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.c:135]   --->   Operation 220 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:135]   --->   Operation 221 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_OC_pyr_da)" [batch_align2d_hls/align2d.c:135]   --->   Operation 222 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%indvar4 = zext i19 %indvar to i64" [batch_align2d_hls/align2d.c:135]   --->   Operation 223 'zext' 'indvar4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%pyr_data_addr = getelementptr [473760 x i8]* @pyr_data, i64 0, i64 %indvar4" [batch_align2d_hls/align2d.c:135]   --->   Operation 224 'getelementptr' 'pyr_data_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (1.23ns)   --->   "store i8 %pyr_addr_read, i8* %pyr_data_addr, align 1" [batch_align2d_hls/align2d.c:135]   --->   Operation 225 'store' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [batch_align2d_hls/align2d.c:135]   --->   Operation 226 'specregionend' 'burstread_rend' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [batch_align2d_hls/align2d.c:135]   --->   Operation 227 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 228 'br' <Predicate = (transfer_pyr_read)> <Delay = 0.00>
ST_12 : Operation 229 [7/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:137]   --->   Operation 229 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 230 [6/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:137]   --->   Operation 230 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 231 [5/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:137]   --->   Operation 231 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 232 [4/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:137]   --->   Operation 232 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 233 [3/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:137]   --->   Operation 233 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 234 [2/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:137]   --->   Operation 234 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 235 [1/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:137]   --->   Operation 235 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 236 [1/1] (0.65ns)   --->   "br label %burst.rd.header9" [batch_align2d_hls/align2d.c:137]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.65>

State 19 <SV = 16> <Delay = 2.05>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%indvar1 = phi i9 [ 0, %._crit_edge ], [ %indvar_next1, %burst.rd.body1026 ]" [batch_align2d_hls/align2d.c:137]   --->   Operation 237 'phi' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 [ 0, %._crit_edge ], [ %next_mul, %burst.rd.body1026 ]"   --->   Operation 238 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%phi_urem = phi i9 [ 0, %._crit_edge ], [ %idx_urem, %burst.rd.body1026 ]"   --->   Operation 239 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.88ns)   --->   "%exitcond1 = icmp eq i9 %indvar1, -112" [batch_align2d_hls/align2d.c:137]   --->   Operation 240 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 241 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.77ns)   --->   "%indvar_next1 = add i9 %indvar1, 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 242 'add' 'indvar_next1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %burst.rd.header20.preheader, label %burst.rd.body10" [batch_align2d_hls/align2d.c:137]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.c:137]   --->   Operation 244 'specregionbegin' 'burstread_rbegin1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.88ns)   --->   "%next_mul = add i19 656, %phi_mul"   --->   Operation 245 'add' 'next_mul' <Predicate = (!exitcond1)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%div_t = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %phi_mul, i32 16, i32 17)" [batch_align2d_hls/align2d.c:137]   --->   Operation 246 'partselect' 'div_t' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%tmp = trunc i9 %phi_urem to i7" [batch_align2d_hls/align2d.c:137]   --->   Operation 247 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.72ns)   --->   "switch i2 %div_t, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [batch_align2d_hls/align2d.c:137]   --->   Operation 248 'switch' <Predicate = (!exitcond1)> <Delay = 0.72>
ST_19 : Operation 249 [1/1] (0.84ns)   --->   "switch i7 %tmp, label %branch480 [
    i7 0, label %branch381
    i7 1, label %branch382
    i7 2, label %branch383
    i7 3, label %branch384
    i7 4, label %branch385
    i7 5, label %branch386
    i7 6, label %branch387
    i7 7, label %branch388
    i7 8, label %branch389
    i7 9, label %branch390
    i7 10, label %branch391
    i7 11, label %branch392
    i7 12, label %branch393
    i7 13, label %branch394
    i7 14, label %branch395
    i7 15, label %branch396
    i7 16, label %branch397
    i7 17, label %branch398
    i7 18, label %branch399
    i7 19, label %branch400
    i7 20, label %branch401
    i7 21, label %branch402
    i7 22, label %branch403
    i7 23, label %branch404
    i7 24, label %branch405
    i7 25, label %branch406
    i7 26, label %branch407
    i7 27, label %branch408
    i7 28, label %branch409
    i7 29, label %branch410
    i7 30, label %branch411
    i7 31, label %branch412
    i7 32, label %branch413
    i7 33, label %branch414
    i7 34, label %branch415
    i7 35, label %branch416
    i7 36, label %branch417
    i7 37, label %branch418
    i7 38, label %branch419
    i7 39, label %branch420
    i7 40, label %branch421
    i7 41, label %branch422
    i7 42, label %branch423
    i7 43, label %branch424
    i7 44, label %branch425
    i7 45, label %branch426
    i7 46, label %branch427
    i7 47, label %branch428
    i7 48, label %branch429
    i7 49, label %branch430
    i7 50, label %branch431
    i7 51, label %branch432
    i7 52, label %branch433
    i7 53, label %branch434
    i7 54, label %branch435
    i7 55, label %branch436
    i7 56, label %branch437
    i7 57, label %branch438
    i7 58, label %branch439
    i7 59, label %branch440
    i7 60, label %branch441
    i7 61, label %branch442
    i7 62, label %branch443
    i7 63, label %branch444
    i7 -64, label %branch445
    i7 -63, label %branch446
    i7 -62, label %branch447
    i7 -61, label %branch448
    i7 -60, label %branch449
    i7 -59, label %branch450
    i7 -58, label %branch451
    i7 -57, label %branch452
    i7 -56, label %branch453
    i7 -55, label %branch454
    i7 -54, label %branch455
    i7 -53, label %branch456
    i7 -52, label %branch457
    i7 -51, label %branch458
    i7 -50, label %branch459
    i7 -49, label %branch460
    i7 -48, label %branch461
    i7 -47, label %branch462
    i7 -46, label %branch463
    i7 -45, label %branch464
    i7 -44, label %branch465
    i7 -43, label %branch466
    i7 -42, label %branch467
    i7 -41, label %branch468
    i7 -40, label %branch469
    i7 -39, label %branch470
    i7 -38, label %branch471
    i7 -37, label %branch472
    i7 -36, label %branch473
    i7 -35, label %branch474
    i7 -34, label %branch475
    i7 -33, label %branch476
    i7 -32, label %branch477
    i7 -31, label %branch478
    i7 -30, label %branch479
  ]" [batch_align2d_hls/align2d.c:137]   --->   Operation 249 'switch' <Predicate = (!exitcond1 & div_t == 2)> <Delay = 0.84>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 250 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 98)> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 251 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 97)> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 252 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 96)> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 253 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 95)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 254 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 94)> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 255 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 93)> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 256 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 92)> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 257 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 91)> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 258 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 90)> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 259 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 89)> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 260 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 88)> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 261 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 87)> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 262 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 86)> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 263 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 85)> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 264 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 84)> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 265 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 83)> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 266 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 82)> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 267 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 81)> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 268 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 80)> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 269 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 79)> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 270 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 78)> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 271 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 77)> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 272 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 76)> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 273 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 75)> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 274 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 74)> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 275 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 73)> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 276 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 72)> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 277 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 71)> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 278 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 70)> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 279 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 69)> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 280 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 68)> <Delay = 0.00>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 281 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 67)> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 282 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 66)> <Delay = 0.00>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 283 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 65)> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 284 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 64)> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 285 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 63)> <Delay = 0.00>
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 286 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 62)> <Delay = 0.00>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 287 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 61)> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 288 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 60)> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 289 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 59)> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 290 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 58)> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 291 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 57)> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 292 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 56)> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 293 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 55)> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 294 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 54)> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 295 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 53)> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 296 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 52)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 297 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 51)> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 298 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 50)> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 299 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 49)> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 300 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 48)> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 301 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 47)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 302 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 46)> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 303 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 45)> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 304 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 44)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 305 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 43)> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 306 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 42)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 307 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 41)> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 308 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 40)> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 309 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 39)> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 310 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 38)> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 311 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 37)> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 312 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 36)> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 313 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 35)> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 314 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 34)> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 315 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 33)> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 316 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 32)> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 317 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 31)> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 318 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 30)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 319 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 29)> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 320 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 28)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 321 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 27)> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 322 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 26)> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 323 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 25)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 324 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 24)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 325 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 23)> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 326 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 22)> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 327 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 21)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 328 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 20)> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 329 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 19)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 330 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 18)> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 331 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 17)> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 332 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 16)> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 333 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 15)> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 334 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 14)> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 335 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 13)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 336 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 12)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 337 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 11)> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 338 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 10)> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 339 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 9)> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 340 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 8)> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 341 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 7)> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 342 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 6)> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 343 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 5)> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 344 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 4)> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 345 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 3)> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 346 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 2)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 347 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 1)> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 348 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 0)> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "br label %branch2636" [batch_align2d_hls/align2d.c:137]   --->   Operation 349 'br' <Predicate = (!exitcond1 & div_t == 2 & tmp == 127) | (!exitcond1 & div_t == 2 & tmp == 126) | (!exitcond1 & div_t == 2 & tmp == 125) | (!exitcond1 & div_t == 2 & tmp == 124) | (!exitcond1 & div_t == 2 & tmp == 123) | (!exitcond1 & div_t == 2 & tmp == 122) | (!exitcond1 & div_t == 2 & tmp == 121) | (!exitcond1 & div_t == 2 & tmp == 120) | (!exitcond1 & div_t == 2 & tmp == 119) | (!exitcond1 & div_t == 2 & tmp == 118) | (!exitcond1 & div_t == 2 & tmp == 117) | (!exitcond1 & div_t == 2 & tmp == 116) | (!exitcond1 & div_t == 2 & tmp == 115) | (!exitcond1 & div_t == 2 & tmp == 114) | (!exitcond1 & div_t == 2 & tmp == 113) | (!exitcond1 & div_t == 2 & tmp == 112) | (!exitcond1 & div_t == 2 & tmp == 111) | (!exitcond1 & div_t == 2 & tmp == 110) | (!exitcond1 & div_t == 2 & tmp == 109) | (!exitcond1 & div_t == 2 & tmp == 108) | (!exitcond1 & div_t == 2 & tmp == 107) | (!exitcond1 & div_t == 2 & tmp == 106) | (!exitcond1 & div_t == 2 & tmp == 105) | (!exitcond1 & div_t == 2 & tmp == 104) | (!exitcond1 & div_t == 2 & tmp == 103) | (!exitcond1 & div_t == 2 & tmp == 102) | (!exitcond1 & div_t == 2 & tmp == 101) | (!exitcond1 & div_t == 2 & tmp == 100) | (!exitcond1 & div_t == 2 & tmp == 99)> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.84ns)   --->   "switch i7 %tmp, label %branch380 [
    i7 0, label %branch281
    i7 1, label %branch282
    i7 2, label %branch283
    i7 3, label %branch284
    i7 4, label %branch285
    i7 5, label %branch286
    i7 6, label %branch287
    i7 7, label %branch288
    i7 8, label %branch289
    i7 9, label %branch290
    i7 10, label %branch291
    i7 11, label %branch292
    i7 12, label %branch293
    i7 13, label %branch294
    i7 14, label %branch295
    i7 15, label %branch296
    i7 16, label %branch297
    i7 17, label %branch298
    i7 18, label %branch299
    i7 19, label %branch300
    i7 20, label %branch301
    i7 21, label %branch302
    i7 22, label %branch303
    i7 23, label %branch304
    i7 24, label %branch305
    i7 25, label %branch306
    i7 26, label %branch307
    i7 27, label %branch308
    i7 28, label %branch309
    i7 29, label %branch310
    i7 30, label %branch311
    i7 31, label %branch312
    i7 32, label %branch313
    i7 33, label %branch314
    i7 34, label %branch315
    i7 35, label %branch316
    i7 36, label %branch317
    i7 37, label %branch318
    i7 38, label %branch319
    i7 39, label %branch320
    i7 40, label %branch321
    i7 41, label %branch322
    i7 42, label %branch323
    i7 43, label %branch324
    i7 44, label %branch325
    i7 45, label %branch326
    i7 46, label %branch327
    i7 47, label %branch328
    i7 48, label %branch329
    i7 49, label %branch330
    i7 50, label %branch331
    i7 51, label %branch332
    i7 52, label %branch333
    i7 53, label %branch334
    i7 54, label %branch335
    i7 55, label %branch336
    i7 56, label %branch337
    i7 57, label %branch338
    i7 58, label %branch339
    i7 59, label %branch340
    i7 60, label %branch341
    i7 61, label %branch342
    i7 62, label %branch343
    i7 63, label %branch344
    i7 -64, label %branch345
    i7 -63, label %branch346
    i7 -62, label %branch347
    i7 -61, label %branch348
    i7 -60, label %branch349
    i7 -59, label %branch350
    i7 -58, label %branch351
    i7 -57, label %branch352
    i7 -56, label %branch353
    i7 -55, label %branch354
    i7 -54, label %branch355
    i7 -53, label %branch356
    i7 -52, label %branch357
    i7 -51, label %branch358
    i7 -50, label %branch359
    i7 -49, label %branch360
    i7 -48, label %branch361
    i7 -47, label %branch362
    i7 -46, label %branch363
    i7 -45, label %branch364
    i7 -44, label %branch365
    i7 -43, label %branch366
    i7 -42, label %branch367
    i7 -41, label %branch368
    i7 -40, label %branch369
    i7 -39, label %branch370
    i7 -38, label %branch371
    i7 -37, label %branch372
    i7 -36, label %branch373
    i7 -35, label %branch374
    i7 -34, label %branch375
    i7 -33, label %branch376
    i7 -32, label %branch377
    i7 -31, label %branch378
    i7 -30, label %branch379
  ]" [batch_align2d_hls/align2d.c:137]   --->   Operation 350 'switch' <Predicate = (!exitcond1 & div_t == 1)> <Delay = 0.84>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 351 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 98)> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 352 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 97)> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 353 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 96)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 354 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 95)> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 355 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 94)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 356 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 93)> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 357 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 92)> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 358 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 91)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 359 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 90)> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 360 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 89)> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 361 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 88)> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 362 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 87)> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 363 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 86)> <Delay = 0.00>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 364 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 85)> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 365 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 84)> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 366 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 83)> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 367 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 82)> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 368 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 81)> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 369 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 80)> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 370 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 79)> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 371 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 78)> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 372 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 77)> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 373 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 76)> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 374 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 75)> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 375 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 74)> <Delay = 0.00>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 376 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 73)> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 377 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 72)> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 378 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 71)> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 379 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 70)> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 380 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 69)> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 381 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 68)> <Delay = 0.00>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 382 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 67)> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 383 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 66)> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 384 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 65)> <Delay = 0.00>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 385 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 64)> <Delay = 0.00>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 386 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 63)> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 387 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 62)> <Delay = 0.00>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 388 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 61)> <Delay = 0.00>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 389 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 60)> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 390 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 59)> <Delay = 0.00>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 391 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 58)> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 392 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 57)> <Delay = 0.00>
ST_19 : Operation 393 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 393 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 56)> <Delay = 0.00>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 394 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 55)> <Delay = 0.00>
ST_19 : Operation 395 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 395 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 54)> <Delay = 0.00>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 396 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 53)> <Delay = 0.00>
ST_19 : Operation 397 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 397 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 52)> <Delay = 0.00>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 398 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 51)> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 399 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 50)> <Delay = 0.00>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 400 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 49)> <Delay = 0.00>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 401 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 48)> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 402 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 47)> <Delay = 0.00>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 403 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 46)> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 404 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 45)> <Delay = 0.00>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 405 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 44)> <Delay = 0.00>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 406 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 43)> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 407 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 42)> <Delay = 0.00>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 408 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 41)> <Delay = 0.00>
ST_19 : Operation 409 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 409 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 40)> <Delay = 0.00>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 410 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 39)> <Delay = 0.00>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 411 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 38)> <Delay = 0.00>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 412 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 37)> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 413 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 36)> <Delay = 0.00>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 414 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 35)> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 415 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 34)> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 416 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 33)> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 417 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 32)> <Delay = 0.00>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 418 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 31)> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 419 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 30)> <Delay = 0.00>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 420 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 29)> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 421 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 28)> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 422 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 27)> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 423 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 26)> <Delay = 0.00>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 424 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 25)> <Delay = 0.00>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 425 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 24)> <Delay = 0.00>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 426 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 23)> <Delay = 0.00>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 427 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 22)> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 428 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 21)> <Delay = 0.00>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 429 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 20)> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 430 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 19)> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 431 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 18)> <Delay = 0.00>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 432 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 17)> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 433 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 16)> <Delay = 0.00>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 434 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 15)> <Delay = 0.00>
ST_19 : Operation 435 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 435 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 14)> <Delay = 0.00>
ST_19 : Operation 436 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 436 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 13)> <Delay = 0.00>
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 437 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 12)> <Delay = 0.00>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 438 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 11)> <Delay = 0.00>
ST_19 : Operation 439 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 439 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 10)> <Delay = 0.00>
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 440 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 9)> <Delay = 0.00>
ST_19 : Operation 441 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 441 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 8)> <Delay = 0.00>
ST_19 : Operation 442 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 442 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 7)> <Delay = 0.00>
ST_19 : Operation 443 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 443 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 6)> <Delay = 0.00>
ST_19 : Operation 444 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 444 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 5)> <Delay = 0.00>
ST_19 : Operation 445 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 445 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 4)> <Delay = 0.00>
ST_19 : Operation 446 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 446 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 3)> <Delay = 0.00>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 447 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 2)> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 448 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 1)> <Delay = 0.00>
ST_19 : Operation 449 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 449 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 0)> <Delay = 0.00>
ST_19 : Operation 450 [1/1] (0.00ns)   --->   "br label %branch1530" [batch_align2d_hls/align2d.c:137]   --->   Operation 450 'br' <Predicate = (!exitcond1 & div_t == 1 & tmp == 127) | (!exitcond1 & div_t == 1 & tmp == 126) | (!exitcond1 & div_t == 1 & tmp == 125) | (!exitcond1 & div_t == 1 & tmp == 124) | (!exitcond1 & div_t == 1 & tmp == 123) | (!exitcond1 & div_t == 1 & tmp == 122) | (!exitcond1 & div_t == 1 & tmp == 121) | (!exitcond1 & div_t == 1 & tmp == 120) | (!exitcond1 & div_t == 1 & tmp == 119) | (!exitcond1 & div_t == 1 & tmp == 118) | (!exitcond1 & div_t == 1 & tmp == 117) | (!exitcond1 & div_t == 1 & tmp == 116) | (!exitcond1 & div_t == 1 & tmp == 115) | (!exitcond1 & div_t == 1 & tmp == 114) | (!exitcond1 & div_t == 1 & tmp == 113) | (!exitcond1 & div_t == 1 & tmp == 112) | (!exitcond1 & div_t == 1 & tmp == 111) | (!exitcond1 & div_t == 1 & tmp == 110) | (!exitcond1 & div_t == 1 & tmp == 109) | (!exitcond1 & div_t == 1 & tmp == 108) | (!exitcond1 & div_t == 1 & tmp == 107) | (!exitcond1 & div_t == 1 & tmp == 106) | (!exitcond1 & div_t == 1 & tmp == 105) | (!exitcond1 & div_t == 1 & tmp == 104) | (!exitcond1 & div_t == 1 & tmp == 103) | (!exitcond1 & div_t == 1 & tmp == 102) | (!exitcond1 & div_t == 1 & tmp == 101) | (!exitcond1 & div_t == 1 & tmp == 100) | (!exitcond1 & div_t == 1 & tmp == 99)> <Delay = 0.00>
ST_19 : Operation 451 [1/1] (0.84ns)   --->   "switch i7 %tmp, label %branch280 [
    i7 0, label %branch181
    i7 1, label %branch182
    i7 2, label %branch183
    i7 3, label %branch184
    i7 4, label %branch185
    i7 5, label %branch186
    i7 6, label %branch187
    i7 7, label %branch188
    i7 8, label %branch189
    i7 9, label %branch190
    i7 10, label %branch191
    i7 11, label %branch192
    i7 12, label %branch193
    i7 13, label %branch194
    i7 14, label %branch195
    i7 15, label %branch196
    i7 16, label %branch197
    i7 17, label %branch198
    i7 18, label %branch199
    i7 19, label %branch200
    i7 20, label %branch201
    i7 21, label %branch202
    i7 22, label %branch203
    i7 23, label %branch204
    i7 24, label %branch205
    i7 25, label %branch206
    i7 26, label %branch207
    i7 27, label %branch208
    i7 28, label %branch209
    i7 29, label %branch210
    i7 30, label %branch211
    i7 31, label %branch212
    i7 32, label %branch213
    i7 33, label %branch214
    i7 34, label %branch215
    i7 35, label %branch216
    i7 36, label %branch217
    i7 37, label %branch218
    i7 38, label %branch219
    i7 39, label %branch220
    i7 40, label %branch221
    i7 41, label %branch222
    i7 42, label %branch223
    i7 43, label %branch224
    i7 44, label %branch225
    i7 45, label %branch226
    i7 46, label %branch227
    i7 47, label %branch228
    i7 48, label %branch229
    i7 49, label %branch230
    i7 50, label %branch231
    i7 51, label %branch232
    i7 52, label %branch233
    i7 53, label %branch234
    i7 54, label %branch235
    i7 55, label %branch236
    i7 56, label %branch237
    i7 57, label %branch238
    i7 58, label %branch239
    i7 59, label %branch240
    i7 60, label %branch241
    i7 61, label %branch242
    i7 62, label %branch243
    i7 63, label %branch244
    i7 -64, label %branch245
    i7 -63, label %branch246
    i7 -62, label %branch247
    i7 -61, label %branch248
    i7 -60, label %branch249
    i7 -59, label %branch250
    i7 -58, label %branch251
    i7 -57, label %branch252
    i7 -56, label %branch253
    i7 -55, label %branch254
    i7 -54, label %branch255
    i7 -53, label %branch256
    i7 -52, label %branch257
    i7 -51, label %branch258
    i7 -50, label %branch259
    i7 -49, label %branch260
    i7 -48, label %branch261
    i7 -47, label %branch262
    i7 -46, label %branch263
    i7 -45, label %branch264
    i7 -44, label %branch265
    i7 -43, label %branch266
    i7 -42, label %branch267
    i7 -41, label %branch268
    i7 -40, label %branch269
    i7 -39, label %branch270
    i7 -38, label %branch271
    i7 -37, label %branch272
    i7 -36, label %branch273
    i7 -35, label %branch274
    i7 -34, label %branch275
    i7 -33, label %branch276
    i7 -32, label %branch277
    i7 -31, label %branch278
    i7 -30, label %branch279
  ]" [batch_align2d_hls/align2d.c:137]   --->   Operation 451 'switch' <Predicate = (!exitcond1 & div_t == 0)> <Delay = 0.84>
ST_19 : Operation 452 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 452 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 98)> <Delay = 0.00>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 453 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 97)> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 454 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 96)> <Delay = 0.00>
ST_19 : Operation 455 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 455 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 95)> <Delay = 0.00>
ST_19 : Operation 456 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 456 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 94)> <Delay = 0.00>
ST_19 : Operation 457 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 457 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 93)> <Delay = 0.00>
ST_19 : Operation 458 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 458 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 92)> <Delay = 0.00>
ST_19 : Operation 459 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 459 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 91)> <Delay = 0.00>
ST_19 : Operation 460 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 460 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 90)> <Delay = 0.00>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 461 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 89)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 462 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 88)> <Delay = 0.00>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 463 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 87)> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 464 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 86)> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 465 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 85)> <Delay = 0.00>
ST_19 : Operation 466 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 466 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 84)> <Delay = 0.00>
ST_19 : Operation 467 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 467 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 83)> <Delay = 0.00>
ST_19 : Operation 468 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 468 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 82)> <Delay = 0.00>
ST_19 : Operation 469 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 469 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 81)> <Delay = 0.00>
ST_19 : Operation 470 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 470 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 80)> <Delay = 0.00>
ST_19 : Operation 471 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 471 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 79)> <Delay = 0.00>
ST_19 : Operation 472 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 472 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 78)> <Delay = 0.00>
ST_19 : Operation 473 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 473 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 77)> <Delay = 0.00>
ST_19 : Operation 474 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 474 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 76)> <Delay = 0.00>
ST_19 : Operation 475 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 475 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 75)> <Delay = 0.00>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 476 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 74)> <Delay = 0.00>
ST_19 : Operation 477 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 477 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 73)> <Delay = 0.00>
ST_19 : Operation 478 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 478 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 72)> <Delay = 0.00>
ST_19 : Operation 479 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 479 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 71)> <Delay = 0.00>
ST_19 : Operation 480 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 480 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 70)> <Delay = 0.00>
ST_19 : Operation 481 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 481 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 69)> <Delay = 0.00>
ST_19 : Operation 482 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 482 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 68)> <Delay = 0.00>
ST_19 : Operation 483 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 483 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 67)> <Delay = 0.00>
ST_19 : Operation 484 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 484 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 66)> <Delay = 0.00>
ST_19 : Operation 485 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 485 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 65)> <Delay = 0.00>
ST_19 : Operation 486 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 486 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 64)> <Delay = 0.00>
ST_19 : Operation 487 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 487 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 63)> <Delay = 0.00>
ST_19 : Operation 488 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 488 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 62)> <Delay = 0.00>
ST_19 : Operation 489 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 489 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 61)> <Delay = 0.00>
ST_19 : Operation 490 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 490 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 60)> <Delay = 0.00>
ST_19 : Operation 491 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 491 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 59)> <Delay = 0.00>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 492 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 58)> <Delay = 0.00>
ST_19 : Operation 493 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 493 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 57)> <Delay = 0.00>
ST_19 : Operation 494 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 494 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 56)> <Delay = 0.00>
ST_19 : Operation 495 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 495 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 55)> <Delay = 0.00>
ST_19 : Operation 496 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 496 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 54)> <Delay = 0.00>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 497 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 53)> <Delay = 0.00>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 498 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 52)> <Delay = 0.00>
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 499 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 51)> <Delay = 0.00>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 500 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 50)> <Delay = 0.00>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 501 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 49)> <Delay = 0.00>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 502 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 48)> <Delay = 0.00>
ST_19 : Operation 503 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 503 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 47)> <Delay = 0.00>
ST_19 : Operation 504 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 504 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 46)> <Delay = 0.00>
ST_19 : Operation 505 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 505 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 45)> <Delay = 0.00>
ST_19 : Operation 506 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 506 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 44)> <Delay = 0.00>
ST_19 : Operation 507 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 507 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 43)> <Delay = 0.00>
ST_19 : Operation 508 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 508 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 42)> <Delay = 0.00>
ST_19 : Operation 509 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 509 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 41)> <Delay = 0.00>
ST_19 : Operation 510 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 510 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 40)> <Delay = 0.00>
ST_19 : Operation 511 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 511 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 39)> <Delay = 0.00>
ST_19 : Operation 512 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 512 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 38)> <Delay = 0.00>
ST_19 : Operation 513 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 513 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 37)> <Delay = 0.00>
ST_19 : Operation 514 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 514 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 36)> <Delay = 0.00>
ST_19 : Operation 515 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 515 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 35)> <Delay = 0.00>
ST_19 : Operation 516 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 516 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 34)> <Delay = 0.00>
ST_19 : Operation 517 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 517 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 33)> <Delay = 0.00>
ST_19 : Operation 518 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 518 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 32)> <Delay = 0.00>
ST_19 : Operation 519 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 519 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 31)> <Delay = 0.00>
ST_19 : Operation 520 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 520 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 30)> <Delay = 0.00>
ST_19 : Operation 521 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 521 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 29)> <Delay = 0.00>
ST_19 : Operation 522 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 522 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 28)> <Delay = 0.00>
ST_19 : Operation 523 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 523 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 27)> <Delay = 0.00>
ST_19 : Operation 524 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 524 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 26)> <Delay = 0.00>
ST_19 : Operation 525 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 525 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 25)> <Delay = 0.00>
ST_19 : Operation 526 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 526 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 24)> <Delay = 0.00>
ST_19 : Operation 527 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 527 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 23)> <Delay = 0.00>
ST_19 : Operation 528 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 528 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 22)> <Delay = 0.00>
ST_19 : Operation 529 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 529 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 21)> <Delay = 0.00>
ST_19 : Operation 530 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 530 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 20)> <Delay = 0.00>
ST_19 : Operation 531 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 531 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 19)> <Delay = 0.00>
ST_19 : Operation 532 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 532 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 18)> <Delay = 0.00>
ST_19 : Operation 533 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 533 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 17)> <Delay = 0.00>
ST_19 : Operation 534 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 534 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 16)> <Delay = 0.00>
ST_19 : Operation 535 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 535 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 15)> <Delay = 0.00>
ST_19 : Operation 536 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 536 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 14)> <Delay = 0.00>
ST_19 : Operation 537 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 537 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 13)> <Delay = 0.00>
ST_19 : Operation 538 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 538 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 12)> <Delay = 0.00>
ST_19 : Operation 539 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 539 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 11)> <Delay = 0.00>
ST_19 : Operation 540 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 540 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 10)> <Delay = 0.00>
ST_19 : Operation 541 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 541 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 9)> <Delay = 0.00>
ST_19 : Operation 542 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 542 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 8)> <Delay = 0.00>
ST_19 : Operation 543 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 543 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 7)> <Delay = 0.00>
ST_19 : Operation 544 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 544 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 6)> <Delay = 0.00>
ST_19 : Operation 545 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 545 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 5)> <Delay = 0.00>
ST_19 : Operation 546 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 546 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 4)> <Delay = 0.00>
ST_19 : Operation 547 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 547 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 3)> <Delay = 0.00>
ST_19 : Operation 548 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 548 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 2)> <Delay = 0.00>
ST_19 : Operation 549 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 549 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 1)> <Delay = 0.00>
ST_19 : Operation 550 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 550 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 0)> <Delay = 0.00>
ST_19 : Operation 551 [1/1] (0.00ns)   --->   "br label %branch0425" [batch_align2d_hls/align2d.c:137]   --->   Operation 551 'br' <Predicate = (!exitcond1 & div_t == 0 & tmp == 127) | (!exitcond1 & div_t == 0 & tmp == 126) | (!exitcond1 & div_t == 0 & tmp == 125) | (!exitcond1 & div_t == 0 & tmp == 124) | (!exitcond1 & div_t == 0 & tmp == 123) | (!exitcond1 & div_t == 0 & tmp == 122) | (!exitcond1 & div_t == 0 & tmp == 121) | (!exitcond1 & div_t == 0 & tmp == 120) | (!exitcond1 & div_t == 0 & tmp == 119) | (!exitcond1 & div_t == 0 & tmp == 118) | (!exitcond1 & div_t == 0 & tmp == 117) | (!exitcond1 & div_t == 0 & tmp == 116) | (!exitcond1 & div_t == 0 & tmp == 115) | (!exitcond1 & div_t == 0 & tmp == 114) | (!exitcond1 & div_t == 0 & tmp == 113) | (!exitcond1 & div_t == 0 & tmp == 112) | (!exitcond1 & div_t == 0 & tmp == 111) | (!exitcond1 & div_t == 0 & tmp == 110) | (!exitcond1 & div_t == 0 & tmp == 109) | (!exitcond1 & div_t == 0 & tmp == 108) | (!exitcond1 & div_t == 0 & tmp == 107) | (!exitcond1 & div_t == 0 & tmp == 106) | (!exitcond1 & div_t == 0 & tmp == 105) | (!exitcond1 & div_t == 0 & tmp == 104) | (!exitcond1 & div_t == 0 & tmp == 103) | (!exitcond1 & div_t == 0 & tmp == 102) | (!exitcond1 & div_t == 0 & tmp == 101) | (!exitcond1 & div_t == 0 & tmp == 100) | (!exitcond1 & div_t == 0 & tmp == 99)> <Delay = 0.00>
ST_19 : Operation 552 [1/1] (0.84ns)   --->   "switch i7 %tmp, label %branch580 [
    i7 0, label %branch481
    i7 1, label %branch482
    i7 2, label %branch483
    i7 3, label %branch484
    i7 4, label %branch485
    i7 5, label %branch486
    i7 6, label %branch487
    i7 7, label %branch488
    i7 8, label %branch489
    i7 9, label %branch490
    i7 10, label %branch491
    i7 11, label %branch492
    i7 12, label %branch493
    i7 13, label %branch494
    i7 14, label %branch495
    i7 15, label %branch496
    i7 16, label %branch497
    i7 17, label %branch498
    i7 18, label %branch499
    i7 19, label %branch500
    i7 20, label %branch501
    i7 21, label %branch502
    i7 22, label %branch503
    i7 23, label %branch504
    i7 24, label %branch505
    i7 25, label %branch506
    i7 26, label %branch507
    i7 27, label %branch508
    i7 28, label %branch509
    i7 29, label %branch510
    i7 30, label %branch511
    i7 31, label %branch512
    i7 32, label %branch513
    i7 33, label %branch514
    i7 34, label %branch515
    i7 35, label %branch516
    i7 36, label %branch517
    i7 37, label %branch518
    i7 38, label %branch519
    i7 39, label %branch520
    i7 40, label %branch521
    i7 41, label %branch522
    i7 42, label %branch523
    i7 43, label %branch524
    i7 44, label %branch525
    i7 45, label %branch526
    i7 46, label %branch527
    i7 47, label %branch528
    i7 48, label %branch529
    i7 49, label %branch530
    i7 50, label %branch531
    i7 51, label %branch532
    i7 52, label %branch533
    i7 53, label %branch534
    i7 54, label %branch535
    i7 55, label %branch536
    i7 56, label %branch537
    i7 57, label %branch538
    i7 58, label %branch539
    i7 59, label %branch540
    i7 60, label %branch541
    i7 61, label %branch542
    i7 62, label %branch543
    i7 63, label %branch544
    i7 -64, label %branch545
    i7 -63, label %branch546
    i7 -62, label %branch547
    i7 -61, label %branch548
    i7 -60, label %branch549
    i7 -59, label %branch550
    i7 -58, label %branch551
    i7 -57, label %branch552
    i7 -56, label %branch553
    i7 -55, label %branch554
    i7 -54, label %branch555
    i7 -53, label %branch556
    i7 -52, label %branch557
    i7 -51, label %branch558
    i7 -50, label %branch559
    i7 -49, label %branch560
    i7 -48, label %branch561
    i7 -47, label %branch562
    i7 -46, label %branch563
    i7 -45, label %branch564
    i7 -44, label %branch565
    i7 -43, label %branch566
    i7 -42, label %branch567
    i7 -41, label %branch568
    i7 -40, label %branch569
    i7 -39, label %branch570
    i7 -38, label %branch571
    i7 -37, label %branch572
    i7 -36, label %branch573
    i7 -35, label %branch574
    i7 -34, label %branch575
    i7 -33, label %branch576
    i7 -32, label %branch577
    i7 -31, label %branch578
    i7 -30, label %branch579
  ]" [batch_align2d_hls/align2d.c:137]   --->   Operation 552 'switch' <Predicate = (!exitcond1 & div_t == 3)> <Delay = 0.84>
ST_19 : Operation 553 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 553 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 98)> <Delay = 0.00>
ST_19 : Operation 554 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 554 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 97)> <Delay = 0.00>
ST_19 : Operation 555 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 555 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 96)> <Delay = 0.00>
ST_19 : Operation 556 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 556 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 95)> <Delay = 0.00>
ST_19 : Operation 557 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 557 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 94)> <Delay = 0.00>
ST_19 : Operation 558 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 558 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 93)> <Delay = 0.00>
ST_19 : Operation 559 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 559 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 92)> <Delay = 0.00>
ST_19 : Operation 560 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 560 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 91)> <Delay = 0.00>
ST_19 : Operation 561 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 561 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 90)> <Delay = 0.00>
ST_19 : Operation 562 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 562 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 89)> <Delay = 0.00>
ST_19 : Operation 563 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 563 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 88)> <Delay = 0.00>
ST_19 : Operation 564 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 564 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 87)> <Delay = 0.00>
ST_19 : Operation 565 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 565 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 86)> <Delay = 0.00>
ST_19 : Operation 566 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 566 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 85)> <Delay = 0.00>
ST_19 : Operation 567 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 567 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 84)> <Delay = 0.00>
ST_19 : Operation 568 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 568 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 83)> <Delay = 0.00>
ST_19 : Operation 569 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 569 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 82)> <Delay = 0.00>
ST_19 : Operation 570 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 570 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 81)> <Delay = 0.00>
ST_19 : Operation 571 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 571 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 80)> <Delay = 0.00>
ST_19 : Operation 572 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 572 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 79)> <Delay = 0.00>
ST_19 : Operation 573 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 573 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 78)> <Delay = 0.00>
ST_19 : Operation 574 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 574 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 77)> <Delay = 0.00>
ST_19 : Operation 575 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 575 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 76)> <Delay = 0.00>
ST_19 : Operation 576 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 576 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 75)> <Delay = 0.00>
ST_19 : Operation 577 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 577 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 74)> <Delay = 0.00>
ST_19 : Operation 578 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 578 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 73)> <Delay = 0.00>
ST_19 : Operation 579 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 579 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 72)> <Delay = 0.00>
ST_19 : Operation 580 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 580 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 71)> <Delay = 0.00>
ST_19 : Operation 581 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 581 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 70)> <Delay = 0.00>
ST_19 : Operation 582 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 582 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 69)> <Delay = 0.00>
ST_19 : Operation 583 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 583 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 68)> <Delay = 0.00>
ST_19 : Operation 584 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 584 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 67)> <Delay = 0.00>
ST_19 : Operation 585 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 585 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 66)> <Delay = 0.00>
ST_19 : Operation 586 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 586 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 65)> <Delay = 0.00>
ST_19 : Operation 587 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 587 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 64)> <Delay = 0.00>
ST_19 : Operation 588 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 588 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 63)> <Delay = 0.00>
ST_19 : Operation 589 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 589 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 62)> <Delay = 0.00>
ST_19 : Operation 590 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 590 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 61)> <Delay = 0.00>
ST_19 : Operation 591 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 591 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 60)> <Delay = 0.00>
ST_19 : Operation 592 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 592 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 59)> <Delay = 0.00>
ST_19 : Operation 593 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 593 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 58)> <Delay = 0.00>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 594 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 57)> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 595 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 56)> <Delay = 0.00>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 596 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 55)> <Delay = 0.00>
ST_19 : Operation 597 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 597 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 54)> <Delay = 0.00>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 598 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 53)> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 599 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 52)> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 600 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 51)> <Delay = 0.00>
ST_19 : Operation 601 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 601 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 50)> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 602 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 49)> <Delay = 0.00>
ST_19 : Operation 603 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 603 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 48)> <Delay = 0.00>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 604 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 47)> <Delay = 0.00>
ST_19 : Operation 605 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 605 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 46)> <Delay = 0.00>
ST_19 : Operation 606 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 606 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 45)> <Delay = 0.00>
ST_19 : Operation 607 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 607 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 44)> <Delay = 0.00>
ST_19 : Operation 608 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 608 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 43)> <Delay = 0.00>
ST_19 : Operation 609 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 609 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 42)> <Delay = 0.00>
ST_19 : Operation 610 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 610 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 41)> <Delay = 0.00>
ST_19 : Operation 611 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 611 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 40)> <Delay = 0.00>
ST_19 : Operation 612 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 612 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 39)> <Delay = 0.00>
ST_19 : Operation 613 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 613 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 38)> <Delay = 0.00>
ST_19 : Operation 614 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 614 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 37)> <Delay = 0.00>
ST_19 : Operation 615 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 615 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 36)> <Delay = 0.00>
ST_19 : Operation 616 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 616 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 35)> <Delay = 0.00>
ST_19 : Operation 617 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 617 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 34)> <Delay = 0.00>
ST_19 : Operation 618 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 618 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 33)> <Delay = 0.00>
ST_19 : Operation 619 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 619 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 32)> <Delay = 0.00>
ST_19 : Operation 620 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 620 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 31)> <Delay = 0.00>
ST_19 : Operation 621 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 621 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 30)> <Delay = 0.00>
ST_19 : Operation 622 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 622 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 29)> <Delay = 0.00>
ST_19 : Operation 623 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 623 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 28)> <Delay = 0.00>
ST_19 : Operation 624 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 624 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 27)> <Delay = 0.00>
ST_19 : Operation 625 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 625 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 26)> <Delay = 0.00>
ST_19 : Operation 626 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 626 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 25)> <Delay = 0.00>
ST_19 : Operation 627 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 627 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 24)> <Delay = 0.00>
ST_19 : Operation 628 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 628 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 23)> <Delay = 0.00>
ST_19 : Operation 629 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 629 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 22)> <Delay = 0.00>
ST_19 : Operation 630 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 630 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 21)> <Delay = 0.00>
ST_19 : Operation 631 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 631 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 20)> <Delay = 0.00>
ST_19 : Operation 632 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 632 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 19)> <Delay = 0.00>
ST_19 : Operation 633 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 633 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 18)> <Delay = 0.00>
ST_19 : Operation 634 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 634 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 17)> <Delay = 0.00>
ST_19 : Operation 635 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 635 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 16)> <Delay = 0.00>
ST_19 : Operation 636 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 636 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 15)> <Delay = 0.00>
ST_19 : Operation 637 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 637 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 14)> <Delay = 0.00>
ST_19 : Operation 638 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 638 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 13)> <Delay = 0.00>
ST_19 : Operation 639 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 639 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 12)> <Delay = 0.00>
ST_19 : Operation 640 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 640 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 11)> <Delay = 0.00>
ST_19 : Operation 641 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 641 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 10)> <Delay = 0.00>
ST_19 : Operation 642 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 642 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 9)> <Delay = 0.00>
ST_19 : Operation 643 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 643 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 8)> <Delay = 0.00>
ST_19 : Operation 644 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 644 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 7)> <Delay = 0.00>
ST_19 : Operation 645 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 645 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 6)> <Delay = 0.00>
ST_19 : Operation 646 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 646 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 5)> <Delay = 0.00>
ST_19 : Operation 647 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 647 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 4)> <Delay = 0.00>
ST_19 : Operation 648 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 648 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 3)> <Delay = 0.00>
ST_19 : Operation 649 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 649 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 2)> <Delay = 0.00>
ST_19 : Operation 650 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 650 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 1)> <Delay = 0.00>
ST_19 : Operation 651 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 651 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 0)> <Delay = 0.00>
ST_19 : Operation 652 [1/1] (0.00ns)   --->   "br label %branch3742" [batch_align2d_hls/align2d.c:137]   --->   Operation 652 'br' <Predicate = (!exitcond1 & div_t == 3 & tmp == 127) | (!exitcond1 & div_t == 3 & tmp == 126) | (!exitcond1 & div_t == 3 & tmp == 125) | (!exitcond1 & div_t == 3 & tmp == 124) | (!exitcond1 & div_t == 3 & tmp == 123) | (!exitcond1 & div_t == 3 & tmp == 122) | (!exitcond1 & div_t == 3 & tmp == 121) | (!exitcond1 & div_t == 3 & tmp == 120) | (!exitcond1 & div_t == 3 & tmp == 119) | (!exitcond1 & div_t == 3 & tmp == 118) | (!exitcond1 & div_t == 3 & tmp == 117) | (!exitcond1 & div_t == 3 & tmp == 116) | (!exitcond1 & div_t == 3 & tmp == 115) | (!exitcond1 & div_t == 3 & tmp == 114) | (!exitcond1 & div_t == 3 & tmp == 113) | (!exitcond1 & div_t == 3 & tmp == 112) | (!exitcond1 & div_t == 3 & tmp == 111) | (!exitcond1 & div_t == 3 & tmp == 110) | (!exitcond1 & div_t == 3 & tmp == 109) | (!exitcond1 & div_t == 3 & tmp == 108) | (!exitcond1 & div_t == 3 & tmp == 107) | (!exitcond1 & div_t == 3 & tmp == 106) | (!exitcond1 & div_t == 3 & tmp == 105) | (!exitcond1 & div_t == 3 & tmp == 104) | (!exitcond1 & div_t == 3 & tmp == 103) | (!exitcond1 & div_t == 3 & tmp == 102) | (!exitcond1 & div_t == 3 & tmp == 101) | (!exitcond1 & div_t == 3 & tmp == 100) | (!exitcond1 & div_t == 3 & tmp == 99)> <Delay = 0.00>
ST_19 : Operation 653 [1/1] (0.77ns)   --->   "%next_urem = add i9 %phi_urem, 1"   --->   Operation 653 'add' 'next_urem' <Predicate = (!exitcond1)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 654 [1/1] (0.88ns)   --->   "%tmp_82 = icmp ult i9 %next_urem, 100"   --->   Operation 654 'icmp' 'tmp_82' <Predicate = (!exitcond1)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 655 [1/1] (0.39ns)   --->   "%idx_urem = select i1 %tmp_82, i9 %next_urem, i9 0"   --->   Operation 655 'select' 'idx_urem' <Predicate = (!exitcond1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 656 [1/1] (0.00ns)   --->   "%burstread_rend18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [batch_align2d_hls/align2d.c:137]   --->   Operation 656 'specregionend' 'burstread_rend18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 657 [1/1] (0.00ns)   --->   "br label %burst.rd.header9" [batch_align2d_hls/align2d.c:137]   --->   Operation 657 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 8.75>
ST_20 : Operation 658 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:137]   --->   Operation 658 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_20 : Operation 659 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_OC_ref_pa)" [batch_align2d_hls/align2d.c:137]   --->   Operation 659 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_20 : Operation 660 [1/1] (8.75ns)   --->   "%patches_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %patches_addr)" [batch_align2d_hls/align2d.c:137]   --->   Operation 660 'read' 'patches_addr_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 661 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_697, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 661 'store' <Predicate = (div_t == 2 & tmp == 98)> <Delay = 0.00>
ST_20 : Operation 662 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_696, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 662 'store' <Predicate = (div_t == 2 & tmp == 97)> <Delay = 0.00>
ST_20 : Operation 663 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_695, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 663 'store' <Predicate = (div_t == 2 & tmp == 96)> <Delay = 0.00>
ST_20 : Operation 664 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_694, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 664 'store' <Predicate = (div_t == 2 & tmp == 95)> <Delay = 0.00>
ST_20 : Operation 665 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_693, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 665 'store' <Predicate = (div_t == 2 & tmp == 94)> <Delay = 0.00>
ST_20 : Operation 666 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_692, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 666 'store' <Predicate = (div_t == 2 & tmp == 93)> <Delay = 0.00>
ST_20 : Operation 667 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_691, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 667 'store' <Predicate = (div_t == 2 & tmp == 92)> <Delay = 0.00>
ST_20 : Operation 668 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_690, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 668 'store' <Predicate = (div_t == 2 & tmp == 91)> <Delay = 0.00>
ST_20 : Operation 669 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_689, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 669 'store' <Predicate = (div_t == 2 & tmp == 90)> <Delay = 0.00>
ST_20 : Operation 670 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_687, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 670 'store' <Predicate = (div_t == 2 & tmp == 89)> <Delay = 0.00>
ST_20 : Operation 671 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_686, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 671 'store' <Predicate = (div_t == 2 & tmp == 88)> <Delay = 0.00>
ST_20 : Operation 672 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_685, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 672 'store' <Predicate = (div_t == 2 & tmp == 87)> <Delay = 0.00>
ST_20 : Operation 673 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_684, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 673 'store' <Predicate = (div_t == 2 & tmp == 86)> <Delay = 0.00>
ST_20 : Operation 674 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_683, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 674 'store' <Predicate = (div_t == 2 & tmp == 85)> <Delay = 0.00>
ST_20 : Operation 675 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_682, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 675 'store' <Predicate = (div_t == 2 & tmp == 84)> <Delay = 0.00>
ST_20 : Operation 676 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_681, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 676 'store' <Predicate = (div_t == 2 & tmp == 83)> <Delay = 0.00>
ST_20 : Operation 677 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_680, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 677 'store' <Predicate = (div_t == 2 & tmp == 82)> <Delay = 0.00>
ST_20 : Operation 678 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_679, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 678 'store' <Predicate = (div_t == 2 & tmp == 81)> <Delay = 0.00>
ST_20 : Operation 679 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_678, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 679 'store' <Predicate = (div_t == 2 & tmp == 80)> <Delay = 0.00>
ST_20 : Operation 680 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_676, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 680 'store' <Predicate = (div_t == 2 & tmp == 79)> <Delay = 0.00>
ST_20 : Operation 681 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_675, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 681 'store' <Predicate = (div_t == 2 & tmp == 78)> <Delay = 0.00>
ST_20 : Operation 682 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_674, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 682 'store' <Predicate = (div_t == 2 & tmp == 77)> <Delay = 0.00>
ST_20 : Operation 683 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_673, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 683 'store' <Predicate = (div_t == 2 & tmp == 76)> <Delay = 0.00>
ST_20 : Operation 684 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_672, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 684 'store' <Predicate = (div_t == 2 & tmp == 75)> <Delay = 0.00>
ST_20 : Operation 685 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_671, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 685 'store' <Predicate = (div_t == 2 & tmp == 74)> <Delay = 0.00>
ST_20 : Operation 686 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_670, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 686 'store' <Predicate = (div_t == 2 & tmp == 73)> <Delay = 0.00>
ST_20 : Operation 687 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_669, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 687 'store' <Predicate = (div_t == 2 & tmp == 72)> <Delay = 0.00>
ST_20 : Operation 688 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_668, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 688 'store' <Predicate = (div_t == 2 & tmp == 71)> <Delay = 0.00>
ST_20 : Operation 689 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_667, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 689 'store' <Predicate = (div_t == 2 & tmp == 70)> <Delay = 0.00>
ST_20 : Operation 690 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_665, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 690 'store' <Predicate = (div_t == 2 & tmp == 69)> <Delay = 0.00>
ST_20 : Operation 691 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_664, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 691 'store' <Predicate = (div_t == 2 & tmp == 68)> <Delay = 0.00>
ST_20 : Operation 692 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_663, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 692 'store' <Predicate = (div_t == 2 & tmp == 67)> <Delay = 0.00>
ST_20 : Operation 693 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_662, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 693 'store' <Predicate = (div_t == 2 & tmp == 66)> <Delay = 0.00>
ST_20 : Operation 694 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_661, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 694 'store' <Predicate = (div_t == 2 & tmp == 65)> <Delay = 0.00>
ST_20 : Operation 695 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_660, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 695 'store' <Predicate = (div_t == 2 & tmp == 64)> <Delay = 0.00>
ST_20 : Operation 696 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_659, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 696 'store' <Predicate = (div_t == 2 & tmp == 63)> <Delay = 0.00>
ST_20 : Operation 697 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_658, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 697 'store' <Predicate = (div_t == 2 & tmp == 62)> <Delay = 0.00>
ST_20 : Operation 698 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_657, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 698 'store' <Predicate = (div_t == 2 & tmp == 61)> <Delay = 0.00>
ST_20 : Operation 699 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_656, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 699 'store' <Predicate = (div_t == 2 & tmp == 60)> <Delay = 0.00>
ST_20 : Operation 700 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_654, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 700 'store' <Predicate = (div_t == 2 & tmp == 59)> <Delay = 0.00>
ST_20 : Operation 701 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_653, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 701 'store' <Predicate = (div_t == 2 & tmp == 58)> <Delay = 0.00>
ST_20 : Operation 702 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_652, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 702 'store' <Predicate = (div_t == 2 & tmp == 57)> <Delay = 0.00>
ST_20 : Operation 703 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_651, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 703 'store' <Predicate = (div_t == 2 & tmp == 56)> <Delay = 0.00>
ST_20 : Operation 704 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_650, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 704 'store' <Predicate = (div_t == 2 & tmp == 55)> <Delay = 0.00>
ST_20 : Operation 705 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_649, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 705 'store' <Predicate = (div_t == 2 & tmp == 54)> <Delay = 0.00>
ST_20 : Operation 706 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_648, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 706 'store' <Predicate = (div_t == 2 & tmp == 53)> <Delay = 0.00>
ST_20 : Operation 707 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_647, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 707 'store' <Predicate = (div_t == 2 & tmp == 52)> <Delay = 0.00>
ST_20 : Operation 708 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_646, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 708 'store' <Predicate = (div_t == 2 & tmp == 51)> <Delay = 0.00>
ST_20 : Operation 709 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_645, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 709 'store' <Predicate = (div_t == 2 & tmp == 50)> <Delay = 0.00>
ST_20 : Operation 710 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_643, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 710 'store' <Predicate = (div_t == 2 & tmp == 49)> <Delay = 0.00>
ST_20 : Operation 711 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_642, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 711 'store' <Predicate = (div_t == 2 & tmp == 48)> <Delay = 0.00>
ST_20 : Operation 712 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_641, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 712 'store' <Predicate = (div_t == 2 & tmp == 47)> <Delay = 0.00>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_640, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 713 'store' <Predicate = (div_t == 2 & tmp == 46)> <Delay = 0.00>
ST_20 : Operation 714 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_639, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 714 'store' <Predicate = (div_t == 2 & tmp == 45)> <Delay = 0.00>
ST_20 : Operation 715 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_638, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 715 'store' <Predicate = (div_t == 2 & tmp == 44)> <Delay = 0.00>
ST_20 : Operation 716 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_637, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 716 'store' <Predicate = (div_t == 2 & tmp == 43)> <Delay = 0.00>
ST_20 : Operation 717 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_636, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 717 'store' <Predicate = (div_t == 2 & tmp == 42)> <Delay = 0.00>
ST_20 : Operation 718 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_635, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 718 'store' <Predicate = (div_t == 2 & tmp == 41)> <Delay = 0.00>
ST_20 : Operation 719 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_634, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 719 'store' <Predicate = (div_t == 2 & tmp == 40)> <Delay = 0.00>
ST_20 : Operation 720 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_632, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 720 'store' <Predicate = (div_t == 2 & tmp == 39)> <Delay = 0.00>
ST_20 : Operation 721 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_631, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 721 'store' <Predicate = (div_t == 2 & tmp == 38)> <Delay = 0.00>
ST_20 : Operation 722 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_630, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 722 'store' <Predicate = (div_t == 2 & tmp == 37)> <Delay = 0.00>
ST_20 : Operation 723 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_629, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 723 'store' <Predicate = (div_t == 2 & tmp == 36)> <Delay = 0.00>
ST_20 : Operation 724 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_628, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 724 'store' <Predicate = (div_t == 2 & tmp == 35)> <Delay = 0.00>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_627, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 725 'store' <Predicate = (div_t == 2 & tmp == 34)> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_626, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 726 'store' <Predicate = (div_t == 2 & tmp == 33)> <Delay = 0.00>
ST_20 : Operation 727 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_625, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 727 'store' <Predicate = (div_t == 2 & tmp == 32)> <Delay = 0.00>
ST_20 : Operation 728 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_624, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 728 'store' <Predicate = (div_t == 2 & tmp == 31)> <Delay = 0.00>
ST_20 : Operation 729 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_623, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 729 'store' <Predicate = (div_t == 2 & tmp == 30)> <Delay = 0.00>
ST_20 : Operation 730 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_621, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 730 'store' <Predicate = (div_t == 2 & tmp == 29)> <Delay = 0.00>
ST_20 : Operation 731 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_620, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 731 'store' <Predicate = (div_t == 2 & tmp == 28)> <Delay = 0.00>
ST_20 : Operation 732 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_619, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 732 'store' <Predicate = (div_t == 2 & tmp == 27)> <Delay = 0.00>
ST_20 : Operation 733 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_618, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 733 'store' <Predicate = (div_t == 2 & tmp == 26)> <Delay = 0.00>
ST_20 : Operation 734 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_617, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 734 'store' <Predicate = (div_t == 2 & tmp == 25)> <Delay = 0.00>
ST_20 : Operation 735 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_616, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 735 'store' <Predicate = (div_t == 2 & tmp == 24)> <Delay = 0.00>
ST_20 : Operation 736 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_615, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 736 'store' <Predicate = (div_t == 2 & tmp == 23)> <Delay = 0.00>
ST_20 : Operation 737 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_614, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 737 'store' <Predicate = (div_t == 2 & tmp == 22)> <Delay = 0.00>
ST_20 : Operation 738 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_613, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 738 'store' <Predicate = (div_t == 2 & tmp == 21)> <Delay = 0.00>
ST_20 : Operation 739 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_612, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 739 'store' <Predicate = (div_t == 2 & tmp == 20)> <Delay = 0.00>
ST_20 : Operation 740 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_610, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 740 'store' <Predicate = (div_t == 2 & tmp == 19)> <Delay = 0.00>
ST_20 : Operation 741 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_609, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 741 'store' <Predicate = (div_t == 2 & tmp == 18)> <Delay = 0.00>
ST_20 : Operation 742 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_608, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 742 'store' <Predicate = (div_t == 2 & tmp == 17)> <Delay = 0.00>
ST_20 : Operation 743 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_607, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 743 'store' <Predicate = (div_t == 2 & tmp == 16)> <Delay = 0.00>
ST_20 : Operation 744 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_606, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 744 'store' <Predicate = (div_t == 2 & tmp == 15)> <Delay = 0.00>
ST_20 : Operation 745 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_605, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 745 'store' <Predicate = (div_t == 2 & tmp == 14)> <Delay = 0.00>
ST_20 : Operation 746 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_604, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 746 'store' <Predicate = (div_t == 2 & tmp == 13)> <Delay = 0.00>
ST_20 : Operation 747 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_603, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 747 'store' <Predicate = (div_t == 2 & tmp == 12)> <Delay = 0.00>
ST_20 : Operation 748 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_602, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 748 'store' <Predicate = (div_t == 2 & tmp == 11)> <Delay = 0.00>
ST_20 : Operation 749 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_601, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 749 'store' <Predicate = (div_t == 2 & tmp == 10)> <Delay = 0.00>
ST_20 : Operation 750 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_688, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 750 'store' <Predicate = (div_t == 2 & tmp == 9)> <Delay = 0.00>
ST_20 : Operation 751 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_677, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 751 'store' <Predicate = (div_t == 2 & tmp == 8)> <Delay = 0.00>
ST_20 : Operation 752 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_666, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 752 'store' <Predicate = (div_t == 2 & tmp == 7)> <Delay = 0.00>
ST_20 : Operation 753 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_655, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 753 'store' <Predicate = (div_t == 2 & tmp == 6)> <Delay = 0.00>
ST_20 : Operation 754 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_644, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 754 'store' <Predicate = (div_t == 2 & tmp == 5)> <Delay = 0.00>
ST_20 : Operation 755 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_633, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 755 'store' <Predicate = (div_t == 2 & tmp == 4)> <Delay = 0.00>
ST_20 : Operation 756 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_622, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 756 'store' <Predicate = (div_t == 2 & tmp == 3)> <Delay = 0.00>
ST_20 : Operation 757 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_611, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 757 'store' <Predicate = (div_t == 2 & tmp == 2)> <Delay = 0.00>
ST_20 : Operation 758 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_600, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 758 'store' <Predicate = (div_t == 2 & tmp == 1)> <Delay = 0.00>
ST_20 : Operation 759 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_599, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 759 'store' <Predicate = (div_t == 2 & tmp == 0)> <Delay = 0.00>
ST_20 : Operation 760 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_698, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 760 'store' <Predicate = (div_t == 2 & tmp == 127) | (div_t == 2 & tmp == 126) | (div_t == 2 & tmp == 125) | (div_t == 2 & tmp == 124) | (div_t == 2 & tmp == 123) | (div_t == 2 & tmp == 122) | (div_t == 2 & tmp == 121) | (div_t == 2 & tmp == 120) | (div_t == 2 & tmp == 119) | (div_t == 2 & tmp == 118) | (div_t == 2 & tmp == 117) | (div_t == 2 & tmp == 116) | (div_t == 2 & tmp == 115) | (div_t == 2 & tmp == 114) | (div_t == 2 & tmp == 113) | (div_t == 2 & tmp == 112) | (div_t == 2 & tmp == 111) | (div_t == 2 & tmp == 110) | (div_t == 2 & tmp == 109) | (div_t == 2 & tmp == 108) | (div_t == 2 & tmp == 107) | (div_t == 2 & tmp == 106) | (div_t == 2 & tmp == 105) | (div_t == 2 & tmp == 104) | (div_t == 2 & tmp == 103) | (div_t == 2 & tmp == 102) | (div_t == 2 & tmp == 101) | (div_t == 2 & tmp == 100) | (div_t == 2 & tmp == 99)> <Delay = 0.00>
ST_20 : Operation 761 [1/1] (0.00ns)   --->   "br label %burst.rd.body1026" [batch_align2d_hls/align2d.c:137]   --->   Operation 761 'br' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_20 : Operation 762 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_597, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 762 'store' <Predicate = (div_t == 1 & tmp == 98)> <Delay = 0.00>
ST_20 : Operation 763 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_596, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 763 'store' <Predicate = (div_t == 1 & tmp == 97)> <Delay = 0.00>
ST_20 : Operation 764 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_595, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 764 'store' <Predicate = (div_t == 1 & tmp == 96)> <Delay = 0.00>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_594, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 765 'store' <Predicate = (div_t == 1 & tmp == 95)> <Delay = 0.00>
ST_20 : Operation 766 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_593, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 766 'store' <Predicate = (div_t == 1 & tmp == 94)> <Delay = 0.00>
ST_20 : Operation 767 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_592, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 767 'store' <Predicate = (div_t == 1 & tmp == 93)> <Delay = 0.00>
ST_20 : Operation 768 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_591, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 768 'store' <Predicate = (div_t == 1 & tmp == 92)> <Delay = 0.00>
ST_20 : Operation 769 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_590, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 769 'store' <Predicate = (div_t == 1 & tmp == 91)> <Delay = 0.00>
ST_20 : Operation 770 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_589, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 770 'store' <Predicate = (div_t == 1 & tmp == 90)> <Delay = 0.00>
ST_20 : Operation 771 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_587, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 771 'store' <Predicate = (div_t == 1 & tmp == 89)> <Delay = 0.00>
ST_20 : Operation 772 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_586, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 772 'store' <Predicate = (div_t == 1 & tmp == 88)> <Delay = 0.00>
ST_20 : Operation 773 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_585, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 773 'store' <Predicate = (div_t == 1 & tmp == 87)> <Delay = 0.00>
ST_20 : Operation 774 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_584, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 774 'store' <Predicate = (div_t == 1 & tmp == 86)> <Delay = 0.00>
ST_20 : Operation 775 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_583, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 775 'store' <Predicate = (div_t == 1 & tmp == 85)> <Delay = 0.00>
ST_20 : Operation 776 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_582, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 776 'store' <Predicate = (div_t == 1 & tmp == 84)> <Delay = 0.00>
ST_20 : Operation 777 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_581, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 777 'store' <Predicate = (div_t == 1 & tmp == 83)> <Delay = 0.00>
ST_20 : Operation 778 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_580, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 778 'store' <Predicate = (div_t == 1 & tmp == 82)> <Delay = 0.00>
ST_20 : Operation 779 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_579, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 779 'store' <Predicate = (div_t == 1 & tmp == 81)> <Delay = 0.00>
ST_20 : Operation 780 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_578, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 780 'store' <Predicate = (div_t == 1 & tmp == 80)> <Delay = 0.00>
ST_20 : Operation 781 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_576, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 781 'store' <Predicate = (div_t == 1 & tmp == 79)> <Delay = 0.00>
ST_20 : Operation 782 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_575, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 782 'store' <Predicate = (div_t == 1 & tmp == 78)> <Delay = 0.00>
ST_20 : Operation 783 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_574, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 783 'store' <Predicate = (div_t == 1 & tmp == 77)> <Delay = 0.00>
ST_20 : Operation 784 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_573, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 784 'store' <Predicate = (div_t == 1 & tmp == 76)> <Delay = 0.00>
ST_20 : Operation 785 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_572, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 785 'store' <Predicate = (div_t == 1 & tmp == 75)> <Delay = 0.00>
ST_20 : Operation 786 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_571, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 786 'store' <Predicate = (div_t == 1 & tmp == 74)> <Delay = 0.00>
ST_20 : Operation 787 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_570, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 787 'store' <Predicate = (div_t == 1 & tmp == 73)> <Delay = 0.00>
ST_20 : Operation 788 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_569, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 788 'store' <Predicate = (div_t == 1 & tmp == 72)> <Delay = 0.00>
ST_20 : Operation 789 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_568, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 789 'store' <Predicate = (div_t == 1 & tmp == 71)> <Delay = 0.00>
ST_20 : Operation 790 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_567, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 790 'store' <Predicate = (div_t == 1 & tmp == 70)> <Delay = 0.00>
ST_20 : Operation 791 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_565, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 791 'store' <Predicate = (div_t == 1 & tmp == 69)> <Delay = 0.00>
ST_20 : Operation 792 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_564, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 792 'store' <Predicate = (div_t == 1 & tmp == 68)> <Delay = 0.00>
ST_20 : Operation 793 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_563, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 793 'store' <Predicate = (div_t == 1 & tmp == 67)> <Delay = 0.00>
ST_20 : Operation 794 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_562, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 794 'store' <Predicate = (div_t == 1 & tmp == 66)> <Delay = 0.00>
ST_20 : Operation 795 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_561, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 795 'store' <Predicate = (div_t == 1 & tmp == 65)> <Delay = 0.00>
ST_20 : Operation 796 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_560, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 796 'store' <Predicate = (div_t == 1 & tmp == 64)> <Delay = 0.00>
ST_20 : Operation 797 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_559, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 797 'store' <Predicate = (div_t == 1 & tmp == 63)> <Delay = 0.00>
ST_20 : Operation 798 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_558, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 798 'store' <Predicate = (div_t == 1 & tmp == 62)> <Delay = 0.00>
ST_20 : Operation 799 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_557, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 799 'store' <Predicate = (div_t == 1 & tmp == 61)> <Delay = 0.00>
ST_20 : Operation 800 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_556, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 800 'store' <Predicate = (div_t == 1 & tmp == 60)> <Delay = 0.00>
ST_20 : Operation 801 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_554, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 801 'store' <Predicate = (div_t == 1 & tmp == 59)> <Delay = 0.00>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_553, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 802 'store' <Predicate = (div_t == 1 & tmp == 58)> <Delay = 0.00>
ST_20 : Operation 803 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_552, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 803 'store' <Predicate = (div_t == 1 & tmp == 57)> <Delay = 0.00>
ST_20 : Operation 804 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_551, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 804 'store' <Predicate = (div_t == 1 & tmp == 56)> <Delay = 0.00>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_550, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 805 'store' <Predicate = (div_t == 1 & tmp == 55)> <Delay = 0.00>
ST_20 : Operation 806 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_549, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 806 'store' <Predicate = (div_t == 1 & tmp == 54)> <Delay = 0.00>
ST_20 : Operation 807 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_548, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 807 'store' <Predicate = (div_t == 1 & tmp == 53)> <Delay = 0.00>
ST_20 : Operation 808 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_547, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 808 'store' <Predicate = (div_t == 1 & tmp == 52)> <Delay = 0.00>
ST_20 : Operation 809 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_546, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 809 'store' <Predicate = (div_t == 1 & tmp == 51)> <Delay = 0.00>
ST_20 : Operation 810 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_545, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 810 'store' <Predicate = (div_t == 1 & tmp == 50)> <Delay = 0.00>
ST_20 : Operation 811 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_543, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 811 'store' <Predicate = (div_t == 1 & tmp == 49)> <Delay = 0.00>
ST_20 : Operation 812 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_542, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 812 'store' <Predicate = (div_t == 1 & tmp == 48)> <Delay = 0.00>
ST_20 : Operation 813 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_541, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 813 'store' <Predicate = (div_t == 1 & tmp == 47)> <Delay = 0.00>
ST_20 : Operation 814 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_540, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 814 'store' <Predicate = (div_t == 1 & tmp == 46)> <Delay = 0.00>
ST_20 : Operation 815 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_539, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 815 'store' <Predicate = (div_t == 1 & tmp == 45)> <Delay = 0.00>
ST_20 : Operation 816 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_538, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 816 'store' <Predicate = (div_t == 1 & tmp == 44)> <Delay = 0.00>
ST_20 : Operation 817 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_537, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 817 'store' <Predicate = (div_t == 1 & tmp == 43)> <Delay = 0.00>
ST_20 : Operation 818 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_536, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 818 'store' <Predicate = (div_t == 1 & tmp == 42)> <Delay = 0.00>
ST_20 : Operation 819 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_535, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 819 'store' <Predicate = (div_t == 1 & tmp == 41)> <Delay = 0.00>
ST_20 : Operation 820 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_534, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 820 'store' <Predicate = (div_t == 1 & tmp == 40)> <Delay = 0.00>
ST_20 : Operation 821 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_532, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 821 'store' <Predicate = (div_t == 1 & tmp == 39)> <Delay = 0.00>
ST_20 : Operation 822 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_531, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 822 'store' <Predicate = (div_t == 1 & tmp == 38)> <Delay = 0.00>
ST_20 : Operation 823 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_530, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 823 'store' <Predicate = (div_t == 1 & tmp == 37)> <Delay = 0.00>
ST_20 : Operation 824 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_529, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 824 'store' <Predicate = (div_t == 1 & tmp == 36)> <Delay = 0.00>
ST_20 : Operation 825 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_528, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 825 'store' <Predicate = (div_t == 1 & tmp == 35)> <Delay = 0.00>
ST_20 : Operation 826 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_527, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 826 'store' <Predicate = (div_t == 1 & tmp == 34)> <Delay = 0.00>
ST_20 : Operation 827 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_526, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 827 'store' <Predicate = (div_t == 1 & tmp == 33)> <Delay = 0.00>
ST_20 : Operation 828 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_525, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 828 'store' <Predicate = (div_t == 1 & tmp == 32)> <Delay = 0.00>
ST_20 : Operation 829 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_524, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 829 'store' <Predicate = (div_t == 1 & tmp == 31)> <Delay = 0.00>
ST_20 : Operation 830 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_523, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 830 'store' <Predicate = (div_t == 1 & tmp == 30)> <Delay = 0.00>
ST_20 : Operation 831 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_521, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 831 'store' <Predicate = (div_t == 1 & tmp == 29)> <Delay = 0.00>
ST_20 : Operation 832 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_520, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 832 'store' <Predicate = (div_t == 1 & tmp == 28)> <Delay = 0.00>
ST_20 : Operation 833 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_519, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 833 'store' <Predicate = (div_t == 1 & tmp == 27)> <Delay = 0.00>
ST_20 : Operation 834 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_518, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 834 'store' <Predicate = (div_t == 1 & tmp == 26)> <Delay = 0.00>
ST_20 : Operation 835 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_517, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 835 'store' <Predicate = (div_t == 1 & tmp == 25)> <Delay = 0.00>
ST_20 : Operation 836 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_516, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 836 'store' <Predicate = (div_t == 1 & tmp == 24)> <Delay = 0.00>
ST_20 : Operation 837 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_515, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 837 'store' <Predicate = (div_t == 1 & tmp == 23)> <Delay = 0.00>
ST_20 : Operation 838 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_514, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 838 'store' <Predicate = (div_t == 1 & tmp == 22)> <Delay = 0.00>
ST_20 : Operation 839 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_513, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 839 'store' <Predicate = (div_t == 1 & tmp == 21)> <Delay = 0.00>
ST_20 : Operation 840 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_512, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 840 'store' <Predicate = (div_t == 1 & tmp == 20)> <Delay = 0.00>
ST_20 : Operation 841 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_510, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 841 'store' <Predicate = (div_t == 1 & tmp == 19)> <Delay = 0.00>
ST_20 : Operation 842 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_509, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 842 'store' <Predicate = (div_t == 1 & tmp == 18)> <Delay = 0.00>
ST_20 : Operation 843 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_508, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 843 'store' <Predicate = (div_t == 1 & tmp == 17)> <Delay = 0.00>
ST_20 : Operation 844 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_507, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 844 'store' <Predicate = (div_t == 1 & tmp == 16)> <Delay = 0.00>
ST_20 : Operation 845 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_506, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 845 'store' <Predicate = (div_t == 1 & tmp == 15)> <Delay = 0.00>
ST_20 : Operation 846 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_505, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 846 'store' <Predicate = (div_t == 1 & tmp == 14)> <Delay = 0.00>
ST_20 : Operation 847 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_504, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 847 'store' <Predicate = (div_t == 1 & tmp == 13)> <Delay = 0.00>
ST_20 : Operation 848 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_503, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 848 'store' <Predicate = (div_t == 1 & tmp == 12)> <Delay = 0.00>
ST_20 : Operation 849 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_502, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 849 'store' <Predicate = (div_t == 1 & tmp == 11)> <Delay = 0.00>
ST_20 : Operation 850 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_501, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 850 'store' <Predicate = (div_t == 1 & tmp == 10)> <Delay = 0.00>
ST_20 : Operation 851 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_588, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 851 'store' <Predicate = (div_t == 1 & tmp == 9)> <Delay = 0.00>
ST_20 : Operation 852 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_577, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 852 'store' <Predicate = (div_t == 1 & tmp == 8)> <Delay = 0.00>
ST_20 : Operation 853 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_566, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 853 'store' <Predicate = (div_t == 1 & tmp == 7)> <Delay = 0.00>
ST_20 : Operation 854 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_555, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 854 'store' <Predicate = (div_t == 1 & tmp == 6)> <Delay = 0.00>
ST_20 : Operation 855 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_544, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 855 'store' <Predicate = (div_t == 1 & tmp == 5)> <Delay = 0.00>
ST_20 : Operation 856 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_533, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 856 'store' <Predicate = (div_t == 1 & tmp == 4)> <Delay = 0.00>
ST_20 : Operation 857 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_522, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 857 'store' <Predicate = (div_t == 1 & tmp == 3)> <Delay = 0.00>
ST_20 : Operation 858 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_511, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 858 'store' <Predicate = (div_t == 1 & tmp == 2)> <Delay = 0.00>
ST_20 : Operation 859 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_500, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 859 'store' <Predicate = (div_t == 1 & tmp == 1)> <Delay = 0.00>
ST_20 : Operation 860 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_499, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 860 'store' <Predicate = (div_t == 1 & tmp == 0)> <Delay = 0.00>
ST_20 : Operation 861 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_598, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 861 'store' <Predicate = (div_t == 1 & tmp == 127) | (div_t == 1 & tmp == 126) | (div_t == 1 & tmp == 125) | (div_t == 1 & tmp == 124) | (div_t == 1 & tmp == 123) | (div_t == 1 & tmp == 122) | (div_t == 1 & tmp == 121) | (div_t == 1 & tmp == 120) | (div_t == 1 & tmp == 119) | (div_t == 1 & tmp == 118) | (div_t == 1 & tmp == 117) | (div_t == 1 & tmp == 116) | (div_t == 1 & tmp == 115) | (div_t == 1 & tmp == 114) | (div_t == 1 & tmp == 113) | (div_t == 1 & tmp == 112) | (div_t == 1 & tmp == 111) | (div_t == 1 & tmp == 110) | (div_t == 1 & tmp == 109) | (div_t == 1 & tmp == 108) | (div_t == 1 & tmp == 107) | (div_t == 1 & tmp == 106) | (div_t == 1 & tmp == 105) | (div_t == 1 & tmp == 104) | (div_t == 1 & tmp == 103) | (div_t == 1 & tmp == 102) | (div_t == 1 & tmp == 101) | (div_t == 1 & tmp == 100) | (div_t == 1 & tmp == 99)> <Delay = 0.00>
ST_20 : Operation 862 [1/1] (0.00ns)   --->   "br label %burst.rd.body1026" [batch_align2d_hls/align2d.c:137]   --->   Operation 862 'br' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_20 : Operation 863 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_497, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 863 'store' <Predicate = (div_t == 0 & tmp == 98)> <Delay = 0.00>
ST_20 : Operation 864 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_496, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 864 'store' <Predicate = (div_t == 0 & tmp == 97)> <Delay = 0.00>
ST_20 : Operation 865 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_495, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 865 'store' <Predicate = (div_t == 0 & tmp == 96)> <Delay = 0.00>
ST_20 : Operation 866 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_494, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 866 'store' <Predicate = (div_t == 0 & tmp == 95)> <Delay = 0.00>
ST_20 : Operation 867 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_493, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 867 'store' <Predicate = (div_t == 0 & tmp == 94)> <Delay = 0.00>
ST_20 : Operation 868 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_492, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 868 'store' <Predicate = (div_t == 0 & tmp == 93)> <Delay = 0.00>
ST_20 : Operation 869 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_491, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 869 'store' <Predicate = (div_t == 0 & tmp == 92)> <Delay = 0.00>
ST_20 : Operation 870 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_490, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 870 'store' <Predicate = (div_t == 0 & tmp == 91)> <Delay = 0.00>
ST_20 : Operation 871 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_489, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 871 'store' <Predicate = (div_t == 0 & tmp == 90)> <Delay = 0.00>
ST_20 : Operation 872 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_487, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 872 'store' <Predicate = (div_t == 0 & tmp == 89)> <Delay = 0.00>
ST_20 : Operation 873 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_486, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 873 'store' <Predicate = (div_t == 0 & tmp == 88)> <Delay = 0.00>
ST_20 : Operation 874 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_485, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 874 'store' <Predicate = (div_t == 0 & tmp == 87)> <Delay = 0.00>
ST_20 : Operation 875 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_484, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 875 'store' <Predicate = (div_t == 0 & tmp == 86)> <Delay = 0.00>
ST_20 : Operation 876 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_483, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 876 'store' <Predicate = (div_t == 0 & tmp == 85)> <Delay = 0.00>
ST_20 : Operation 877 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_482, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 877 'store' <Predicate = (div_t == 0 & tmp == 84)> <Delay = 0.00>
ST_20 : Operation 878 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_481, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 878 'store' <Predicate = (div_t == 0 & tmp == 83)> <Delay = 0.00>
ST_20 : Operation 879 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_480, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 879 'store' <Predicate = (div_t == 0 & tmp == 82)> <Delay = 0.00>
ST_20 : Operation 880 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_479, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 880 'store' <Predicate = (div_t == 0 & tmp == 81)> <Delay = 0.00>
ST_20 : Operation 881 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_478, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 881 'store' <Predicate = (div_t == 0 & tmp == 80)> <Delay = 0.00>
ST_20 : Operation 882 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_476, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 882 'store' <Predicate = (div_t == 0 & tmp == 79)> <Delay = 0.00>
ST_20 : Operation 883 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_475, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 883 'store' <Predicate = (div_t == 0 & tmp == 78)> <Delay = 0.00>
ST_20 : Operation 884 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_474, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 884 'store' <Predicate = (div_t == 0 & tmp == 77)> <Delay = 0.00>
ST_20 : Operation 885 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_473, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 885 'store' <Predicate = (div_t == 0 & tmp == 76)> <Delay = 0.00>
ST_20 : Operation 886 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_472, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 886 'store' <Predicate = (div_t == 0 & tmp == 75)> <Delay = 0.00>
ST_20 : Operation 887 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_471, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 887 'store' <Predicate = (div_t == 0 & tmp == 74)> <Delay = 0.00>
ST_20 : Operation 888 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_470, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 888 'store' <Predicate = (div_t == 0 & tmp == 73)> <Delay = 0.00>
ST_20 : Operation 889 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_469, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 889 'store' <Predicate = (div_t == 0 & tmp == 72)> <Delay = 0.00>
ST_20 : Operation 890 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_468, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 890 'store' <Predicate = (div_t == 0 & tmp == 71)> <Delay = 0.00>
ST_20 : Operation 891 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_467, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 891 'store' <Predicate = (div_t == 0 & tmp == 70)> <Delay = 0.00>
ST_20 : Operation 892 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_465, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 892 'store' <Predicate = (div_t == 0 & tmp == 69)> <Delay = 0.00>
ST_20 : Operation 893 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_464, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 893 'store' <Predicate = (div_t == 0 & tmp == 68)> <Delay = 0.00>
ST_20 : Operation 894 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_463, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 894 'store' <Predicate = (div_t == 0 & tmp == 67)> <Delay = 0.00>
ST_20 : Operation 895 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_462, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 895 'store' <Predicate = (div_t == 0 & tmp == 66)> <Delay = 0.00>
ST_20 : Operation 896 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_461, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 896 'store' <Predicate = (div_t == 0 & tmp == 65)> <Delay = 0.00>
ST_20 : Operation 897 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_460, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 897 'store' <Predicate = (div_t == 0 & tmp == 64)> <Delay = 0.00>
ST_20 : Operation 898 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_459, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 898 'store' <Predicate = (div_t == 0 & tmp == 63)> <Delay = 0.00>
ST_20 : Operation 899 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_458, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 899 'store' <Predicate = (div_t == 0 & tmp == 62)> <Delay = 0.00>
ST_20 : Operation 900 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_457, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 900 'store' <Predicate = (div_t == 0 & tmp == 61)> <Delay = 0.00>
ST_20 : Operation 901 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_456, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 901 'store' <Predicate = (div_t == 0 & tmp == 60)> <Delay = 0.00>
ST_20 : Operation 902 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_454, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 902 'store' <Predicate = (div_t == 0 & tmp == 59)> <Delay = 0.00>
ST_20 : Operation 903 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_453, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 903 'store' <Predicate = (div_t == 0 & tmp == 58)> <Delay = 0.00>
ST_20 : Operation 904 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_452, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 904 'store' <Predicate = (div_t == 0 & tmp == 57)> <Delay = 0.00>
ST_20 : Operation 905 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_451, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 905 'store' <Predicate = (div_t == 0 & tmp == 56)> <Delay = 0.00>
ST_20 : Operation 906 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_450, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 906 'store' <Predicate = (div_t == 0 & tmp == 55)> <Delay = 0.00>
ST_20 : Operation 907 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_449, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 907 'store' <Predicate = (div_t == 0 & tmp == 54)> <Delay = 0.00>
ST_20 : Operation 908 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_448, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 908 'store' <Predicate = (div_t == 0 & tmp == 53)> <Delay = 0.00>
ST_20 : Operation 909 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_447, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 909 'store' <Predicate = (div_t == 0 & tmp == 52)> <Delay = 0.00>
ST_20 : Operation 910 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_446, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 910 'store' <Predicate = (div_t == 0 & tmp == 51)> <Delay = 0.00>
ST_20 : Operation 911 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_445, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 911 'store' <Predicate = (div_t == 0 & tmp == 50)> <Delay = 0.00>
ST_20 : Operation 912 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_443, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 912 'store' <Predicate = (div_t == 0 & tmp == 49)> <Delay = 0.00>
ST_20 : Operation 913 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_442, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 913 'store' <Predicate = (div_t == 0 & tmp == 48)> <Delay = 0.00>
ST_20 : Operation 914 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_441, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 914 'store' <Predicate = (div_t == 0 & tmp == 47)> <Delay = 0.00>
ST_20 : Operation 915 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_440, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 915 'store' <Predicate = (div_t == 0 & tmp == 46)> <Delay = 0.00>
ST_20 : Operation 916 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_439, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 916 'store' <Predicate = (div_t == 0 & tmp == 45)> <Delay = 0.00>
ST_20 : Operation 917 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_438, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 917 'store' <Predicate = (div_t == 0 & tmp == 44)> <Delay = 0.00>
ST_20 : Operation 918 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_437, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 918 'store' <Predicate = (div_t == 0 & tmp == 43)> <Delay = 0.00>
ST_20 : Operation 919 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_436, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 919 'store' <Predicate = (div_t == 0 & tmp == 42)> <Delay = 0.00>
ST_20 : Operation 920 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_435, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 920 'store' <Predicate = (div_t == 0 & tmp == 41)> <Delay = 0.00>
ST_20 : Operation 921 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_434, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 921 'store' <Predicate = (div_t == 0 & tmp == 40)> <Delay = 0.00>
ST_20 : Operation 922 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_432, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 922 'store' <Predicate = (div_t == 0 & tmp == 39)> <Delay = 0.00>
ST_20 : Operation 923 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_431, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 923 'store' <Predicate = (div_t == 0 & tmp == 38)> <Delay = 0.00>
ST_20 : Operation 924 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_430, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 924 'store' <Predicate = (div_t == 0 & tmp == 37)> <Delay = 0.00>
ST_20 : Operation 925 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_429, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 925 'store' <Predicate = (div_t == 0 & tmp == 36)> <Delay = 0.00>
ST_20 : Operation 926 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_428, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 926 'store' <Predicate = (div_t == 0 & tmp == 35)> <Delay = 0.00>
ST_20 : Operation 927 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_427, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 927 'store' <Predicate = (div_t == 0 & tmp == 34)> <Delay = 0.00>
ST_20 : Operation 928 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_426, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 928 'store' <Predicate = (div_t == 0 & tmp == 33)> <Delay = 0.00>
ST_20 : Operation 929 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_425, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 929 'store' <Predicate = (div_t == 0 & tmp == 32)> <Delay = 0.00>
ST_20 : Operation 930 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_424, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 930 'store' <Predicate = (div_t == 0 & tmp == 31)> <Delay = 0.00>
ST_20 : Operation 931 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_423, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 931 'store' <Predicate = (div_t == 0 & tmp == 30)> <Delay = 0.00>
ST_20 : Operation 932 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_421, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 932 'store' <Predicate = (div_t == 0 & tmp == 29)> <Delay = 0.00>
ST_20 : Operation 933 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_420, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 933 'store' <Predicate = (div_t == 0 & tmp == 28)> <Delay = 0.00>
ST_20 : Operation 934 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_419, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 934 'store' <Predicate = (div_t == 0 & tmp == 27)> <Delay = 0.00>
ST_20 : Operation 935 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_418, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 935 'store' <Predicate = (div_t == 0 & tmp == 26)> <Delay = 0.00>
ST_20 : Operation 936 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_417, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 936 'store' <Predicate = (div_t == 0 & tmp == 25)> <Delay = 0.00>
ST_20 : Operation 937 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_416, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 937 'store' <Predicate = (div_t == 0 & tmp == 24)> <Delay = 0.00>
ST_20 : Operation 938 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_415, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 938 'store' <Predicate = (div_t == 0 & tmp == 23)> <Delay = 0.00>
ST_20 : Operation 939 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_414, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 939 'store' <Predicate = (div_t == 0 & tmp == 22)> <Delay = 0.00>
ST_20 : Operation 940 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_413, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 940 'store' <Predicate = (div_t == 0 & tmp == 21)> <Delay = 0.00>
ST_20 : Operation 941 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_412, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 941 'store' <Predicate = (div_t == 0 & tmp == 20)> <Delay = 0.00>
ST_20 : Operation 942 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_410, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 942 'store' <Predicate = (div_t == 0 & tmp == 19)> <Delay = 0.00>
ST_20 : Operation 943 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_409, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 943 'store' <Predicate = (div_t == 0 & tmp == 18)> <Delay = 0.00>
ST_20 : Operation 944 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_408, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 944 'store' <Predicate = (div_t == 0 & tmp == 17)> <Delay = 0.00>
ST_20 : Operation 945 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_407, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 945 'store' <Predicate = (div_t == 0 & tmp == 16)> <Delay = 0.00>
ST_20 : Operation 946 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_406, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 946 'store' <Predicate = (div_t == 0 & tmp == 15)> <Delay = 0.00>
ST_20 : Operation 947 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_405, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 947 'store' <Predicate = (div_t == 0 & tmp == 14)> <Delay = 0.00>
ST_20 : Operation 948 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_404, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 948 'store' <Predicate = (div_t == 0 & tmp == 13)> <Delay = 0.00>
ST_20 : Operation 949 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_403, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 949 'store' <Predicate = (div_t == 0 & tmp == 12)> <Delay = 0.00>
ST_20 : Operation 950 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_402, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 950 'store' <Predicate = (div_t == 0 & tmp == 11)> <Delay = 0.00>
ST_20 : Operation 951 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_401, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 951 'store' <Predicate = (div_t == 0 & tmp == 10)> <Delay = 0.00>
ST_20 : Operation 952 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_488, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 952 'store' <Predicate = (div_t == 0 & tmp == 9)> <Delay = 0.00>
ST_20 : Operation 953 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_477, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 953 'store' <Predicate = (div_t == 0 & tmp == 8)> <Delay = 0.00>
ST_20 : Operation 954 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_466, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 954 'store' <Predicate = (div_t == 0 & tmp == 7)> <Delay = 0.00>
ST_20 : Operation 955 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_455, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 955 'store' <Predicate = (div_t == 0 & tmp == 6)> <Delay = 0.00>
ST_20 : Operation 956 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_444, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 956 'store' <Predicate = (div_t == 0 & tmp == 5)> <Delay = 0.00>
ST_20 : Operation 957 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_433, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 957 'store' <Predicate = (div_t == 0 & tmp == 4)> <Delay = 0.00>
ST_20 : Operation 958 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_422, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 958 'store' <Predicate = (div_t == 0 & tmp == 3)> <Delay = 0.00>
ST_20 : Operation 959 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_411, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 959 'store' <Predicate = (div_t == 0 & tmp == 2)> <Delay = 0.00>
ST_20 : Operation 960 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_400, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 960 'store' <Predicate = (div_t == 0 & tmp == 1)> <Delay = 0.00>
ST_20 : Operation 961 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_399, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 961 'store' <Predicate = (div_t == 0 & tmp == 0)> <Delay = 0.00>
ST_20 : Operation 962 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_498, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 962 'store' <Predicate = (div_t == 0 & tmp == 127) | (div_t == 0 & tmp == 126) | (div_t == 0 & tmp == 125) | (div_t == 0 & tmp == 124) | (div_t == 0 & tmp == 123) | (div_t == 0 & tmp == 122) | (div_t == 0 & tmp == 121) | (div_t == 0 & tmp == 120) | (div_t == 0 & tmp == 119) | (div_t == 0 & tmp == 118) | (div_t == 0 & tmp == 117) | (div_t == 0 & tmp == 116) | (div_t == 0 & tmp == 115) | (div_t == 0 & tmp == 114) | (div_t == 0 & tmp == 113) | (div_t == 0 & tmp == 112) | (div_t == 0 & tmp == 111) | (div_t == 0 & tmp == 110) | (div_t == 0 & tmp == 109) | (div_t == 0 & tmp == 108) | (div_t == 0 & tmp == 107) | (div_t == 0 & tmp == 106) | (div_t == 0 & tmp == 105) | (div_t == 0 & tmp == 104) | (div_t == 0 & tmp == 103) | (div_t == 0 & tmp == 102) | (div_t == 0 & tmp == 101) | (div_t == 0 & tmp == 100) | (div_t == 0 & tmp == 99)> <Delay = 0.00>
ST_20 : Operation 963 [1/1] (0.00ns)   --->   "br label %burst.rd.body1026" [batch_align2d_hls/align2d.c:137]   --->   Operation 963 'br' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_20 : Operation 964 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_1, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 964 'store' <Predicate = (div_t == 3 & tmp == 98)> <Delay = 0.00>
ST_20 : Operation 965 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_2, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 965 'store' <Predicate = (div_t == 3 & tmp == 97)> <Delay = 0.00>
ST_20 : Operation 966 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_3, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 966 'store' <Predicate = (div_t == 3 & tmp == 96)> <Delay = 0.00>
ST_20 : Operation 967 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_4, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 967 'store' <Predicate = (div_t == 3 & tmp == 95)> <Delay = 0.00>
ST_20 : Operation 968 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_5, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 968 'store' <Predicate = (div_t == 3 & tmp == 94)> <Delay = 0.00>
ST_20 : Operation 969 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_6, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 969 'store' <Predicate = (div_t == 3 & tmp == 93)> <Delay = 0.00>
ST_20 : Operation 970 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_7, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 970 'store' <Predicate = (div_t == 3 & tmp == 92)> <Delay = 0.00>
ST_20 : Operation 971 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_8, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 971 'store' <Predicate = (div_t == 3 & tmp == 91)> <Delay = 0.00>
ST_20 : Operation 972 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_9, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 972 'store' <Predicate = (div_t == 3 & tmp == 90)> <Delay = 0.00>
ST_20 : Operation 973 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_11, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 973 'store' <Predicate = (div_t == 3 & tmp == 89)> <Delay = 0.00>
ST_20 : Operation 974 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_12, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 974 'store' <Predicate = (div_t == 3 & tmp == 88)> <Delay = 0.00>
ST_20 : Operation 975 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_13, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 975 'store' <Predicate = (div_t == 3 & tmp == 87)> <Delay = 0.00>
ST_20 : Operation 976 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_14, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 976 'store' <Predicate = (div_t == 3 & tmp == 86)> <Delay = 0.00>
ST_20 : Operation 977 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_15, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 977 'store' <Predicate = (div_t == 3 & tmp == 85)> <Delay = 0.00>
ST_20 : Operation 978 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_16, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 978 'store' <Predicate = (div_t == 3 & tmp == 84)> <Delay = 0.00>
ST_20 : Operation 979 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_17, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 979 'store' <Predicate = (div_t == 3 & tmp == 83)> <Delay = 0.00>
ST_20 : Operation 980 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_18, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 980 'store' <Predicate = (div_t == 3 & tmp == 82)> <Delay = 0.00>
ST_20 : Operation 981 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_19, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 981 'store' <Predicate = (div_t == 3 & tmp == 81)> <Delay = 0.00>
ST_20 : Operation 982 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_20, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 982 'store' <Predicate = (div_t == 3 & tmp == 80)> <Delay = 0.00>
ST_20 : Operation 983 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_22, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 983 'store' <Predicate = (div_t == 3 & tmp == 79)> <Delay = 0.00>
ST_20 : Operation 984 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_23, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 984 'store' <Predicate = (div_t == 3 & tmp == 78)> <Delay = 0.00>
ST_20 : Operation 985 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_24, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 985 'store' <Predicate = (div_t == 3 & tmp == 77)> <Delay = 0.00>
ST_20 : Operation 986 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_25, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 986 'store' <Predicate = (div_t == 3 & tmp == 76)> <Delay = 0.00>
ST_20 : Operation 987 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_26, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 987 'store' <Predicate = (div_t == 3 & tmp == 75)> <Delay = 0.00>
ST_20 : Operation 988 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_27, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 988 'store' <Predicate = (div_t == 3 & tmp == 74)> <Delay = 0.00>
ST_20 : Operation 989 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_28, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 989 'store' <Predicate = (div_t == 3 & tmp == 73)> <Delay = 0.00>
ST_20 : Operation 990 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_29, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 990 'store' <Predicate = (div_t == 3 & tmp == 72)> <Delay = 0.00>
ST_20 : Operation 991 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_30, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 991 'store' <Predicate = (div_t == 3 & tmp == 71)> <Delay = 0.00>
ST_20 : Operation 992 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_31, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 992 'store' <Predicate = (div_t == 3 & tmp == 70)> <Delay = 0.00>
ST_20 : Operation 993 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_33, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 993 'store' <Predicate = (div_t == 3 & tmp == 69)> <Delay = 0.00>
ST_20 : Operation 994 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_34, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 994 'store' <Predicate = (div_t == 3 & tmp == 68)> <Delay = 0.00>
ST_20 : Operation 995 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_35, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 995 'store' <Predicate = (div_t == 3 & tmp == 67)> <Delay = 0.00>
ST_20 : Operation 996 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_36, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 996 'store' <Predicate = (div_t == 3 & tmp == 66)> <Delay = 0.00>
ST_20 : Operation 997 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_37, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 997 'store' <Predicate = (div_t == 3 & tmp == 65)> <Delay = 0.00>
ST_20 : Operation 998 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_38, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 998 'store' <Predicate = (div_t == 3 & tmp == 64)> <Delay = 0.00>
ST_20 : Operation 999 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_39, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 999 'store' <Predicate = (div_t == 3 & tmp == 63)> <Delay = 0.00>
ST_20 : Operation 1000 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_40, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1000 'store' <Predicate = (div_t == 3 & tmp == 62)> <Delay = 0.00>
ST_20 : Operation 1001 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_41, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1001 'store' <Predicate = (div_t == 3 & tmp == 61)> <Delay = 0.00>
ST_20 : Operation 1002 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_42, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1002 'store' <Predicate = (div_t == 3 & tmp == 60)> <Delay = 0.00>
ST_20 : Operation 1003 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_44, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1003 'store' <Predicate = (div_t == 3 & tmp == 59)> <Delay = 0.00>
ST_20 : Operation 1004 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_45, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1004 'store' <Predicate = (div_t == 3 & tmp == 58)> <Delay = 0.00>
ST_20 : Operation 1005 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_46, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1005 'store' <Predicate = (div_t == 3 & tmp == 57)> <Delay = 0.00>
ST_20 : Operation 1006 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_47, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1006 'store' <Predicate = (div_t == 3 & tmp == 56)> <Delay = 0.00>
ST_20 : Operation 1007 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_48, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1007 'store' <Predicate = (div_t == 3 & tmp == 55)> <Delay = 0.00>
ST_20 : Operation 1008 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_49, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1008 'store' <Predicate = (div_t == 3 & tmp == 54)> <Delay = 0.00>
ST_20 : Operation 1009 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_50, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1009 'store' <Predicate = (div_t == 3 & tmp == 53)> <Delay = 0.00>
ST_20 : Operation 1010 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_51, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1010 'store' <Predicate = (div_t == 3 & tmp == 52)> <Delay = 0.00>
ST_20 : Operation 1011 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_52, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1011 'store' <Predicate = (div_t == 3 & tmp == 51)> <Delay = 0.00>
ST_20 : Operation 1012 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_53, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1012 'store' <Predicate = (div_t == 3 & tmp == 50)> <Delay = 0.00>
ST_20 : Operation 1013 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_55, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1013 'store' <Predicate = (div_t == 3 & tmp == 49)> <Delay = 0.00>
ST_20 : Operation 1014 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_56, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1014 'store' <Predicate = (div_t == 3 & tmp == 48)> <Delay = 0.00>
ST_20 : Operation 1015 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_57, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1015 'store' <Predicate = (div_t == 3 & tmp == 47)> <Delay = 0.00>
ST_20 : Operation 1016 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_58, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1016 'store' <Predicate = (div_t == 3 & tmp == 46)> <Delay = 0.00>
ST_20 : Operation 1017 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_59, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1017 'store' <Predicate = (div_t == 3 & tmp == 45)> <Delay = 0.00>
ST_20 : Operation 1018 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_60, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1018 'store' <Predicate = (div_t == 3 & tmp == 44)> <Delay = 0.00>
ST_20 : Operation 1019 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_61, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1019 'store' <Predicate = (div_t == 3 & tmp == 43)> <Delay = 0.00>
ST_20 : Operation 1020 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_62, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1020 'store' <Predicate = (div_t == 3 & tmp == 42)> <Delay = 0.00>
ST_20 : Operation 1021 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_63, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1021 'store' <Predicate = (div_t == 3 & tmp == 41)> <Delay = 0.00>
ST_20 : Operation 1022 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_64, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1022 'store' <Predicate = (div_t == 3 & tmp == 40)> <Delay = 0.00>
ST_20 : Operation 1023 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_66, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1023 'store' <Predicate = (div_t == 3 & tmp == 39)> <Delay = 0.00>
ST_20 : Operation 1024 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_67, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1024 'store' <Predicate = (div_t == 3 & tmp == 38)> <Delay = 0.00>
ST_20 : Operation 1025 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_68, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1025 'store' <Predicate = (div_t == 3 & tmp == 37)> <Delay = 0.00>
ST_20 : Operation 1026 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_69, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1026 'store' <Predicate = (div_t == 3 & tmp == 36)> <Delay = 0.00>
ST_20 : Operation 1027 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_70, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1027 'store' <Predicate = (div_t == 3 & tmp == 35)> <Delay = 0.00>
ST_20 : Operation 1028 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_71, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1028 'store' <Predicate = (div_t == 3 & tmp == 34)> <Delay = 0.00>
ST_20 : Operation 1029 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_72, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1029 'store' <Predicate = (div_t == 3 & tmp == 33)> <Delay = 0.00>
ST_20 : Operation 1030 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_73, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1030 'store' <Predicate = (div_t == 3 & tmp == 32)> <Delay = 0.00>
ST_20 : Operation 1031 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_74, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1031 'store' <Predicate = (div_t == 3 & tmp == 31)> <Delay = 0.00>
ST_20 : Operation 1032 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_75, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1032 'store' <Predicate = (div_t == 3 & tmp == 30)> <Delay = 0.00>
ST_20 : Operation 1033 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_77, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1033 'store' <Predicate = (div_t == 3 & tmp == 29)> <Delay = 0.00>
ST_20 : Operation 1034 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_78, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1034 'store' <Predicate = (div_t == 3 & tmp == 28)> <Delay = 0.00>
ST_20 : Operation 1035 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_79, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1035 'store' <Predicate = (div_t == 3 & tmp == 27)> <Delay = 0.00>
ST_20 : Operation 1036 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_80, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1036 'store' <Predicate = (div_t == 3 & tmp == 26)> <Delay = 0.00>
ST_20 : Operation 1037 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_81, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1037 'store' <Predicate = (div_t == 3 & tmp == 25)> <Delay = 0.00>
ST_20 : Operation 1038 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_82, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1038 'store' <Predicate = (div_t == 3 & tmp == 24)> <Delay = 0.00>
ST_20 : Operation 1039 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_83, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1039 'store' <Predicate = (div_t == 3 & tmp == 23)> <Delay = 0.00>
ST_20 : Operation 1040 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_84, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1040 'store' <Predicate = (div_t == 3 & tmp == 22)> <Delay = 0.00>
ST_20 : Operation 1041 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_85, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1041 'store' <Predicate = (div_t == 3 & tmp == 21)> <Delay = 0.00>
ST_20 : Operation 1042 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_86, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1042 'store' <Predicate = (div_t == 3 & tmp == 20)> <Delay = 0.00>
ST_20 : Operation 1043 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_88, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1043 'store' <Predicate = (div_t == 3 & tmp == 19)> <Delay = 0.00>
ST_20 : Operation 1044 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_89, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1044 'store' <Predicate = (div_t == 3 & tmp == 18)> <Delay = 0.00>
ST_20 : Operation 1045 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_90, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1045 'store' <Predicate = (div_t == 3 & tmp == 17)> <Delay = 0.00>
ST_20 : Operation 1046 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_91, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1046 'store' <Predicate = (div_t == 3 & tmp == 16)> <Delay = 0.00>
ST_20 : Operation 1047 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_92, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1047 'store' <Predicate = (div_t == 3 & tmp == 15)> <Delay = 0.00>
ST_20 : Operation 1048 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_93, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1048 'store' <Predicate = (div_t == 3 & tmp == 14)> <Delay = 0.00>
ST_20 : Operation 1049 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_94, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1049 'store' <Predicate = (div_t == 3 & tmp == 13)> <Delay = 0.00>
ST_20 : Operation 1050 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_95, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1050 'store' <Predicate = (div_t == 3 & tmp == 12)> <Delay = 0.00>
ST_20 : Operation 1051 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_96, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1051 'store' <Predicate = (div_t == 3 & tmp == 11)> <Delay = 0.00>
ST_20 : Operation 1052 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_97, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1052 'store' <Predicate = (div_t == 3 & tmp == 10)> <Delay = 0.00>
ST_20 : Operation 1053 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_10, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1053 'store' <Predicate = (div_t == 3 & tmp == 9)> <Delay = 0.00>
ST_20 : Operation 1054 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_21, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1054 'store' <Predicate = (div_t == 3 & tmp == 8)> <Delay = 0.00>
ST_20 : Operation 1055 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_32, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1055 'store' <Predicate = (div_t == 3 & tmp == 7)> <Delay = 0.00>
ST_20 : Operation 1056 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_43, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1056 'store' <Predicate = (div_t == 3 & tmp == 6)> <Delay = 0.00>
ST_20 : Operation 1057 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_54, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1057 'store' <Predicate = (div_t == 3 & tmp == 5)> <Delay = 0.00>
ST_20 : Operation 1058 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_65, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1058 'store' <Predicate = (div_t == 3 & tmp == 4)> <Delay = 0.00>
ST_20 : Operation 1059 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_76, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1059 'store' <Predicate = (div_t == 3 & tmp == 3)> <Delay = 0.00>
ST_20 : Operation 1060 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_87, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1060 'store' <Predicate = (div_t == 3 & tmp == 2)> <Delay = 0.00>
ST_20 : Operation 1061 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_98, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1061 'store' <Predicate = (div_t == 3 & tmp == 1)> <Delay = 0.00>
ST_20 : Operation 1062 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde_99, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1062 'store' <Predicate = (div_t == 3 & tmp == 0)> <Delay = 0.00>
ST_20 : Operation 1063 [1/1] (0.00ns)   --->   "store i8 %patches_addr_read, i8* @ref_patch_with_borde, align 1" [batch_align2d_hls/align2d.c:137]   --->   Operation 1063 'store' <Predicate = (div_t == 3 & tmp == 127) | (div_t == 3 & tmp == 126) | (div_t == 3 & tmp == 125) | (div_t == 3 & tmp == 124) | (div_t == 3 & tmp == 123) | (div_t == 3 & tmp == 122) | (div_t == 3 & tmp == 121) | (div_t == 3 & tmp == 120) | (div_t == 3 & tmp == 119) | (div_t == 3 & tmp == 118) | (div_t == 3 & tmp == 117) | (div_t == 3 & tmp == 116) | (div_t == 3 & tmp == 115) | (div_t == 3 & tmp == 114) | (div_t == 3 & tmp == 113) | (div_t == 3 & tmp == 112) | (div_t == 3 & tmp == 111) | (div_t == 3 & tmp == 110) | (div_t == 3 & tmp == 109) | (div_t == 3 & tmp == 108) | (div_t == 3 & tmp == 107) | (div_t == 3 & tmp == 106) | (div_t == 3 & tmp == 105) | (div_t == 3 & tmp == 104) | (div_t == 3 & tmp == 103) | (div_t == 3 & tmp == 102) | (div_t == 3 & tmp == 101) | (div_t == 3 & tmp == 100) | (div_t == 3 & tmp == 99)> <Delay = 0.00>
ST_20 : Operation 1064 [1/1] (0.00ns)   --->   "br label %burst.rd.body1026" [batch_align2d_hls/align2d.c:137]   --->   Operation 1064 'br' <Predicate = (div_t == 3)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 8.75>
ST_21 : Operation 1065 [7/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1065 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 8.75>
ST_22 : Operation 1066 [6/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1066 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 8.75>
ST_23 : Operation 1067 [5/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1067 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 8.75>
ST_24 : Operation 1068 [4/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1068 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 8.75>
ST_25 : Operation 1069 [3/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1069 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 8.75>
ST_26 : Operation 1070 [2/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1070 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 8.75>
ST_27 : Operation 1071 [1/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1071 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1072 [1/1] (0.65ns)   --->   "br label %burst.rd.header20" [batch_align2d_hls/align2d.c:138]   --->   Operation 1072 'br' <Predicate = true> <Delay = 0.65>

State 28 <SV = 24> <Delay = 0.79>
ST_28 : Operation 1073 [1/1] (0.00ns)   --->   "%indvar3 = phi i4 [ %indvar_next2, %burst.rd.body2136 ], [ 0, %burst.rd.header20.preheader ]" [batch_align2d_hls/align2d.c:138]   --->   Operation 1073 'phi' 'indvar3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1074 [1/1] (0.72ns)   --->   "%exitcond2 = icmp eq i4 %indvar3, -8" [batch_align2d_hls/align2d.c:138]   --->   Operation 1074 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1075 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1075 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1076 [1/1] (0.79ns)   --->   "%indvar_next2 = add i4 %indvar3, 1" [batch_align2d_hls/align2d.c:138]   --->   Operation 1076 'add' 'indvar_next2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1077 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.rd.end19, label %burst.rd.body21" [batch_align2d_hls/align2d.c:138]   --->   Operation 1077 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1078 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.c:138]   --->   Operation 1078 'specregionbegin' 'burstread_rbegin2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_28 : Operation 1079 [1/1] (0.00ns)   --->   "%p_t2 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %indvar3, i32 1, i32 2)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1079 'partselect' 'p_t2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_28 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i4 %indvar3 to i1" [batch_align2d_hls/align2d.c:138]   --->   Operation 1080 'trunc' 'tmp_61' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_28 : Operation 1081 [1/1] (0.72ns)   --->   "switch i2 %p_t2, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [batch_align2d_hls/align2d.c:138]   --->   Operation 1081 'switch' <Predicate = (!exitcond2)> <Delay = 0.72>
ST_28 : Operation 1082 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %branch586, label %branch585" [batch_align2d_hls/align2d.c:138]   --->   Operation 1082 'br' <Predicate = (!exitcond2 & p_t2 == 2)> <Delay = 0.00>
ST_28 : Operation 1083 [1/1] (0.00ns)   --->   "br label %burst.rd.body2136" [batch_align2d_hls/align2d.c:138]   --->   Operation 1083 'br' <Predicate = (!exitcond2 & p_t2 == 2)> <Delay = 0.00>
ST_28 : Operation 1084 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %branch584, label %branch583" [batch_align2d_hls/align2d.c:138]   --->   Operation 1084 'br' <Predicate = (!exitcond2 & p_t2 == 1)> <Delay = 0.00>
ST_28 : Operation 1085 [1/1] (0.00ns)   --->   "br label %burst.rd.body2136" [batch_align2d_hls/align2d.c:138]   --->   Operation 1085 'br' <Predicate = (!exitcond2 & p_t2 == 1)> <Delay = 0.00>
ST_28 : Operation 1086 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %branch582, label %branch581" [batch_align2d_hls/align2d.c:138]   --->   Operation 1086 'br' <Predicate = (!exitcond2 & p_t2 == 0)> <Delay = 0.00>
ST_28 : Operation 1087 [1/1] (0.00ns)   --->   "br label %burst.rd.body2136" [batch_align2d_hls/align2d.c:138]   --->   Operation 1087 'br' <Predicate = (!exitcond2 & p_t2 == 0)> <Delay = 0.00>
ST_28 : Operation 1088 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %branch588, label %branch587" [batch_align2d_hls/align2d.c:138]   --->   Operation 1088 'br' <Predicate = (!exitcond2 & p_t2 == 3)> <Delay = 0.00>
ST_28 : Operation 1089 [1/1] (0.00ns)   --->   "br label %burst.rd.body2136" [batch_align2d_hls/align2d.c:138]   --->   Operation 1089 'br' <Predicate = (!exitcond2 & p_t2 == 3)> <Delay = 0.00>
ST_28 : Operation 1090 [1/1] (0.00ns)   --->   "%burstread_rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [batch_align2d_hls/align2d.c:138]   --->   Operation 1090 'specregionend' 'burstread_rend31' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_28 : Operation 1091 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [batch_align2d_hls/align2d.c:138]   --->   Operation 1091 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 29 <SV = 25> <Delay = 8.75>
ST_29 : Operation 1092 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1092 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1093 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([62 x i8]* @memcpy_OC_batch_alig)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1093 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1094 [1/1] (8.75ns)   --->   "%pos_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:138]   --->   Operation 1094 'read' 'pos_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1095 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_2_0, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 1095 'store' <Predicate = (p_t2 == 2 & !tmp_61)> <Delay = 0.00>
ST_29 : Operation 1096 [1/1] (0.00ns)   --->   "br label %branch61119" [batch_align2d_hls/align2d.c:138]   --->   Operation 1096 'br' <Predicate = (p_t2 == 2 & !tmp_61)> <Delay = 0.00>
ST_29 : Operation 1097 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_2_1, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 1097 'store' <Predicate = (p_t2 == 2 & tmp_61)> <Delay = 0.00>
ST_29 : Operation 1098 [1/1] (0.00ns)   --->   "br label %branch61119" [batch_align2d_hls/align2d.c:138]   --->   Operation 1098 'br' <Predicate = (p_t2 == 2 & tmp_61)> <Delay = 0.00>
ST_29 : Operation 1099 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_1_0, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 1099 'store' <Predicate = (p_t2 == 1 & !tmp_61)> <Delay = 0.00>
ST_29 : Operation 1100 [1/1] (0.00ns)   --->   "br label %branch51114" [batch_align2d_hls/align2d.c:138]   --->   Operation 1100 'br' <Predicate = (p_t2 == 1 & !tmp_61)> <Delay = 0.00>
ST_29 : Operation 1101 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_1_1, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 1101 'store' <Predicate = (p_t2 == 1 & tmp_61)> <Delay = 0.00>
ST_29 : Operation 1102 [1/1] (0.00ns)   --->   "br label %branch51114" [batch_align2d_hls/align2d.c:138]   --->   Operation 1102 'br' <Predicate = (p_t2 == 1 & tmp_61)> <Delay = 0.00>
ST_29 : Operation 1103 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_0_0, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 1103 'store' <Predicate = (p_t2 == 0 & !tmp_61)> <Delay = 0.00>
ST_29 : Operation 1104 [1/1] (0.00ns)   --->   "br label %branch41109" [batch_align2d_hls/align2d.c:138]   --->   Operation 1104 'br' <Predicate = (p_t2 == 0 & !tmp_61)> <Delay = 0.00>
ST_29 : Operation 1105 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_0_1, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 1105 'store' <Predicate = (p_t2 == 0 & tmp_61)> <Delay = 0.00>
ST_29 : Operation 1106 [1/1] (0.00ns)   --->   "br label %branch41109" [batch_align2d_hls/align2d.c:138]   --->   Operation 1106 'br' <Predicate = (p_t2 == 0 & tmp_61)> <Delay = 0.00>
ST_29 : Operation 1107 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_3_0, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 1107 'store' <Predicate = (p_t2 == 3 & !tmp_61)> <Delay = 0.00>
ST_29 : Operation 1108 [1/1] (0.00ns)   --->   "br label %branch71124" [batch_align2d_hls/align2d.c:138]   --->   Operation 1108 'br' <Predicate = (p_t2 == 3 & !tmp_61)> <Delay = 0.00>
ST_29 : Operation 1109 [1/1] (0.00ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_3_1, align 4" [batch_align2d_hls/align2d.c:138]   --->   Operation 1109 'store' <Predicate = (p_t2 == 3 & tmp_61)> <Delay = 0.00>
ST_29 : Operation 1110 [1/1] (0.00ns)   --->   "br label %branch71124" [batch_align2d_hls/align2d.c:138]   --->   Operation 1110 'br' <Predicate = (p_t2 == 3 & tmp_61)> <Delay = 0.00>

State 30 <SV = 25> <Delay = 1.00>
ST_30 : Operation 1111 [1/1] (0.00ns)   --->   "%H_inv_3_0 = alloca float"   --->   Operation 1111 'alloca' 'H_inv_3_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1112 [1/1] (0.00ns)   --->   "%H_inv_3_3 = alloca float"   --->   Operation 1112 'alloca' 'H_inv_3_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1113 [1/1] (0.00ns)   --->   "%H_inv_3_6 = alloca float"   --->   Operation 1113 'alloca' 'H_inv_3_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1114 [1/1] (0.00ns)   --->   "%H_inv_3_3_1 = alloca float"   --->   Operation 1114 'alloca' 'H_inv_3_3_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1115 [1/1] (0.00ns)   --->   "%H_inv_3_4 = alloca float"   --->   Operation 1115 'alloca' 'H_inv_3_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1116 [1/1] (0.00ns)   --->   "%H_inv_3_7 = alloca float"   --->   Operation 1116 'alloca' 'H_inv_3_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1117 [1/1] (0.00ns)   --->   "%H_inv_3_6_1 = alloca float"   --->   Operation 1117 'alloca' 'H_inv_3_6_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1118 [1/1] (0.00ns)   --->   "%H_inv_3_7_1 = alloca float"   --->   Operation 1118 'alloca' 'H_inv_3_7_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1119 [1/1] (0.00ns)   --->   "%H_inv_3_8 = alloca float"   --->   Operation 1119 'alloca' 'H_inv_3_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1120 [1/1] (0.00ns)   --->   "%H_inv_3_0_1 = alloca float"   --->   Operation 1120 'alloca' 'H_inv_3_0_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1121 [1/1] (0.00ns)   --->   "%H_inv_3_3_2 = alloca float"   --->   Operation 1121 'alloca' 'H_inv_3_3_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1122 [1/1] (0.00ns)   --->   "%H_inv_3_6_2 = alloca float"   --->   Operation 1122 'alloca' 'H_inv_3_6_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1123 [1/1] (0.00ns)   --->   "%H_inv_3_3_3 = alloca float"   --->   Operation 1123 'alloca' 'H_inv_3_3_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1124 [1/1] (0.00ns)   --->   "%H_inv_3_4_1 = alloca float"   --->   Operation 1124 'alloca' 'H_inv_3_4_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1125 [1/1] (0.00ns)   --->   "%H_inv_3_7_2 = alloca float"   --->   Operation 1125 'alloca' 'H_inv_3_7_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1126 [1/1] (0.00ns)   --->   "%H_inv_3_6_3 = alloca float"   --->   Operation 1126 'alloca' 'H_inv_3_6_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1127 [1/1] (0.00ns)   --->   "%H_inv_3_7_3 = alloca float"   --->   Operation 1127 'alloca' 'H_inv_3_7_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1128 [1/1] (0.00ns)   --->   "%H_inv_3_8_1 = alloca float"   --->   Operation 1128 'alloca' 'H_inv_3_8_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1129 [1/1] (0.00ns)   --->   "%H_inv_3_0_2 = alloca float"   --->   Operation 1129 'alloca' 'H_inv_3_0_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1130 [1/1] (0.00ns)   --->   "%H_inv_3_3_4 = alloca float"   --->   Operation 1130 'alloca' 'H_inv_3_3_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1131 [1/1] (0.00ns)   --->   "%H_inv_3_6_4 = alloca float"   --->   Operation 1131 'alloca' 'H_inv_3_6_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1132 [1/1] (0.00ns)   --->   "%H_inv_3_3_5 = alloca float"   --->   Operation 1132 'alloca' 'H_inv_3_3_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1133 [1/1] (0.00ns)   --->   "%H_inv_3_4_2 = alloca float"   --->   Operation 1133 'alloca' 'H_inv_3_4_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1134 [1/1] (0.00ns)   --->   "%H_inv_3_7_4 = alloca float"   --->   Operation 1134 'alloca' 'H_inv_3_7_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1135 [1/1] (0.00ns)   --->   "%H_inv_3_6_5 = alloca float"   --->   Operation 1135 'alloca' 'H_inv_3_6_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1136 [1/1] (0.00ns)   --->   "%H_inv_3_7_5 = alloca float"   --->   Operation 1136 'alloca' 'H_inv_3_7_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1137 [1/1] (0.00ns)   --->   "%H_inv_3_8_2 = alloca float"   --->   Operation 1137 'alloca' 'H_inv_3_8_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1138 [1/1] (0.00ns)   --->   "%H_inv_3_0_3 = alloca float"   --->   Operation 1138 'alloca' 'H_inv_3_0_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1139 [1/1] (0.00ns)   --->   "%H_inv_3_3_6 = alloca float"   --->   Operation 1139 'alloca' 'H_inv_3_3_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1140 [1/1] (0.00ns)   --->   "%H_inv_3_6_6 = alloca float"   --->   Operation 1140 'alloca' 'H_inv_3_6_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1141 [1/1] (0.00ns)   --->   "%H_inv_3_3_7 = alloca float"   --->   Operation 1141 'alloca' 'H_inv_3_3_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1142 [1/1] (0.00ns)   --->   "%H_inv_3_4_3 = alloca float"   --->   Operation 1142 'alloca' 'H_inv_3_4_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1143 [1/1] (0.00ns)   --->   "%H_inv_3_7_6 = alloca float"   --->   Operation 1143 'alloca' 'H_inv_3_7_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1144 [1/1] (0.00ns)   --->   "%H_inv_3_6_7 = alloca float"   --->   Operation 1144 'alloca' 'H_inv_3_6_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1145 [1/1] (0.00ns)   --->   "%H_inv_3_7_7 = alloca float"   --->   Operation 1145 'alloca' 'H_inv_3_7_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1146 [1/1] (0.00ns)   --->   "%H_inv_3_8_3 = alloca float"   --->   Operation 1146 'alloca' 'H_inv_3_8_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1147 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i64P(i64* %converged, i64 0)" [batch_align2d_hls/align2d.c:141]   --->   Operation 1147 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_30 : Operation 1148 [1/1] (0.65ns)   --->   "br label %1" [batch_align2d_hls/align2d.c:151]   --->   Operation 1148 'br' <Predicate = true> <Delay = 0.65>

State 31 <SV = 26> <Delay = 8.75>
ST_31 : Operation 1149 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %burst.rd.end19 ], [ %k_1, %compute_inverse_hessian.exit424854606672788490 ]"   --->   Operation 1149 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1150 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %k, -4" [batch_align2d_hls/align2d.c:151]   --->   Operation 1150 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1151 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 1151 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1152 [1/1] (0.67ns)   --->   "%k_1 = add i3 %k, 1" [batch_align2d_hls/align2d.c:151]   --->   Operation 1152 'add' 'k_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1153 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.wr.header.preheader, label %.preheader" [batch_align2d_hls/align2d.c:151]   --->   Operation 1153 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [batch_align2d_hls/align2d.c:151]   --->   Operation 1154 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_31 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [batch_align2d_hls/align2d.c:151]   --->   Operation 1155 'specregionbegin' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_31 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_7 = zext i3 %k to i64" [batch_align2d_hls/align2d.c:157]   --->   Operation 1156 'zext' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_31 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i3 %k to i2" [batch_align2d_hls/align2d.c:157]   --->   Operation 1157 'trunc' 'tmp_80' <Predicate = (!exitcond)> <Delay = 0.00>
ST_31 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_8 = zext i2 %tmp_80 to i9" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1158 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_31 : Operation 1159 [1/1] (1.65ns)   --->   "%tmp_9 = mul i9 100, %tmp_8" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1159 'mul' 'tmp_9' <Predicate = (!exitcond)> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1160 [1/1] (0.65ns)   --->   "br label %2" [batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157]   --->   Operation 1160 'br' <Predicate = (!exitcond)> <Delay = 0.65>
ST_31 : Operation 1161 [1/1] (8.75ns)   --->   "%debug_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %debug_addr, i32 36)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1161 'writereq' 'debug_addr_wr_req' <Predicate = (exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1162 [1/1] (0.65ns)   --->   "br label %burst.wr.header" [batch_align2d_hls/align2d.c:177]   --->   Operation 1162 'br' <Predicate = (exitcond)> <Delay = 0.65>

State 32 <SV = 27> <Delay = 4.67>
ST_32 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_2 = phi float [ %tmp_78, %branch44 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:44->batch_align2d_hls/align2d.c:157]   --->   Operation 1163 'phi' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_s = phi float [ %tmp_77, %branch44 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157]   --->   Operation 1164 'phi' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_4 = phi float [ %tmp_75, %branch44 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:42->batch_align2d_hls/align2d.c:157]   --->   Operation 1165 'phi' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_5 = phi float [ %tmp_74, %branch44 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157]   --->   Operation 1166 'phi' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_10 = phi float [ %tmp_72, %branch44 ], [ 0.000000e+00, %.preheader ]" [batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157]   --->   Operation 1167 'phi' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1168 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ %i, %branch44 ], [ 0, %.preheader ]"   --->   Operation 1168 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1169 [1/1] (0.81ns)   --->   "%exitcond_i = icmp eq i7 %i_0_i, -64" [batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157]   --->   Operation 1169 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1170 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 1170 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1171 [1/1] (0.77ns)   --->   "%i = add i7 %i_0_i, 1" [batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157]   --->   Operation 1171 'add' 'i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1172 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %compute_inverse_hessian.exit, label %branch44" [batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157]   --->   Operation 1172 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i7 %i_0_i to i3" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1173 'trunc' 'tmp_83' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_79 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %i_0_i, i32 3, i32 5)" [batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157]   --->   Operation 1174 'partselect' 'tmp_79' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_36 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_79, i1 false)" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1175 'bitconcatenate' 'tmp_36' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i4 %tmp_36 to i7" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1176 'zext' 'tmp_47_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_79, i3 0)" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1177 'bitconcatenate' 'tmp_37' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i6 %tmp_37 to i7" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1178 'zext' 'tmp_51_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1179 [1/1] (0.78ns)   --->   "%tmp_38 = add i7 %tmp_51_cast, %tmp_47_cast" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1179 'add' 'tmp_38' <Predicate = (!exitcond_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node tmp_77_t)   --->   "%tmp_60_cast1 = zext i3 %tmp_83 to i7" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1180 'zext' 'tmp_60_cast1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i3 %tmp_83 to i5" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1181 'zext' 'tmp_60_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1182 [1/1] (0.78ns)   --->   "%tmp13 = add i5 12, %tmp_60_cast" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1182 'add' 'tmp13' <Predicate = (!exitcond_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp37_cast = zext i5 %tmp13 to i7" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1183 'zext' 'tmp37_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1184 [1/1] (0.77ns)   --->   "%tmp_62_t = add i7 %tmp_38, %tmp37_cast" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1184 'add' 'tmp_62_t' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_39 = zext i7 %tmp_62_t to i9" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1185 'zext' 'tmp_39' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1186 [1/1] (0.77ns)   --->   "%tmp_40 = add i9 %tmp_39, %tmp_9" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1186 'add' 'tmp_40' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1187 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_700 = load i8* @ref_patch_with_borde_403, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1187 'load' 'ref_patch_with_borde_700' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1188 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_701 = load i8* @ref_patch_with_borde_404, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1188 'load' 'ref_patch_with_borde_701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1189 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_702 = load i8* @ref_patch_with_borde_405, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1189 'load' 'ref_patch_with_borde_702' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1190 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_703 = load i8* @ref_patch_with_borde_406, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1190 'load' 'ref_patch_with_borde_703' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1191 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_704 = load i8* @ref_patch_with_borde_407, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1191 'load' 'ref_patch_with_borde_704' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1192 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_705 = load i8* @ref_patch_with_borde_408, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1192 'load' 'ref_patch_with_borde_705' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1193 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_706 = load i8* @ref_patch_with_borde_409, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1193 'load' 'ref_patch_with_borde_706' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1194 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_707 = load i8* @ref_patch_with_borde_410, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1194 'load' 'ref_patch_with_borde_707' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1195 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_708 = load i8* @ref_patch_with_borde_412, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1195 'load' 'ref_patch_with_borde_708' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1196 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_709 = load i8* @ref_patch_with_borde_413, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1196 'load' 'ref_patch_with_borde_709' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1197 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_710 = load i8* @ref_patch_with_borde_414, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1197 'load' 'ref_patch_with_borde_710' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1198 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_711 = load i8* @ref_patch_with_borde_415, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1198 'load' 'ref_patch_with_borde_711' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1199 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_712 = load i8* @ref_patch_with_borde_416, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1199 'load' 'ref_patch_with_borde_712' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1200 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_713 = load i8* @ref_patch_with_borde_417, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1200 'load' 'ref_patch_with_borde_713' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1201 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_714 = load i8* @ref_patch_with_borde_418, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1201 'load' 'ref_patch_with_borde_714' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1202 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_715 = load i8* @ref_patch_with_borde_419, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1202 'load' 'ref_patch_with_borde_715' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1203 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_716 = load i8* @ref_patch_with_borde_420, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1203 'load' 'ref_patch_with_borde_716' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1204 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_717 = load i8* @ref_patch_with_borde_421, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1204 'load' 'ref_patch_with_borde_717' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1205 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_718 = load i8* @ref_patch_with_borde_423, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1205 'load' 'ref_patch_with_borde_718' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1206 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_719 = load i8* @ref_patch_with_borde_424, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1206 'load' 'ref_patch_with_borde_719' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1207 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_720 = load i8* @ref_patch_with_borde_425, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1207 'load' 'ref_patch_with_borde_720' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1208 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_721 = load i8* @ref_patch_with_borde_426, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1208 'load' 'ref_patch_with_borde_721' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1209 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_722 = load i8* @ref_patch_with_borde_427, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1209 'load' 'ref_patch_with_borde_722' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1210 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_723 = load i8* @ref_patch_with_borde_428, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1210 'load' 'ref_patch_with_borde_723' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1211 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_724 = load i8* @ref_patch_with_borde_429, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1211 'load' 'ref_patch_with_borde_724' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1212 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_725 = load i8* @ref_patch_with_borde_430, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1212 'load' 'ref_patch_with_borde_725' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1213 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_726 = load i8* @ref_patch_with_borde_431, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1213 'load' 'ref_patch_with_borde_726' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1214 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_727 = load i8* @ref_patch_with_borde_432, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1214 'load' 'ref_patch_with_borde_727' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1215 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_728 = load i8* @ref_patch_with_borde_434, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1215 'load' 'ref_patch_with_borde_728' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1216 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_729 = load i8* @ref_patch_with_borde_435, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1216 'load' 'ref_patch_with_borde_729' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1217 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_730 = load i8* @ref_patch_with_borde_436, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1217 'load' 'ref_patch_with_borde_730' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1218 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_731 = load i8* @ref_patch_with_borde_437, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1218 'load' 'ref_patch_with_borde_731' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1219 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_732 = load i8* @ref_patch_with_borde_438, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1219 'load' 'ref_patch_with_borde_732' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1220 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_733 = load i8* @ref_patch_with_borde_439, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1220 'load' 'ref_patch_with_borde_733' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1221 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_734 = load i8* @ref_patch_with_borde_440, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1221 'load' 'ref_patch_with_borde_734' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1222 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_735 = load i8* @ref_patch_with_borde_441, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1222 'load' 'ref_patch_with_borde_735' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1223 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_736 = load i8* @ref_patch_with_borde_442, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1223 'load' 'ref_patch_with_borde_736' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1224 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_737 = load i8* @ref_patch_with_borde_443, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1224 'load' 'ref_patch_with_borde_737' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1225 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_738 = load i8* @ref_patch_with_borde_445, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1225 'load' 'ref_patch_with_borde_738' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1226 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_739 = load i8* @ref_patch_with_borde_446, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1226 'load' 'ref_patch_with_borde_739' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1227 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_740 = load i8* @ref_patch_with_borde_447, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1227 'load' 'ref_patch_with_borde_740' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1228 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_741 = load i8* @ref_patch_with_borde_448, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1228 'load' 'ref_patch_with_borde_741' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1229 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_742 = load i8* @ref_patch_with_borde_449, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1229 'load' 'ref_patch_with_borde_742' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1230 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_743 = load i8* @ref_patch_with_borde_450, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1230 'load' 'ref_patch_with_borde_743' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1231 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_744 = load i8* @ref_patch_with_borde_451, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1231 'load' 'ref_patch_with_borde_744' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1232 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_745 = load i8* @ref_patch_with_borde_452, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1232 'load' 'ref_patch_with_borde_745' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1233 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_746 = load i8* @ref_patch_with_borde_453, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1233 'load' 'ref_patch_with_borde_746' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1234 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_747 = load i8* @ref_patch_with_borde_454, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1234 'load' 'ref_patch_with_borde_747' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1235 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_748 = load i8* @ref_patch_with_borde_456, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1235 'load' 'ref_patch_with_borde_748' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1236 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_749 = load i8* @ref_patch_with_borde_457, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1236 'load' 'ref_patch_with_borde_749' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1237 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_750 = load i8* @ref_patch_with_borde_458, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1237 'load' 'ref_patch_with_borde_750' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1238 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_751 = load i8* @ref_patch_with_borde_459, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1238 'load' 'ref_patch_with_borde_751' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1239 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_752 = load i8* @ref_patch_with_borde_460, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1239 'load' 'ref_patch_with_borde_752' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1240 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_753 = load i8* @ref_patch_with_borde_461, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1240 'load' 'ref_patch_with_borde_753' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1241 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_754 = load i8* @ref_patch_with_borde_462, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1241 'load' 'ref_patch_with_borde_754' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1242 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_755 = load i8* @ref_patch_with_borde_463, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1242 'load' 'ref_patch_with_borde_755' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1243 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_756 = load i8* @ref_patch_with_borde_464, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1243 'load' 'ref_patch_with_borde_756' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1244 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_757 = load i8* @ref_patch_with_borde_465, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1244 'load' 'ref_patch_with_borde_757' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1245 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_758 = load i8* @ref_patch_with_borde_467, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1245 'load' 'ref_patch_with_borde_758' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1246 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_759 = load i8* @ref_patch_with_borde_468, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1246 'load' 'ref_patch_with_borde_759' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1247 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_760 = load i8* @ref_patch_with_borde_469, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1247 'load' 'ref_patch_with_borde_760' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1248 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_761 = load i8* @ref_patch_with_borde_470, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1248 'load' 'ref_patch_with_borde_761' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1249 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_762 = load i8* @ref_patch_with_borde_471, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1249 'load' 'ref_patch_with_borde_762' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1250 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_763 = load i8* @ref_patch_with_borde_472, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1250 'load' 'ref_patch_with_borde_763' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1251 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_764 = load i8* @ref_patch_with_borde_473, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1251 'load' 'ref_patch_with_borde_764' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1252 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_765 = load i8* @ref_patch_with_borde_474, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1252 'load' 'ref_patch_with_borde_765' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1253 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_766 = load i8* @ref_patch_with_borde_475, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1253 'load' 'ref_patch_with_borde_766' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1254 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_767 = load i8* @ref_patch_with_borde_476, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1254 'load' 'ref_patch_with_borde_767' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1255 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_768 = load i8* @ref_patch_with_borde_478, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1255 'load' 'ref_patch_with_borde_768' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1256 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_769 = load i8* @ref_patch_with_borde_479, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1256 'load' 'ref_patch_with_borde_769' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1257 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_770 = load i8* @ref_patch_with_borde_480, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1257 'load' 'ref_patch_with_borde_770' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1258 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_771 = load i8* @ref_patch_with_borde_481, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1258 'load' 'ref_patch_with_borde_771' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1259 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_772 = load i8* @ref_patch_with_borde_482, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1259 'load' 'ref_patch_with_borde_772' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1260 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_773 = load i8* @ref_patch_with_borde_483, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1260 'load' 'ref_patch_with_borde_773' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1261 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_774 = load i8* @ref_patch_with_borde_484, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1261 'load' 'ref_patch_with_borde_774' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1262 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_775 = load i8* @ref_patch_with_borde_485, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1262 'load' 'ref_patch_with_borde_775' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1263 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_776 = load i8* @ref_patch_with_borde_486, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1263 'load' 'ref_patch_with_borde_776' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1264 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_777 = load i8* @ref_patch_with_borde_487, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1264 'load' 'ref_patch_with_borde_777' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1265 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_778 = load i8* @ref_patch_with_borde_503, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1265 'load' 'ref_patch_with_borde_778' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1266 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_779 = load i8* @ref_patch_with_borde_504, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1266 'load' 'ref_patch_with_borde_779' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1267 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_780 = load i8* @ref_patch_with_borde_505, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1267 'load' 'ref_patch_with_borde_780' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1268 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_781 = load i8* @ref_patch_with_borde_506, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1268 'load' 'ref_patch_with_borde_781' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1269 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_782 = load i8* @ref_patch_with_borde_507, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1269 'load' 'ref_patch_with_borde_782' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1270 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_783 = load i8* @ref_patch_with_borde_508, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1270 'load' 'ref_patch_with_borde_783' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1271 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_784 = load i8* @ref_patch_with_borde_509, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1271 'load' 'ref_patch_with_borde_784' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1272 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_785 = load i8* @ref_patch_with_borde_510, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1272 'load' 'ref_patch_with_borde_785' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1273 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_786 = load i8* @ref_patch_with_borde_512, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1273 'load' 'ref_patch_with_borde_786' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1274 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_787 = load i8* @ref_patch_with_borde_513, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1274 'load' 'ref_patch_with_borde_787' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1275 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_788 = load i8* @ref_patch_with_borde_514, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1275 'load' 'ref_patch_with_borde_788' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1276 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_789 = load i8* @ref_patch_with_borde_515, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1276 'load' 'ref_patch_with_borde_789' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1277 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_790 = load i8* @ref_patch_with_borde_516, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1277 'load' 'ref_patch_with_borde_790' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1278 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_791 = load i8* @ref_patch_with_borde_517, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1278 'load' 'ref_patch_with_borde_791' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1279 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_792 = load i8* @ref_patch_with_borde_518, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1279 'load' 'ref_patch_with_borde_792' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1280 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_793 = load i8* @ref_patch_with_borde_519, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1280 'load' 'ref_patch_with_borde_793' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1281 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_794 = load i8* @ref_patch_with_borde_520, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1281 'load' 'ref_patch_with_borde_794' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1282 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_795 = load i8* @ref_patch_with_borde_521, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1282 'load' 'ref_patch_with_borde_795' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1283 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_796 = load i8* @ref_patch_with_borde_523, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1283 'load' 'ref_patch_with_borde_796' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1284 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_797 = load i8* @ref_patch_with_borde_524, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1284 'load' 'ref_patch_with_borde_797' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1285 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_798 = load i8* @ref_patch_with_borde_525, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1285 'load' 'ref_patch_with_borde_798' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1286 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_799 = load i8* @ref_patch_with_borde_526, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1286 'load' 'ref_patch_with_borde_799' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1287 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_800 = load i8* @ref_patch_with_borde_527, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1287 'load' 'ref_patch_with_borde_800' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1288 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_801 = load i8* @ref_patch_with_borde_528, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1288 'load' 'ref_patch_with_borde_801' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1289 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_802 = load i8* @ref_patch_with_borde_529, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1289 'load' 'ref_patch_with_borde_802' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1290 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_803 = load i8* @ref_patch_with_borde_530, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1290 'load' 'ref_patch_with_borde_803' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1291 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_804 = load i8* @ref_patch_with_borde_531, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1291 'load' 'ref_patch_with_borde_804' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1292 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_805 = load i8* @ref_patch_with_borde_532, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1292 'load' 'ref_patch_with_borde_805' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1293 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_806 = load i8* @ref_patch_with_borde_534, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1293 'load' 'ref_patch_with_borde_806' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1294 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_807 = load i8* @ref_patch_with_borde_535, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1294 'load' 'ref_patch_with_borde_807' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1295 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_808 = load i8* @ref_patch_with_borde_536, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1295 'load' 'ref_patch_with_borde_808' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1296 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_809 = load i8* @ref_patch_with_borde_537, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1296 'load' 'ref_patch_with_borde_809' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1297 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_810 = load i8* @ref_patch_with_borde_538, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1297 'load' 'ref_patch_with_borde_810' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1298 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_811 = load i8* @ref_patch_with_borde_539, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1298 'load' 'ref_patch_with_borde_811' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1299 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_812 = load i8* @ref_patch_with_borde_540, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1299 'load' 'ref_patch_with_borde_812' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1300 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_813 = load i8* @ref_patch_with_borde_541, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1300 'load' 'ref_patch_with_borde_813' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1301 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_814 = load i8* @ref_patch_with_borde_542, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1301 'load' 'ref_patch_with_borde_814' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1302 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_815 = load i8* @ref_patch_with_borde_543, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1302 'load' 'ref_patch_with_borde_815' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1303 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_816 = load i8* @ref_patch_with_borde_545, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1303 'load' 'ref_patch_with_borde_816' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1304 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_817 = load i8* @ref_patch_with_borde_546, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1304 'load' 'ref_patch_with_borde_817' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1305 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_818 = load i8* @ref_patch_with_borde_547, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1305 'load' 'ref_patch_with_borde_818' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1306 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_819 = load i8* @ref_patch_with_borde_548, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1306 'load' 'ref_patch_with_borde_819' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1307 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_820 = load i8* @ref_patch_with_borde_549, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1307 'load' 'ref_patch_with_borde_820' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1308 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_821 = load i8* @ref_patch_with_borde_550, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1308 'load' 'ref_patch_with_borde_821' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1309 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_822 = load i8* @ref_patch_with_borde_551, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1309 'load' 'ref_patch_with_borde_822' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1310 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_823 = load i8* @ref_patch_with_borde_552, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1310 'load' 'ref_patch_with_borde_823' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1311 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_824 = load i8* @ref_patch_with_borde_553, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1311 'load' 'ref_patch_with_borde_824' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1312 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_825 = load i8* @ref_patch_with_borde_554, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1312 'load' 'ref_patch_with_borde_825' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1313 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_826 = load i8* @ref_patch_with_borde_556, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1313 'load' 'ref_patch_with_borde_826' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1314 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_827 = load i8* @ref_patch_with_borde_557, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1314 'load' 'ref_patch_with_borde_827' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1315 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_828 = load i8* @ref_patch_with_borde_558, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1315 'load' 'ref_patch_with_borde_828' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1316 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_829 = load i8* @ref_patch_with_borde_559, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1316 'load' 'ref_patch_with_borde_829' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1317 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_830 = load i8* @ref_patch_with_borde_560, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1317 'load' 'ref_patch_with_borde_830' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1318 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_831 = load i8* @ref_patch_with_borde_561, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1318 'load' 'ref_patch_with_borde_831' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1319 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_832 = load i8* @ref_patch_with_borde_562, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1319 'load' 'ref_patch_with_borde_832' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1320 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_833 = load i8* @ref_patch_with_borde_563, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1320 'load' 'ref_patch_with_borde_833' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1321 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_834 = load i8* @ref_patch_with_borde_564, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1321 'load' 'ref_patch_with_borde_834' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1322 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_835 = load i8* @ref_patch_with_borde_565, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1322 'load' 'ref_patch_with_borde_835' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1323 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_836 = load i8* @ref_patch_with_borde_567, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1323 'load' 'ref_patch_with_borde_836' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1324 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_837 = load i8* @ref_patch_with_borde_568, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1324 'load' 'ref_patch_with_borde_837' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1325 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_838 = load i8* @ref_patch_with_borde_569, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1325 'load' 'ref_patch_with_borde_838' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1326 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_839 = load i8* @ref_patch_with_borde_570, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1326 'load' 'ref_patch_with_borde_839' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1327 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_840 = load i8* @ref_patch_with_borde_571, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1327 'load' 'ref_patch_with_borde_840' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1328 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_841 = load i8* @ref_patch_with_borde_572, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1328 'load' 'ref_patch_with_borde_841' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1329 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_842 = load i8* @ref_patch_with_borde_573, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1329 'load' 'ref_patch_with_borde_842' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1330 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_843 = load i8* @ref_patch_with_borde_574, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1330 'load' 'ref_patch_with_borde_843' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1331 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_844 = load i8* @ref_patch_with_borde_575, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1331 'load' 'ref_patch_with_borde_844' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1332 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_845 = load i8* @ref_patch_with_borde_576, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1332 'load' 'ref_patch_with_borde_845' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1333 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_846 = load i8* @ref_patch_with_borde_578, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1333 'load' 'ref_patch_with_borde_846' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1334 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_847 = load i8* @ref_patch_with_borde_579, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1334 'load' 'ref_patch_with_borde_847' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1335 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_848 = load i8* @ref_patch_with_borde_580, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1335 'load' 'ref_patch_with_borde_848' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1336 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_849 = load i8* @ref_patch_with_borde_581, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1336 'load' 'ref_patch_with_borde_849' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1337 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_850 = load i8* @ref_patch_with_borde_582, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1337 'load' 'ref_patch_with_borde_850' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1338 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_851 = load i8* @ref_patch_with_borde_583, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1338 'load' 'ref_patch_with_borde_851' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1339 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_852 = load i8* @ref_patch_with_borde_584, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1339 'load' 'ref_patch_with_borde_852' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1340 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_853 = load i8* @ref_patch_with_borde_585, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1340 'load' 'ref_patch_with_borde_853' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1341 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_854 = load i8* @ref_patch_with_borde_586, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1341 'load' 'ref_patch_with_borde_854' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1342 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_855 = load i8* @ref_patch_with_borde_587, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1342 'load' 'ref_patch_with_borde_855' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1343 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_856 = load i8* @ref_patch_with_borde_603, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1343 'load' 'ref_patch_with_borde_856' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1344 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_857 = load i8* @ref_patch_with_borde_604, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1344 'load' 'ref_patch_with_borde_857' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1345 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_858 = load i8* @ref_patch_with_borde_605, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1345 'load' 'ref_patch_with_borde_858' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1346 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_859 = load i8* @ref_patch_with_borde_606, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1346 'load' 'ref_patch_with_borde_859' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1347 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_860 = load i8* @ref_patch_with_borde_607, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1347 'load' 'ref_patch_with_borde_860' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1348 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_861 = load i8* @ref_patch_with_borde_608, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1348 'load' 'ref_patch_with_borde_861' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1349 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_862 = load i8* @ref_patch_with_borde_609, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1349 'load' 'ref_patch_with_borde_862' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1350 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_863 = load i8* @ref_patch_with_borde_610, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1350 'load' 'ref_patch_with_borde_863' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1351 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_864 = load i8* @ref_patch_with_borde_612, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1351 'load' 'ref_patch_with_borde_864' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1352 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_865 = load i8* @ref_patch_with_borde_613, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1352 'load' 'ref_patch_with_borde_865' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1353 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_866 = load i8* @ref_patch_with_borde_614, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1353 'load' 'ref_patch_with_borde_866' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1354 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_867 = load i8* @ref_patch_with_borde_615, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1354 'load' 'ref_patch_with_borde_867' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1355 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_868 = load i8* @ref_patch_with_borde_616, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1355 'load' 'ref_patch_with_borde_868' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1356 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_869 = load i8* @ref_patch_with_borde_617, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1356 'load' 'ref_patch_with_borde_869' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1357 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_870 = load i8* @ref_patch_with_borde_618, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1357 'load' 'ref_patch_with_borde_870' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1358 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_871 = load i8* @ref_patch_with_borde_619, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1358 'load' 'ref_patch_with_borde_871' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1359 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_872 = load i8* @ref_patch_with_borde_620, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1359 'load' 'ref_patch_with_borde_872' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1360 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_873 = load i8* @ref_patch_with_borde_621, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1360 'load' 'ref_patch_with_borde_873' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1361 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_874 = load i8* @ref_patch_with_borde_623, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1361 'load' 'ref_patch_with_borde_874' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1362 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_875 = load i8* @ref_patch_with_borde_624, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1362 'load' 'ref_patch_with_borde_875' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1363 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_876 = load i8* @ref_patch_with_borde_625, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1363 'load' 'ref_patch_with_borde_876' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1364 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_877 = load i8* @ref_patch_with_borde_626, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1364 'load' 'ref_patch_with_borde_877' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1365 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_878 = load i8* @ref_patch_with_borde_627, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1365 'load' 'ref_patch_with_borde_878' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1366 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_879 = load i8* @ref_patch_with_borde_628, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1366 'load' 'ref_patch_with_borde_879' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1367 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_880 = load i8* @ref_patch_with_borde_629, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1367 'load' 'ref_patch_with_borde_880' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1368 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_881 = load i8* @ref_patch_with_borde_630, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1368 'load' 'ref_patch_with_borde_881' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1369 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_882 = load i8* @ref_patch_with_borde_631, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1369 'load' 'ref_patch_with_borde_882' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1370 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_883 = load i8* @ref_patch_with_borde_632, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1370 'load' 'ref_patch_with_borde_883' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1371 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_884 = load i8* @ref_patch_with_borde_634, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1371 'load' 'ref_patch_with_borde_884' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1372 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_885 = load i8* @ref_patch_with_borde_635, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1372 'load' 'ref_patch_with_borde_885' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1373 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_886 = load i8* @ref_patch_with_borde_636, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1373 'load' 'ref_patch_with_borde_886' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1374 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_887 = load i8* @ref_patch_with_borde_637, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1374 'load' 'ref_patch_with_borde_887' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1375 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_888 = load i8* @ref_patch_with_borde_638, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1375 'load' 'ref_patch_with_borde_888' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1376 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_889 = load i8* @ref_patch_with_borde_639, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1376 'load' 'ref_patch_with_borde_889' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1377 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_890 = load i8* @ref_patch_with_borde_640, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1377 'load' 'ref_patch_with_borde_890' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1378 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_891 = load i8* @ref_patch_with_borde_641, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1378 'load' 'ref_patch_with_borde_891' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1379 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_892 = load i8* @ref_patch_with_borde_642, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1379 'load' 'ref_patch_with_borde_892' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1380 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_893 = load i8* @ref_patch_with_borde_643, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1380 'load' 'ref_patch_with_borde_893' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1381 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_894 = load i8* @ref_patch_with_borde_645, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1381 'load' 'ref_patch_with_borde_894' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1382 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_895 = load i8* @ref_patch_with_borde_646, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1382 'load' 'ref_patch_with_borde_895' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1383 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_896 = load i8* @ref_patch_with_borde_647, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1383 'load' 'ref_patch_with_borde_896' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1384 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_897 = load i8* @ref_patch_with_borde_648, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1384 'load' 'ref_patch_with_borde_897' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1385 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_898 = load i8* @ref_patch_with_borde_649, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1385 'load' 'ref_patch_with_borde_898' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1386 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_899 = load i8* @ref_patch_with_borde_650, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1386 'load' 'ref_patch_with_borde_899' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1387 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_900 = load i8* @ref_patch_with_borde_651, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1387 'load' 'ref_patch_with_borde_900' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1388 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_901 = load i8* @ref_patch_with_borde_652, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1388 'load' 'ref_patch_with_borde_901' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1389 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_902 = load i8* @ref_patch_with_borde_653, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1389 'load' 'ref_patch_with_borde_902' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1390 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_903 = load i8* @ref_patch_with_borde_654, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1390 'load' 'ref_patch_with_borde_903' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1391 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_904 = load i8* @ref_patch_with_borde_656, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1391 'load' 'ref_patch_with_borde_904' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1392 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_905 = load i8* @ref_patch_with_borde_657, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1392 'load' 'ref_patch_with_borde_905' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1393 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_906 = load i8* @ref_patch_with_borde_658, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1393 'load' 'ref_patch_with_borde_906' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1394 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_907 = load i8* @ref_patch_with_borde_659, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1394 'load' 'ref_patch_with_borde_907' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1395 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_908 = load i8* @ref_patch_with_borde_660, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1395 'load' 'ref_patch_with_borde_908' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1396 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_909 = load i8* @ref_patch_with_borde_661, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1396 'load' 'ref_patch_with_borde_909' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1397 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_910 = load i8* @ref_patch_with_borde_662, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1397 'load' 'ref_patch_with_borde_910' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1398 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_911 = load i8* @ref_patch_with_borde_663, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1398 'load' 'ref_patch_with_borde_911' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1399 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_912 = load i8* @ref_patch_with_borde_664, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1399 'load' 'ref_patch_with_borde_912' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1400 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_913 = load i8* @ref_patch_with_borde_665, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1400 'load' 'ref_patch_with_borde_913' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1401 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_914 = load i8* @ref_patch_with_borde_667, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1401 'load' 'ref_patch_with_borde_914' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1402 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_915 = load i8* @ref_patch_with_borde_668, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1402 'load' 'ref_patch_with_borde_915' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1403 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_916 = load i8* @ref_patch_with_borde_669, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1403 'load' 'ref_patch_with_borde_916' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1404 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_917 = load i8* @ref_patch_with_borde_670, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1404 'load' 'ref_patch_with_borde_917' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1405 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_918 = load i8* @ref_patch_with_borde_671, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1405 'load' 'ref_patch_with_borde_918' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1406 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_919 = load i8* @ref_patch_with_borde_672, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1406 'load' 'ref_patch_with_borde_919' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1407 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_920 = load i8* @ref_patch_with_borde_673, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1407 'load' 'ref_patch_with_borde_920' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1408 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_921 = load i8* @ref_patch_with_borde_674, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1408 'load' 'ref_patch_with_borde_921' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1409 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_922 = load i8* @ref_patch_with_borde_675, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1409 'load' 'ref_patch_with_borde_922' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1410 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_923 = load i8* @ref_patch_with_borde_676, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1410 'load' 'ref_patch_with_borde_923' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1411 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_924 = load i8* @ref_patch_with_borde_678, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1411 'load' 'ref_patch_with_borde_924' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1412 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_925 = load i8* @ref_patch_with_borde_679, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1412 'load' 'ref_patch_with_borde_925' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1413 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_926 = load i8* @ref_patch_with_borde_680, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1413 'load' 'ref_patch_with_borde_926' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1414 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_927 = load i8* @ref_patch_with_borde_681, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1414 'load' 'ref_patch_with_borde_927' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1415 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_928 = load i8* @ref_patch_with_borde_682, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1415 'load' 'ref_patch_with_borde_928' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1416 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_929 = load i8* @ref_patch_with_borde_683, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1416 'load' 'ref_patch_with_borde_929' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1417 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_930 = load i8* @ref_patch_with_borde_684, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1417 'load' 'ref_patch_with_borde_930' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1418 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_931 = load i8* @ref_patch_with_borde_685, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1418 'load' 'ref_patch_with_borde_931' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1419 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_932 = load i8* @ref_patch_with_borde_686, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1419 'load' 'ref_patch_with_borde_932' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1420 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_933 = load i8* @ref_patch_with_borde_687, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1420 'load' 'ref_patch_with_borde_933' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1421 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_934 = load i8* @ref_patch_with_borde_95, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1421 'load' 'ref_patch_with_borde_934' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1422 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_935 = load i8* @ref_patch_with_borde_94, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1422 'load' 'ref_patch_with_borde_935' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1423 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_936 = load i8* @ref_patch_with_borde_93, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1423 'load' 'ref_patch_with_borde_936' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1424 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_937 = load i8* @ref_patch_with_borde_92, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1424 'load' 'ref_patch_with_borde_937' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1425 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_938 = load i8* @ref_patch_with_borde_91, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1425 'load' 'ref_patch_with_borde_938' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1426 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_939 = load i8* @ref_patch_with_borde_90, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1426 'load' 'ref_patch_with_borde_939' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1427 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_940 = load i8* @ref_patch_with_borde_89, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1427 'load' 'ref_patch_with_borde_940' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1428 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_941 = load i8* @ref_patch_with_borde_88, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1428 'load' 'ref_patch_with_borde_941' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1429 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_942 = load i8* @ref_patch_with_borde_86, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1429 'load' 'ref_patch_with_borde_942' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1430 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_943 = load i8* @ref_patch_with_borde_85, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1430 'load' 'ref_patch_with_borde_943' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1431 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_944 = load i8* @ref_patch_with_borde_84, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1431 'load' 'ref_patch_with_borde_944' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1432 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_945 = load i8* @ref_patch_with_borde_83, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1432 'load' 'ref_patch_with_borde_945' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1433 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_946 = load i8* @ref_patch_with_borde_82, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1433 'load' 'ref_patch_with_borde_946' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1434 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_947 = load i8* @ref_patch_with_borde_81, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1434 'load' 'ref_patch_with_borde_947' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1435 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_948 = load i8* @ref_patch_with_borde_80, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1435 'load' 'ref_patch_with_borde_948' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1436 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_949 = load i8* @ref_patch_with_borde_79, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1436 'load' 'ref_patch_with_borde_949' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1437 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_950 = load i8* @ref_patch_with_borde_78, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1437 'load' 'ref_patch_with_borde_950' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1438 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_951 = load i8* @ref_patch_with_borde_77, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1438 'load' 'ref_patch_with_borde_951' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1439 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_952 = load i8* @ref_patch_with_borde_75, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1439 'load' 'ref_patch_with_borde_952' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1440 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_953 = load i8* @ref_patch_with_borde_74, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1440 'load' 'ref_patch_with_borde_953' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1441 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_954 = load i8* @ref_patch_with_borde_73, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1441 'load' 'ref_patch_with_borde_954' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1442 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_955 = load i8* @ref_patch_with_borde_72, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1442 'load' 'ref_patch_with_borde_955' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1443 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_956 = load i8* @ref_patch_with_borde_71, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1443 'load' 'ref_patch_with_borde_956' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1444 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_957 = load i8* @ref_patch_with_borde_70, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1444 'load' 'ref_patch_with_borde_957' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1445 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_958 = load i8* @ref_patch_with_borde_69, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1445 'load' 'ref_patch_with_borde_958' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1446 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_959 = load i8* @ref_patch_with_borde_68, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1446 'load' 'ref_patch_with_borde_959' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1447 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_960 = load i8* @ref_patch_with_borde_67, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1447 'load' 'ref_patch_with_borde_960' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1448 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_961 = load i8* @ref_patch_with_borde_66, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1448 'load' 'ref_patch_with_borde_961' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1449 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_962 = load i8* @ref_patch_with_borde_64, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1449 'load' 'ref_patch_with_borde_962' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1450 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_963 = load i8* @ref_patch_with_borde_63, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1450 'load' 'ref_patch_with_borde_963' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1451 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_964 = load i8* @ref_patch_with_borde_62, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1451 'load' 'ref_patch_with_borde_964' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1452 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_965 = load i8* @ref_patch_with_borde_61, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1452 'load' 'ref_patch_with_borde_965' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1453 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_966 = load i8* @ref_patch_with_borde_60, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1453 'load' 'ref_patch_with_borde_966' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1454 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_967 = load i8* @ref_patch_with_borde_59, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1454 'load' 'ref_patch_with_borde_967' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1455 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_968 = load i8* @ref_patch_with_borde_58, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1455 'load' 'ref_patch_with_borde_968' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1456 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_969 = load i8* @ref_patch_with_borde_57, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1456 'load' 'ref_patch_with_borde_969' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1457 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_970 = load i8* @ref_patch_with_borde_56, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1457 'load' 'ref_patch_with_borde_970' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1458 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_971 = load i8* @ref_patch_with_borde_55, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1458 'load' 'ref_patch_with_borde_971' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1459 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_972 = load i8* @ref_patch_with_borde_53, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1459 'load' 'ref_patch_with_borde_972' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1460 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_973 = load i8* @ref_patch_with_borde_52, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1460 'load' 'ref_patch_with_borde_973' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1461 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_974 = load i8* @ref_patch_with_borde_51, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1461 'load' 'ref_patch_with_borde_974' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1462 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_975 = load i8* @ref_patch_with_borde_50, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1462 'load' 'ref_patch_with_borde_975' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1463 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_976 = load i8* @ref_patch_with_borde_49, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1463 'load' 'ref_patch_with_borde_976' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1464 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_977 = load i8* @ref_patch_with_borde_48, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1464 'load' 'ref_patch_with_borde_977' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1465 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_978 = load i8* @ref_patch_with_borde_47, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1465 'load' 'ref_patch_with_borde_978' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1466 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_979 = load i8* @ref_patch_with_borde_46, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1466 'load' 'ref_patch_with_borde_979' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1467 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_980 = load i8* @ref_patch_with_borde_45, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1467 'load' 'ref_patch_with_borde_980' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1468 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_981 = load i8* @ref_patch_with_borde_44, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1468 'load' 'ref_patch_with_borde_981' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1469 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_982 = load i8* @ref_patch_with_borde_42, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1469 'load' 'ref_patch_with_borde_982' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1470 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_983 = load i8* @ref_patch_with_borde_41, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1470 'load' 'ref_patch_with_borde_983' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1471 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_984 = load i8* @ref_patch_with_borde_40, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1471 'load' 'ref_patch_with_borde_984' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1472 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_985 = load i8* @ref_patch_with_borde_39, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1472 'load' 'ref_patch_with_borde_985' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1473 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_986 = load i8* @ref_patch_with_borde_38, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1473 'load' 'ref_patch_with_borde_986' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1474 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_987 = load i8* @ref_patch_with_borde_37, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1474 'load' 'ref_patch_with_borde_987' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1475 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_988 = load i8* @ref_patch_with_borde_36, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1475 'load' 'ref_patch_with_borde_988' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1476 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_989 = load i8* @ref_patch_with_borde_35, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1476 'load' 'ref_patch_with_borde_989' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1477 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_990 = load i8* @ref_patch_with_borde_34, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1477 'load' 'ref_patch_with_borde_990' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1478 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_991 = load i8* @ref_patch_with_borde_33, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1478 'load' 'ref_patch_with_borde_991' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1479 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_992 = load i8* @ref_patch_with_borde_31, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1479 'load' 'ref_patch_with_borde_992' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1480 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_993 = load i8* @ref_patch_with_borde_30, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1480 'load' 'ref_patch_with_borde_993' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1481 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_994 = load i8* @ref_patch_with_borde_29, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1481 'load' 'ref_patch_with_borde_994' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1482 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_995 = load i8* @ref_patch_with_borde_28, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1482 'load' 'ref_patch_with_borde_995' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1483 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_996 = load i8* @ref_patch_with_borde_27, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1483 'load' 'ref_patch_with_borde_996' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1484 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_997 = load i8* @ref_patch_with_borde_26, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1484 'load' 'ref_patch_with_borde_997' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1485 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_998 = load i8* @ref_patch_with_borde_25, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1485 'load' 'ref_patch_with_borde_998' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1486 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_999 = load i8* @ref_patch_with_borde_24, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1486 'load' 'ref_patch_with_borde_999' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1487 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1000 = load i8* @ref_patch_with_borde_23, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1487 'load' 'ref_patch_with_borde_1000' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1488 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1001 = load i8* @ref_patch_with_borde_22, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1488 'load' 'ref_patch_with_borde_1001' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1489 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1002 = load i8* @ref_patch_with_borde_20, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1489 'load' 'ref_patch_with_borde_1002' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1490 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1003 = load i8* @ref_patch_with_borde_19, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1490 'load' 'ref_patch_with_borde_1003' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1491 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1004 = load i8* @ref_patch_with_borde_18, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1491 'load' 'ref_patch_with_borde_1004' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1492 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1005 = load i8* @ref_patch_with_borde_17, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1492 'load' 'ref_patch_with_borde_1005' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1493 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1006 = load i8* @ref_patch_with_borde_16, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1493 'load' 'ref_patch_with_borde_1006' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1494 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1007 = load i8* @ref_patch_with_borde_15, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1494 'load' 'ref_patch_with_borde_1007' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1495 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1008 = load i8* @ref_patch_with_borde_14, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1495 'load' 'ref_patch_with_borde_1008' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1496 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1009 = load i8* @ref_patch_with_borde_13, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1496 'load' 'ref_patch_with_borde_1009' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1497 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1010 = load i8* @ref_patch_with_borde_12, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1497 'load' 'ref_patch_with_borde_1010' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1498 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1011 = load i8* @ref_patch_with_borde_11, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1498 'load' 'ref_patch_with_borde_1011' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1499 [1/1] (1.56ns)   --->   "%tmp_45 = call i8 @_ssdm_op_Mux.ap_auto.400i8.i9(i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_700, i8 %ref_patch_with_borde_701, i8 %ref_patch_with_borde_702, i8 %ref_patch_with_borde_703, i8 %ref_patch_with_borde_704, i8 %ref_patch_with_borde_705, i8 %ref_patch_with_borde_706, i8 %ref_patch_with_borde_707, i8 %ref_patch_with_borde_708, i8 %ref_patch_with_borde_709, i8 %ref_patch_with_borde_710, i8 %ref_patch_with_borde_711, i8 %ref_patch_with_borde_712, i8 %ref_patch_with_borde_713, i8 %ref_patch_with_borde_714, i8 %ref_patch_with_borde_715, i8 %ref_patch_with_borde_716, i8 %ref_patch_with_borde_717, i8 %ref_patch_with_borde_718, i8 %ref_patch_with_borde_719, i8 %ref_patch_with_borde_720, i8 %ref_patch_with_borde_721, i8 %ref_patch_with_borde_722, i8 %ref_patch_with_borde_723, i8 %ref_patch_with_borde_724, i8 %ref_patch_with_borde_725, i8 %ref_patch_with_borde_726, i8 %ref_patch_with_borde_727, i8 %ref_patch_with_borde_728, i8 %ref_patch_with_borde_729, i8 %ref_patch_with_borde_730, i8 %ref_patch_with_borde_731, i8 %ref_patch_with_borde_732, i8 %ref_patch_with_borde_733, i8 %ref_patch_with_borde_734, i8 %ref_patch_with_borde_735, i8 %ref_patch_with_borde_736, i8 %ref_patch_with_borde_737, i8 %ref_patch_with_borde_738, i8 %ref_patch_with_borde_739, i8 %ref_patch_with_borde_740, i8 %ref_patch_with_borde_741, i8 %ref_patch_with_borde_742, i8 %ref_patch_with_borde_743, i8 %ref_patch_with_borde_744, i8 %ref_patch_with_borde_745, i8 %ref_patch_with_borde_746, i8 %ref_patch_with_borde_747, i8 %ref_patch_with_borde_748, i8 %ref_patch_with_borde_749, i8 %ref_patch_with_borde_750, i8 %ref_patch_with_borde_751, i8 %ref_patch_with_borde_752, i8 %ref_patch_with_borde_753, i8 %ref_patch_with_borde_754, i8 %ref_patch_with_borde_755, i8 %ref_patch_with_borde_756, i8 %ref_patch_with_borde_757, i8 %ref_patch_with_borde_758, i8 %ref_patch_with_borde_759, i8 %ref_patch_with_borde_760, i8 %ref_patch_with_borde_761, i8 %ref_patch_with_borde_762, i8 %ref_patch_with_borde_763, i8 %ref_patch_with_borde_764, i8 %ref_patch_with_borde_765, i8 %ref_patch_with_borde_766, i8 %ref_patch_with_borde_767, i8 %ref_patch_with_borde_768, i8 %ref_patch_with_borde_769, i8 %ref_patch_with_borde_770, i8 %ref_patch_with_borde_771, i8 %ref_patch_with_borde_772, i8 %ref_patch_with_borde_773, i8 %ref_patch_with_borde_774, i8 %ref_patch_with_borde_775, i8 %ref_patch_with_borde_776, i8 %ref_patch_with_borde_777, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_778, i8 %ref_patch_with_borde_779, i8 %ref_patch_with_borde_780, i8 %ref_patch_with_borde_781, i8 %ref_patch_with_borde_782, i8 %ref_patch_with_borde_783, i8 %ref_patch_with_borde_784, i8 %ref_patch_with_borde_785, i8 %ref_patch_with_borde_786, i8 %ref_patch_with_borde_787, i8 %ref_patch_with_borde_788, i8 %ref_patch_with_borde_789, i8 %ref_patch_with_borde_790, i8 %ref_patch_with_borde_791, i8 %ref_patch_with_borde_792, i8 %ref_patch_with_borde_793, i8 %ref_patch_with_borde_794, i8 %ref_patch_with_borde_795, i8 %ref_patch_with_borde_796, i8 %ref_patch_with_borde_797, i8 %ref_patch_with_borde_798, i8 %ref_patch_with_borde_799, i8 %ref_patch_with_borde_800, i8 %ref_patch_with_borde_801, i8 %ref_patch_with_borde_802, i8 %ref_patch_with_borde_803, i8 %ref_patch_with_borde_804, i8 %ref_patch_with_borde_805, i8 %ref_patch_with_borde_806, i8 %ref_patch_with_borde_807, i8 %ref_patch_with_borde_808, i8 %ref_patch_with_borde_809, i8 %ref_patch_with_borde_810, i8 %ref_patch_with_borde_811, i8 %ref_patch_with_borde_812, i8 %ref_patch_with_borde_813, i8 %ref_patch_with_borde_814, i8 %ref_patch_with_borde_815, i8 %ref_patch_with_borde_816, i8 %ref_patch_with_borde_817, i8 %ref_patch_with_borde_818, i8 %ref_patch_with_borde_819, i8 %ref_patch_with_borde_820, i8 %ref_patch_with_borde_821, i8 %ref_patch_with_borde_822, i8 %ref_patch_with_borde_823, i8 %ref_patch_with_borde_824, i8 %ref_patch_with_borde_825, i8 %ref_patch_with_borde_826, i8 %ref_patch_with_borde_827, i8 %ref_patch_with_borde_828, i8 %ref_patch_with_borde_829, i8 %ref_patch_with_borde_830, i8 %ref_patch_with_borde_831, i8 %ref_patch_with_borde_832, i8 %ref_patch_with_borde_833, i8 %ref_patch_with_borde_834, i8 %ref_patch_with_borde_835, i8 %ref_patch_with_borde_836, i8 %ref_patch_with_borde_837, i8 %ref_patch_with_borde_838, i8 %ref_patch_with_borde_839, i8 %ref_patch_with_borde_840, i8 %ref_patch_with_borde_841, i8 %ref_patch_with_borde_842, i8 %ref_patch_with_borde_843, i8 %ref_patch_with_borde_844, i8 %ref_patch_with_borde_845, i8 %ref_patch_with_borde_846, i8 %ref_patch_with_borde_847, i8 %ref_patch_with_borde_848, i8 %ref_patch_with_borde_849, i8 %ref_patch_with_borde_850, i8 %ref_patch_with_borde_851, i8 %ref_patch_with_borde_852, i8 %ref_patch_with_borde_853, i8 %ref_patch_with_borde_854, i8 %ref_patch_with_borde_855, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_856, i8 %ref_patch_with_borde_857, i8 %ref_patch_with_borde_858, i8 %ref_patch_with_borde_859, i8 %ref_patch_with_borde_860, i8 %ref_patch_with_borde_861, i8 %ref_patch_with_borde_862, i8 %ref_patch_with_borde_863, i8 %ref_patch_with_borde_864, i8 %ref_patch_with_borde_865, i8 %ref_patch_with_borde_866, i8 %ref_patch_with_borde_867, i8 %ref_patch_with_borde_868, i8 %ref_patch_with_borde_869, i8 %ref_patch_with_borde_870, i8 %ref_patch_with_borde_871, i8 %ref_patch_with_borde_872, i8 %ref_patch_with_borde_873, i8 %ref_patch_with_borde_874, i8 %ref_patch_with_borde_875, i8 %ref_patch_with_borde_876, i8 %ref_patch_with_borde_877, i8 %ref_patch_with_borde_878, i8 %ref_patch_with_borde_879, i8 %ref_patch_with_borde_880, i8 %ref_patch_with_borde_881, i8 %ref_patch_with_borde_882, i8 %ref_patch_with_borde_883, i8 %ref_patch_with_borde_884, i8 %ref_patch_with_borde_885, i8 %ref_patch_with_borde_886, i8 %ref_patch_with_borde_887, i8 %ref_patch_with_borde_888, i8 %ref_patch_with_borde_889, i8 %ref_patch_with_borde_890, i8 %ref_patch_with_borde_891, i8 %ref_patch_with_borde_892, i8 %ref_patch_with_borde_893, i8 %ref_patch_with_borde_894, i8 %ref_patch_with_borde_895, i8 %ref_patch_with_borde_896, i8 %ref_patch_with_borde_897, i8 %ref_patch_with_borde_898, i8 %ref_patch_with_borde_899, i8 %ref_patch_with_borde_900, i8 %ref_patch_with_borde_901, i8 %ref_patch_with_borde_902, i8 %ref_patch_with_borde_903, i8 %ref_patch_with_borde_904, i8 %ref_patch_with_borde_905, i8 %ref_patch_with_borde_906, i8 %ref_patch_with_borde_907, i8 %ref_patch_with_borde_908, i8 %ref_patch_with_borde_909, i8 %ref_patch_with_borde_910, i8 %ref_patch_with_borde_911, i8 %ref_patch_with_borde_912, i8 %ref_patch_with_borde_913, i8 %ref_patch_with_borde_914, i8 %ref_patch_with_borde_915, i8 %ref_patch_with_borde_916, i8 %ref_patch_with_borde_917, i8 %ref_patch_with_borde_918, i8 %ref_patch_with_borde_919, i8 %ref_patch_with_borde_920, i8 %ref_patch_with_borde_921, i8 %ref_patch_with_borde_922, i8 %ref_patch_with_borde_923, i8 %ref_patch_with_borde_924, i8 %ref_patch_with_borde_925, i8 %ref_patch_with_borde_926, i8 %ref_patch_with_borde_927, i8 %ref_patch_with_borde_928, i8 %ref_patch_with_borde_929, i8 %ref_patch_with_borde_930, i8 %ref_patch_with_borde_931, i8 %ref_patch_with_borde_932, i8 %ref_patch_with_borde_933, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_934, i8 %ref_patch_with_borde_935, i8 %ref_patch_with_borde_936, i8 %ref_patch_with_borde_937, i8 %ref_patch_with_borde_938, i8 %ref_patch_with_borde_939, i8 %ref_patch_with_borde_940, i8 %ref_patch_with_borde_941, i8 %ref_patch_with_borde_942, i8 %ref_patch_with_borde_943, i8 %ref_patch_with_borde_944, i8 %ref_patch_with_borde_945, i8 %ref_patch_with_borde_946, i8 %ref_patch_with_borde_947, i8 %ref_patch_with_borde_948, i8 %ref_patch_with_borde_949, i8 %ref_patch_with_borde_950, i8 %ref_patch_with_borde_951, i8 %ref_patch_with_borde_952, i8 %ref_patch_with_borde_953, i8 %ref_patch_with_borde_954, i8 %ref_patch_with_borde_955, i8 %ref_patch_with_borde_956, i8 %ref_patch_with_borde_957, i8 %ref_patch_with_borde_958, i8 %ref_patch_with_borde_959, i8 %ref_patch_with_borde_960, i8 %ref_patch_with_borde_961, i8 %ref_patch_with_borde_962, i8 %ref_patch_with_borde_963, i8 %ref_patch_with_borde_964, i8 %ref_patch_with_borde_965, i8 %ref_patch_with_borde_966, i8 %ref_patch_with_borde_967, i8 %ref_patch_with_borde_968, i8 %ref_patch_with_borde_969, i8 %ref_patch_with_borde_970, i8 %ref_patch_with_borde_971, i8 %ref_patch_with_borde_972, i8 %ref_patch_with_borde_973, i8 %ref_patch_with_borde_974, i8 %ref_patch_with_borde_975, i8 %ref_patch_with_borde_976, i8 %ref_patch_with_borde_977, i8 %ref_patch_with_borde_978, i8 %ref_patch_with_borde_979, i8 %ref_patch_with_borde_980, i8 %ref_patch_with_borde_981, i8 %ref_patch_with_borde_982, i8 %ref_patch_with_borde_983, i8 %ref_patch_with_borde_984, i8 %ref_patch_with_borde_985, i8 %ref_patch_with_borde_986, i8 %ref_patch_with_borde_987, i8 %ref_patch_with_borde_988, i8 %ref_patch_with_borde_989, i8 %ref_patch_with_borde_990, i8 %ref_patch_with_borde_991, i8 %ref_patch_with_borde_992, i8 %ref_patch_with_borde_993, i8 %ref_patch_with_borde_994, i8 %ref_patch_with_borde_995, i8 %ref_patch_with_borde_996, i8 %ref_patch_with_borde_997, i8 %ref_patch_with_borde_998, i8 %ref_patch_with_borde_999, i8 %ref_patch_with_borde_1000, i8 %ref_patch_with_borde_1001, i8 %ref_patch_with_borde_1002, i8 %ref_patch_with_borde_1003, i8 %ref_patch_with_borde_1004, i8 %ref_patch_with_borde_1005, i8 %ref_patch_with_borde_1006, i8 %ref_patch_with_borde_1007, i8 %ref_patch_with_borde_1008, i8 %ref_patch_with_borde_1009, i8 %ref_patch_with_borde_1010, i8 %ref_patch_with_borde_1011, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i9 %tmp_40) nounwind" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1499 'mux' 'tmp_45' <Predicate = (!exitcond_i)> <Delay = 1.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1500 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i8 %tmp_45 to i9" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1500 'zext' 'tmp_40_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1501 [1/1] (0.78ns)   --->   "%tmp38 = add i5 10, %tmp_60_cast" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1501 'add' 'tmp38' <Predicate = (!exitcond_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp38_cast = zext i5 %tmp38 to i7" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1502 'zext' 'tmp38_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1503 [1/1] (0.77ns)   --->   "%tmp_66_t = add i7 %tmp_38, %tmp38_cast" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1503 'add' 'tmp_66_t' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_47 = zext i7 %tmp_66_t to i9" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1504 'zext' 'tmp_47' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1505 [1/1] (0.77ns)   --->   "%tmp_51 = add i9 %tmp_47, %tmp_9" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1505 'add' 'tmp_51' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1506 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1012 = load i8* @ref_patch_with_borde_401, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1506 'load' 'ref_patch_with_borde_1012' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1507 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1013 = load i8* @ref_patch_with_borde_402, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1507 'load' 'ref_patch_with_borde_1013' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1508 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1014 = load i8* @ref_patch_with_borde_501, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1508 'load' 'ref_patch_with_borde_1014' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1509 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1015 = load i8* @ref_patch_with_borde_502, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1509 'load' 'ref_patch_with_borde_1015' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1510 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1016 = load i8* @ref_patch_with_borde_601, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1510 'load' 'ref_patch_with_borde_1016' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1511 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1017 = load i8* @ref_patch_with_borde_602, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1511 'load' 'ref_patch_with_borde_1017' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1512 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1018 = load i8* @ref_patch_with_borde_97, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1512 'load' 'ref_patch_with_borde_1018' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1513 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1019 = load i8* @ref_patch_with_borde_96, align 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1513 'load' 'ref_patch_with_borde_1019' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1514 [1/1] (1.56ns)   --->   "%tmp_54 = call i8 @_ssdm_op_Mux.ap_auto.400i8.i9(i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_1012, i8 %ref_patch_with_borde_1013, i8 %ref_patch_with_borde_700, i8 %ref_patch_with_borde_701, i8 %ref_patch_with_borde_702, i8 %ref_patch_with_borde_703, i8 %ref_patch_with_borde_704, i8 %ref_patch_with_borde_705, i8 %ref_patch_with_borde_706, i8 %ref_patch_with_borde_707, i8 %ref_patch_with_borde_708, i8 %ref_patch_with_borde_709, i8 %ref_patch_with_borde_710, i8 %ref_patch_with_borde_711, i8 %ref_patch_with_borde_712, i8 %ref_patch_with_borde_713, i8 %ref_patch_with_borde_714, i8 %ref_patch_with_borde_715, i8 %ref_patch_with_borde_716, i8 %ref_patch_with_borde_717, i8 %ref_patch_with_borde_718, i8 %ref_patch_with_borde_719, i8 %ref_patch_with_borde_720, i8 %ref_patch_with_borde_721, i8 %ref_patch_with_borde_722, i8 %ref_patch_with_borde_723, i8 %ref_patch_with_borde_724, i8 %ref_patch_with_borde_725, i8 %ref_patch_with_borde_726, i8 %ref_patch_with_borde_727, i8 %ref_patch_with_borde_728, i8 %ref_patch_with_borde_729, i8 %ref_patch_with_borde_730, i8 %ref_patch_with_borde_731, i8 %ref_patch_with_borde_732, i8 %ref_patch_with_borde_733, i8 %ref_patch_with_borde_734, i8 %ref_patch_with_borde_735, i8 %ref_patch_with_borde_736, i8 %ref_patch_with_borde_737, i8 %ref_patch_with_borde_738, i8 %ref_patch_with_borde_739, i8 %ref_patch_with_borde_740, i8 %ref_patch_with_borde_741, i8 %ref_patch_with_borde_742, i8 %ref_patch_with_borde_743, i8 %ref_patch_with_borde_744, i8 %ref_patch_with_borde_745, i8 %ref_patch_with_borde_746, i8 %ref_patch_with_borde_747, i8 %ref_patch_with_borde_748, i8 %ref_patch_with_borde_749, i8 %ref_patch_with_borde_750, i8 %ref_patch_with_borde_751, i8 %ref_patch_with_borde_752, i8 %ref_patch_with_borde_753, i8 %ref_patch_with_borde_754, i8 %ref_patch_with_borde_755, i8 %ref_patch_with_borde_756, i8 %ref_patch_with_borde_757, i8 %ref_patch_with_borde_758, i8 %ref_patch_with_borde_759, i8 %ref_patch_with_borde_760, i8 %ref_patch_with_borde_761, i8 %ref_patch_with_borde_762, i8 %ref_patch_with_borde_763, i8 %ref_patch_with_borde_764, i8 %ref_patch_with_borde_765, i8 %ref_patch_with_borde_766, i8 %ref_patch_with_borde_767, i8 %ref_patch_with_borde_768, i8 %ref_patch_with_borde_769, i8 %ref_patch_with_borde_770, i8 %ref_patch_with_borde_771, i8 %ref_patch_with_borde_772, i8 %ref_patch_with_borde_773, i8 %ref_patch_with_borde_774, i8 %ref_patch_with_borde_775, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_1014, i8 %ref_patch_with_borde_1015, i8 %ref_patch_with_borde_778, i8 %ref_patch_with_borde_779, i8 %ref_patch_with_borde_780, i8 %ref_patch_with_borde_781, i8 %ref_patch_with_borde_782, i8 %ref_patch_with_borde_783, i8 %ref_patch_with_borde_784, i8 %ref_patch_with_borde_785, i8 %ref_patch_with_borde_786, i8 %ref_patch_with_borde_787, i8 %ref_patch_with_borde_788, i8 %ref_patch_with_borde_789, i8 %ref_patch_with_borde_790, i8 %ref_patch_with_borde_791, i8 %ref_patch_with_borde_792, i8 %ref_patch_with_borde_793, i8 %ref_patch_with_borde_794, i8 %ref_patch_with_borde_795, i8 %ref_patch_with_borde_796, i8 %ref_patch_with_borde_797, i8 %ref_patch_with_borde_798, i8 %ref_patch_with_borde_799, i8 %ref_patch_with_borde_800, i8 %ref_patch_with_borde_801, i8 %ref_patch_with_borde_802, i8 %ref_patch_with_borde_803, i8 %ref_patch_with_borde_804, i8 %ref_patch_with_borde_805, i8 %ref_patch_with_borde_806, i8 %ref_patch_with_borde_807, i8 %ref_patch_with_borde_808, i8 %ref_patch_with_borde_809, i8 %ref_patch_with_borde_810, i8 %ref_patch_with_borde_811, i8 %ref_patch_with_borde_812, i8 %ref_patch_with_borde_813, i8 %ref_patch_with_borde_814, i8 %ref_patch_with_borde_815, i8 %ref_patch_with_borde_816, i8 %ref_patch_with_borde_817, i8 %ref_patch_with_borde_818, i8 %ref_patch_with_borde_819, i8 %ref_patch_with_borde_820, i8 %ref_patch_with_borde_821, i8 %ref_patch_with_borde_822, i8 %ref_patch_with_borde_823, i8 %ref_patch_with_borde_824, i8 %ref_patch_with_borde_825, i8 %ref_patch_with_borde_826, i8 %ref_patch_with_borde_827, i8 %ref_patch_with_borde_828, i8 %ref_patch_with_borde_829, i8 %ref_patch_with_borde_830, i8 %ref_patch_with_borde_831, i8 %ref_patch_with_borde_832, i8 %ref_patch_with_borde_833, i8 %ref_patch_with_borde_834, i8 %ref_patch_with_borde_835, i8 %ref_patch_with_borde_836, i8 %ref_patch_with_borde_837, i8 %ref_patch_with_borde_838, i8 %ref_patch_with_borde_839, i8 %ref_patch_with_borde_840, i8 %ref_patch_with_borde_841, i8 %ref_patch_with_borde_842, i8 %ref_patch_with_borde_843, i8 %ref_patch_with_borde_844, i8 %ref_patch_with_borde_845, i8 %ref_patch_with_borde_846, i8 %ref_patch_with_borde_847, i8 %ref_patch_with_borde_848, i8 %ref_patch_with_borde_849, i8 %ref_patch_with_borde_850, i8 %ref_patch_with_borde_851, i8 %ref_patch_with_borde_852, i8 %ref_patch_with_borde_853, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_1016, i8 %ref_patch_with_borde_1017, i8 %ref_patch_with_borde_856, i8 %ref_patch_with_borde_857, i8 %ref_patch_with_borde_858, i8 %ref_patch_with_borde_859, i8 %ref_patch_with_borde_860, i8 %ref_patch_with_borde_861, i8 %ref_patch_with_borde_862, i8 %ref_patch_with_borde_863, i8 %ref_patch_with_borde_864, i8 %ref_patch_with_borde_865, i8 %ref_patch_with_borde_866, i8 %ref_patch_with_borde_867, i8 %ref_patch_with_borde_868, i8 %ref_patch_with_borde_869, i8 %ref_patch_with_borde_870, i8 %ref_patch_with_borde_871, i8 %ref_patch_with_borde_872, i8 %ref_patch_with_borde_873, i8 %ref_patch_with_borde_874, i8 %ref_patch_with_borde_875, i8 %ref_patch_with_borde_876, i8 %ref_patch_with_borde_877, i8 %ref_patch_with_borde_878, i8 %ref_patch_with_borde_879, i8 %ref_patch_with_borde_880, i8 %ref_patch_with_borde_881, i8 %ref_patch_with_borde_882, i8 %ref_patch_with_borde_883, i8 %ref_patch_with_borde_884, i8 %ref_patch_with_borde_885, i8 %ref_patch_with_borde_886, i8 %ref_patch_with_borde_887, i8 %ref_patch_with_borde_888, i8 %ref_patch_with_borde_889, i8 %ref_patch_with_borde_890, i8 %ref_patch_with_borde_891, i8 %ref_patch_with_borde_892, i8 %ref_patch_with_borde_893, i8 %ref_patch_with_borde_894, i8 %ref_patch_with_borde_895, i8 %ref_patch_with_borde_896, i8 %ref_patch_with_borde_897, i8 %ref_patch_with_borde_898, i8 %ref_patch_with_borde_899, i8 %ref_patch_with_borde_900, i8 %ref_patch_with_borde_901, i8 %ref_patch_with_borde_902, i8 %ref_patch_with_borde_903, i8 %ref_patch_with_borde_904, i8 %ref_patch_with_borde_905, i8 %ref_patch_with_borde_906, i8 %ref_patch_with_borde_907, i8 %ref_patch_with_borde_908, i8 %ref_patch_with_borde_909, i8 %ref_patch_with_borde_910, i8 %ref_patch_with_borde_911, i8 %ref_patch_with_borde_912, i8 %ref_patch_with_borde_913, i8 %ref_patch_with_borde_914, i8 %ref_patch_with_borde_915, i8 %ref_patch_with_borde_916, i8 %ref_patch_with_borde_917, i8 %ref_patch_with_borde_918, i8 %ref_patch_with_borde_919, i8 %ref_patch_with_borde_920, i8 %ref_patch_with_borde_921, i8 %ref_patch_with_borde_922, i8 %ref_patch_with_borde_923, i8 %ref_patch_with_borde_924, i8 %ref_patch_with_borde_925, i8 %ref_patch_with_borde_926, i8 %ref_patch_with_borde_927, i8 %ref_patch_with_borde_928, i8 %ref_patch_with_borde_929, i8 %ref_patch_with_borde_930, i8 %ref_patch_with_borde_931, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_1018, i8 %ref_patch_with_borde_1019, i8 %ref_patch_with_borde_934, i8 %ref_patch_with_borde_935, i8 %ref_patch_with_borde_936, i8 %ref_patch_with_borde_937, i8 %ref_patch_with_borde_938, i8 %ref_patch_with_borde_939, i8 %ref_patch_with_borde_940, i8 %ref_patch_with_borde_941, i8 %ref_patch_with_borde_942, i8 %ref_patch_with_borde_943, i8 %ref_patch_with_borde_944, i8 %ref_patch_with_borde_945, i8 %ref_patch_with_borde_946, i8 %ref_patch_with_borde_947, i8 %ref_patch_with_borde_948, i8 %ref_patch_with_borde_949, i8 %ref_patch_with_borde_950, i8 %ref_patch_with_borde_951, i8 %ref_patch_with_borde_952, i8 %ref_patch_with_borde_953, i8 %ref_patch_with_borde_954, i8 %ref_patch_with_borde_955, i8 %ref_patch_with_borde_956, i8 %ref_patch_with_borde_957, i8 %ref_patch_with_borde_958, i8 %ref_patch_with_borde_959, i8 %ref_patch_with_borde_960, i8 %ref_patch_with_borde_961, i8 %ref_patch_with_borde_962, i8 %ref_patch_with_borde_963, i8 %ref_patch_with_borde_964, i8 %ref_patch_with_borde_965, i8 %ref_patch_with_borde_966, i8 %ref_patch_with_borde_967, i8 %ref_patch_with_borde_968, i8 %ref_patch_with_borde_969, i8 %ref_patch_with_borde_970, i8 %ref_patch_with_borde_971, i8 %ref_patch_with_borde_972, i8 %ref_patch_with_borde_973, i8 %ref_patch_with_borde_974, i8 %ref_patch_with_borde_975, i8 %ref_patch_with_borde_976, i8 %ref_patch_with_borde_977, i8 %ref_patch_with_borde_978, i8 %ref_patch_with_borde_979, i8 %ref_patch_with_borde_980, i8 %ref_patch_with_borde_981, i8 %ref_patch_with_borde_982, i8 %ref_patch_with_borde_983, i8 %ref_patch_with_borde_984, i8 %ref_patch_with_borde_985, i8 %ref_patch_with_borde_986, i8 %ref_patch_with_borde_987, i8 %ref_patch_with_borde_988, i8 %ref_patch_with_borde_989, i8 %ref_patch_with_borde_990, i8 %ref_patch_with_borde_991, i8 %ref_patch_with_borde_992, i8 %ref_patch_with_borde_993, i8 %ref_patch_with_borde_994, i8 %ref_patch_with_borde_995, i8 %ref_patch_with_borde_996, i8 %ref_patch_with_borde_997, i8 %ref_patch_with_borde_998, i8 %ref_patch_with_borde_999, i8 %ref_patch_with_borde_1000, i8 %ref_patch_with_borde_1001, i8 %ref_patch_with_borde_1002, i8 %ref_patch_with_borde_1003, i8 %ref_patch_with_borde_1004, i8 %ref_patch_with_borde_1005, i8 %ref_patch_with_borde_1006, i8 %ref_patch_with_borde_1007, i8 %ref_patch_with_borde_1008, i8 %ref_patch_with_borde_1009, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i9 %tmp_51) nounwind" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1514 'mux' 'tmp_54' <Predicate = (!exitcond_i)> <Delay = 1.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i8 %tmp_54 to i9" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1515 'zext' 'tmp_64_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1516 [1/1] (0.76ns)   --->   "%tmp_56 = sub i9 %tmp_40_cast, %tmp_64_cast" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1516 'sub' 'tmp_56' <Predicate = (!exitcond_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1517 [1/1] (0.78ns)   --->   "%tmp39 = add i5 -11, %tmp_60_cast" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1517 'add' 'tmp39' <Predicate = (!exitcond_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp39_cast = zext i5 %tmp39 to i7" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1518 'zext' 'tmp39_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1519 [1/1] (0.77ns)   --->   "%tmp_73_t = add i7 %tmp_38, %tmp39_cast" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1519 'add' 'tmp_73_t' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_62 = zext i7 %tmp_73_t to i9" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1520 'zext' 'tmp_62' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1521 [1/1] (0.77ns)   --->   "%tmp_63 = add i9 %tmp_62, %tmp_9" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1521 'add' 'tmp_63' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1522 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1020 = load i8* @ref_patch_with_borde_489, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1522 'load' 'ref_patch_with_borde_1020' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1523 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1021 = load i8* @ref_patch_with_borde_490, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1523 'load' 'ref_patch_with_borde_1021' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1524 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1022 = load i8* @ref_patch_with_borde_491, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1524 'load' 'ref_patch_with_borde_1022' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1525 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1023 = load i8* @ref_patch_with_borde_492, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1525 'load' 'ref_patch_with_borde_1023' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1526 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1024 = load i8* @ref_patch_with_borde_493, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1526 'load' 'ref_patch_with_borde_1024' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1527 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1025 = load i8* @ref_patch_with_borde_494, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1527 'load' 'ref_patch_with_borde_1025' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1528 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1026 = load i8* @ref_patch_with_borde_495, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1528 'load' 'ref_patch_with_borde_1026' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1529 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1027 = load i8* @ref_patch_with_borde_496, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1529 'load' 'ref_patch_with_borde_1027' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1530 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1028 = load i8* @ref_patch_with_borde_497, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1530 'load' 'ref_patch_with_borde_1028' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1531 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1029 = load i8* @ref_patch_with_borde_589, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1531 'load' 'ref_patch_with_borde_1029' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1532 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1030 = load i8* @ref_patch_with_borde_590, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1532 'load' 'ref_patch_with_borde_1030' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1533 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1031 = load i8* @ref_patch_with_borde_591, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1533 'load' 'ref_patch_with_borde_1031' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1534 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1032 = load i8* @ref_patch_with_borde_592, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1534 'load' 'ref_patch_with_borde_1032' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1535 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1033 = load i8* @ref_patch_with_borde_593, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1535 'load' 'ref_patch_with_borde_1033' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1536 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1034 = load i8* @ref_patch_with_borde_594, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1536 'load' 'ref_patch_with_borde_1034' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1537 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1035 = load i8* @ref_patch_with_borde_595, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1537 'load' 'ref_patch_with_borde_1035' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1538 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1036 = load i8* @ref_patch_with_borde_596, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1538 'load' 'ref_patch_with_borde_1036' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1539 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1037 = load i8* @ref_patch_with_borde_597, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1539 'load' 'ref_patch_with_borde_1037' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1540 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1038 = load i8* @ref_patch_with_borde_689, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1540 'load' 'ref_patch_with_borde_1038' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1541 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1039 = load i8* @ref_patch_with_borde_690, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1541 'load' 'ref_patch_with_borde_1039' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1542 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1040 = load i8* @ref_patch_with_borde_691, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1542 'load' 'ref_patch_with_borde_1040' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1543 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1041 = load i8* @ref_patch_with_borde_692, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1543 'load' 'ref_patch_with_borde_1041' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1544 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1042 = load i8* @ref_patch_with_borde_693, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1544 'load' 'ref_patch_with_borde_1042' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1545 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1043 = load i8* @ref_patch_with_borde_694, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1545 'load' 'ref_patch_with_borde_1043' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1546 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1044 = load i8* @ref_patch_with_borde_695, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1546 'load' 'ref_patch_with_borde_1044' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1547 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1045 = load i8* @ref_patch_with_borde_696, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1547 'load' 'ref_patch_with_borde_1045' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1548 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1046 = load i8* @ref_patch_with_borde_697, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1548 'load' 'ref_patch_with_borde_1046' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1549 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1047 = load i8* @ref_patch_with_borde_9, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1549 'load' 'ref_patch_with_borde_1047' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1550 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1048 = load i8* @ref_patch_with_borde_8, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1550 'load' 'ref_patch_with_borde_1048' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1551 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1049 = load i8* @ref_patch_with_borde_7, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1551 'load' 'ref_patch_with_borde_1049' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1552 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1050 = load i8* @ref_patch_with_borde_6, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1552 'load' 'ref_patch_with_borde_1050' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1553 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1051 = load i8* @ref_patch_with_borde_5, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1553 'load' 'ref_patch_with_borde_1051' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1554 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1052 = load i8* @ref_patch_with_borde_4, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1554 'load' 'ref_patch_with_borde_1052' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1555 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1053 = load i8* @ref_patch_with_borde_3, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1555 'load' 'ref_patch_with_borde_1053' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1556 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1054 = load i8* @ref_patch_with_borde_2, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1556 'load' 'ref_patch_with_borde_1054' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1557 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1055 = load i8* @ref_patch_with_borde_1, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1557 'load' 'ref_patch_with_borde_1055' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1558 [1/1] (1.56ns)   --->   "%tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.400i8.i9(i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_709, i8 %ref_patch_with_borde_710, i8 %ref_patch_with_borde_711, i8 %ref_patch_with_borde_712, i8 %ref_patch_with_borde_713, i8 %ref_patch_with_borde_714, i8 %ref_patch_with_borde_715, i8 %ref_patch_with_borde_716, i8 %ref_patch_with_borde_717, i8 %ref_patch_with_borde_718, i8 %ref_patch_with_borde_719, i8 %ref_patch_with_borde_720, i8 %ref_patch_with_borde_721, i8 %ref_patch_with_borde_722, i8 %ref_patch_with_borde_723, i8 %ref_patch_with_borde_724, i8 %ref_patch_with_borde_725, i8 %ref_patch_with_borde_726, i8 %ref_patch_with_borde_727, i8 %ref_patch_with_borde_728, i8 %ref_patch_with_borde_729, i8 %ref_patch_with_borde_730, i8 %ref_patch_with_borde_731, i8 %ref_patch_with_borde_732, i8 %ref_patch_with_borde_733, i8 %ref_patch_with_borde_734, i8 %ref_patch_with_borde_735, i8 %ref_patch_with_borde_736, i8 %ref_patch_with_borde_737, i8 %ref_patch_with_borde_738, i8 %ref_patch_with_borde_739, i8 %ref_patch_with_borde_740, i8 %ref_patch_with_borde_741, i8 %ref_patch_with_borde_742, i8 %ref_patch_with_borde_743, i8 %ref_patch_with_borde_744, i8 %ref_patch_with_borde_745, i8 %ref_patch_with_borde_746, i8 %ref_patch_with_borde_747, i8 %ref_patch_with_borde_748, i8 %ref_patch_with_borde_749, i8 %ref_patch_with_borde_750, i8 %ref_patch_with_borde_751, i8 %ref_patch_with_borde_752, i8 %ref_patch_with_borde_753, i8 %ref_patch_with_borde_754, i8 %ref_patch_with_borde_755, i8 %ref_patch_with_borde_756, i8 %ref_patch_with_borde_757, i8 %ref_patch_with_borde_758, i8 %ref_patch_with_borde_759, i8 %ref_patch_with_borde_760, i8 %ref_patch_with_borde_761, i8 %ref_patch_with_borde_762, i8 %ref_patch_with_borde_763, i8 %ref_patch_with_borde_764, i8 %ref_patch_with_borde_765, i8 %ref_patch_with_borde_766, i8 %ref_patch_with_borde_767, i8 %ref_patch_with_borde_768, i8 %ref_patch_with_borde_769, i8 %ref_patch_with_borde_770, i8 %ref_patch_with_borde_771, i8 %ref_patch_with_borde_772, i8 %ref_patch_with_borde_773, i8 %ref_patch_with_borde_774, i8 %ref_patch_with_borde_775, i8 %ref_patch_with_borde_776, i8 %ref_patch_with_borde_777, i8 %ref_patch_with_borde_1020, i8 %ref_patch_with_borde_1021, i8 %ref_patch_with_borde_1022, i8 %ref_patch_with_borde_1023, i8 %ref_patch_with_borde_1024, i8 %ref_patch_with_borde_1025, i8 %ref_patch_with_borde_1026, i8 %ref_patch_with_borde_1027, i8 %ref_patch_with_borde_1028, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_787, i8 %ref_patch_with_borde_788, i8 %ref_patch_with_borde_789, i8 %ref_patch_with_borde_790, i8 %ref_patch_with_borde_791, i8 %ref_patch_with_borde_792, i8 %ref_patch_with_borde_793, i8 %ref_patch_with_borde_794, i8 %ref_patch_with_borde_795, i8 %ref_patch_with_borde_796, i8 %ref_patch_with_borde_797, i8 %ref_patch_with_borde_798, i8 %ref_patch_with_borde_799, i8 %ref_patch_with_borde_800, i8 %ref_patch_with_borde_801, i8 %ref_patch_with_borde_802, i8 %ref_patch_with_borde_803, i8 %ref_patch_with_borde_804, i8 %ref_patch_with_borde_805, i8 %ref_patch_with_borde_806, i8 %ref_patch_with_borde_807, i8 %ref_patch_with_borde_808, i8 %ref_patch_with_borde_809, i8 %ref_patch_with_borde_810, i8 %ref_patch_with_borde_811, i8 %ref_patch_with_borde_812, i8 %ref_patch_with_borde_813, i8 %ref_patch_with_borde_814, i8 %ref_patch_with_borde_815, i8 %ref_patch_with_borde_816, i8 %ref_patch_with_borde_817, i8 %ref_patch_with_borde_818, i8 %ref_patch_with_borde_819, i8 %ref_patch_with_borde_820, i8 %ref_patch_with_borde_821, i8 %ref_patch_with_borde_822, i8 %ref_patch_with_borde_823, i8 %ref_patch_with_borde_824, i8 %ref_patch_with_borde_825, i8 %ref_patch_with_borde_826, i8 %ref_patch_with_borde_827, i8 %ref_patch_with_borde_828, i8 %ref_patch_with_borde_829, i8 %ref_patch_with_borde_830, i8 %ref_patch_with_borde_831, i8 %ref_patch_with_borde_832, i8 %ref_patch_with_borde_833, i8 %ref_patch_with_borde_834, i8 %ref_patch_with_borde_835, i8 %ref_patch_with_borde_836, i8 %ref_patch_with_borde_837, i8 %ref_patch_with_borde_838, i8 %ref_patch_with_borde_839, i8 %ref_patch_with_borde_840, i8 %ref_patch_with_borde_841, i8 %ref_patch_with_borde_842, i8 %ref_patch_with_borde_843, i8 %ref_patch_with_borde_844, i8 %ref_patch_with_borde_845, i8 %ref_patch_with_borde_846, i8 %ref_patch_with_borde_847, i8 %ref_patch_with_borde_848, i8 %ref_patch_with_borde_849, i8 %ref_patch_with_borde_850, i8 %ref_patch_with_borde_851, i8 %ref_patch_with_borde_852, i8 %ref_patch_with_borde_853, i8 %ref_patch_with_borde_854, i8 %ref_patch_with_borde_855, i8 %ref_patch_with_borde_1029, i8 %ref_patch_with_borde_1030, i8 %ref_patch_with_borde_1031, i8 %ref_patch_with_borde_1032, i8 %ref_patch_with_borde_1033, i8 %ref_patch_with_borde_1034, i8 %ref_patch_with_borde_1035, i8 %ref_patch_with_borde_1036, i8 %ref_patch_with_borde_1037, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_865, i8 %ref_patch_with_borde_866, i8 %ref_patch_with_borde_867, i8 %ref_patch_with_borde_868, i8 %ref_patch_with_borde_869, i8 %ref_patch_with_borde_870, i8 %ref_patch_with_borde_871, i8 %ref_patch_with_borde_872, i8 %ref_patch_with_borde_873, i8 %ref_patch_with_borde_874, i8 %ref_patch_with_borde_875, i8 %ref_patch_with_borde_876, i8 %ref_patch_with_borde_877, i8 %ref_patch_with_borde_878, i8 %ref_patch_with_borde_879, i8 %ref_patch_with_borde_880, i8 %ref_patch_with_borde_881, i8 %ref_patch_with_borde_882, i8 %ref_patch_with_borde_883, i8 %ref_patch_with_borde_884, i8 %ref_patch_with_borde_885, i8 %ref_patch_with_borde_886, i8 %ref_patch_with_borde_887, i8 %ref_patch_with_borde_888, i8 %ref_patch_with_borde_889, i8 %ref_patch_with_borde_890, i8 %ref_patch_with_borde_891, i8 %ref_patch_with_borde_892, i8 %ref_patch_with_borde_893, i8 %ref_patch_with_borde_894, i8 %ref_patch_with_borde_895, i8 %ref_patch_with_borde_896, i8 %ref_patch_with_borde_897, i8 %ref_patch_with_borde_898, i8 %ref_patch_with_borde_899, i8 %ref_patch_with_borde_900, i8 %ref_patch_with_borde_901, i8 %ref_patch_with_borde_902, i8 %ref_patch_with_borde_903, i8 %ref_patch_with_borde_904, i8 %ref_patch_with_borde_905, i8 %ref_patch_with_borde_906, i8 %ref_patch_with_borde_907, i8 %ref_patch_with_borde_908, i8 %ref_patch_with_borde_909, i8 %ref_patch_with_borde_910, i8 %ref_patch_with_borde_911, i8 %ref_patch_with_borde_912, i8 %ref_patch_with_borde_913, i8 %ref_patch_with_borde_914, i8 %ref_patch_with_borde_915, i8 %ref_patch_with_borde_916, i8 %ref_patch_with_borde_917, i8 %ref_patch_with_borde_918, i8 %ref_patch_with_borde_919, i8 %ref_patch_with_borde_920, i8 %ref_patch_with_borde_921, i8 %ref_patch_with_borde_922, i8 %ref_patch_with_borde_923, i8 %ref_patch_with_borde_924, i8 %ref_patch_with_borde_925, i8 %ref_patch_with_borde_926, i8 %ref_patch_with_borde_927, i8 %ref_patch_with_borde_928, i8 %ref_patch_with_borde_929, i8 %ref_patch_with_borde_930, i8 %ref_patch_with_borde_931, i8 %ref_patch_with_borde_932, i8 %ref_patch_with_borde_933, i8 %ref_patch_with_borde_1038, i8 %ref_patch_with_borde_1039, i8 %ref_patch_with_borde_1040, i8 %ref_patch_with_borde_1041, i8 %ref_patch_with_borde_1042, i8 %ref_patch_with_borde_1043, i8 %ref_patch_with_borde_1044, i8 %ref_patch_with_borde_1045, i8 %ref_patch_with_borde_1046, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 undef, i8 %ref_patch_with_borde_943, i8 %ref_patch_with_borde_944, i8 %ref_patch_with_borde_945, i8 %ref_patch_with_borde_946, i8 %ref_patch_with_borde_947, i8 %ref_patch_with_borde_948, i8 %ref_patch_with_borde_949, i8 %ref_patch_with_borde_950, i8 %ref_patch_with_borde_951, i8 %ref_patch_with_borde_952, i8 %ref_patch_with_borde_953, i8 %ref_patch_with_borde_954, i8 %ref_patch_with_borde_955, i8 %ref_patch_with_borde_956, i8 %ref_patch_with_borde_957, i8 %ref_patch_with_borde_958, i8 %ref_patch_with_borde_959, i8 %ref_patch_with_borde_960, i8 %ref_patch_with_borde_961, i8 %ref_patch_with_borde_962, i8 %ref_patch_with_borde_963, i8 %ref_patch_with_borde_964, i8 %ref_patch_with_borde_965, i8 %ref_patch_with_borde_966, i8 %ref_patch_with_borde_967, i8 %ref_patch_with_borde_968, i8 %ref_patch_with_borde_969, i8 %ref_patch_with_borde_970, i8 %ref_patch_with_borde_971, i8 %ref_patch_with_borde_972, i8 %ref_patch_with_borde_973, i8 %ref_patch_with_borde_974, i8 %ref_patch_with_borde_975, i8 %ref_patch_with_borde_976, i8 %ref_patch_with_borde_977, i8 %ref_patch_with_borde_978, i8 %ref_patch_with_borde_979, i8 %ref_patch_with_borde_980, i8 %ref_patch_with_borde_981, i8 %ref_patch_with_borde_982, i8 %ref_patch_with_borde_983, i8 %ref_patch_with_borde_984, i8 %ref_patch_with_borde_985, i8 %ref_patch_with_borde_986, i8 %ref_patch_with_borde_987, i8 %ref_patch_with_borde_988, i8 %ref_patch_with_borde_989, i8 %ref_patch_with_borde_990, i8 %ref_patch_with_borde_991, i8 %ref_patch_with_borde_992, i8 %ref_patch_with_borde_993, i8 %ref_patch_with_borde_994, i8 %ref_patch_with_borde_995, i8 %ref_patch_with_borde_996, i8 %ref_patch_with_borde_997, i8 %ref_patch_with_borde_998, i8 %ref_patch_with_borde_999, i8 %ref_patch_with_borde_1000, i8 %ref_patch_with_borde_1001, i8 %ref_patch_with_borde_1002, i8 %ref_patch_with_borde_1003, i8 %ref_patch_with_borde_1004, i8 %ref_patch_with_borde_1005, i8 %ref_patch_with_borde_1006, i8 %ref_patch_with_borde_1007, i8 %ref_patch_with_borde_1008, i8 %ref_patch_with_borde_1009, i8 %ref_patch_with_borde_1010, i8 %ref_patch_with_borde_1011, i8 %ref_patch_with_borde_1047, i8 %ref_patch_with_borde_1048, i8 %ref_patch_with_borde_1049, i8 %ref_patch_with_borde_1050, i8 %ref_patch_with_borde_1051, i8 %ref_patch_with_borde_1052, i8 %ref_patch_with_borde_1053, i8 %ref_patch_with_borde_1054, i8 %ref_patch_with_borde_1055, i8 undef, i9 %tmp_63) nounwind" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1558 'mux' 'tmp_64' <Predicate = (!exitcond_i)> <Delay = 1.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i8 %tmp_64 to i9" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1559 'zext' 'tmp_70_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node tmp_77_t)   --->   "%tmp_65 = or i7 %tmp_38, 1" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1560 'or' 'tmp_65' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1561 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_77_t = add i7 %tmp_60_cast1, %tmp_65" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1561 'add' 'tmp_77_t' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_66 = zext i7 %tmp_77_t to i9" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1562 'zext' 'tmp_66' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1563 [1/1] (0.77ns)   --->   "%tmp_67 = add i9 %tmp_66, %tmp_9" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1563 'add' 'tmp_67' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1564 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1056 = load i8* @ref_patch_with_borde_399, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1564 'load' 'ref_patch_with_borde_1056' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1565 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1057 = load i8* @ref_patch_with_borde_400, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1565 'load' 'ref_patch_with_borde_1057' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1566 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1058 = load i8* @ref_patch_with_borde_411, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1566 'load' 'ref_patch_with_borde_1058' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1567 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1059 = load i8* @ref_patch_with_borde_422, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1567 'load' 'ref_patch_with_borde_1059' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1568 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1060 = load i8* @ref_patch_with_borde_433, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1568 'load' 'ref_patch_with_borde_1060' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1569 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1061 = load i8* @ref_patch_with_borde_444, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1569 'load' 'ref_patch_with_borde_1061' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1570 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1062 = load i8* @ref_patch_with_borde_455, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1570 'load' 'ref_patch_with_borde_1062' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1571 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1063 = load i8* @ref_patch_with_borde_466, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1571 'load' 'ref_patch_with_borde_1063' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1572 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1064 = load i8* @ref_patch_with_borde_477, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1572 'load' 'ref_patch_with_borde_1064' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1573 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1065 = load i8* @ref_patch_with_borde_488, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1573 'load' 'ref_patch_with_borde_1065' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1574 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1066 = load i8* @ref_patch_with_borde_498, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1574 'load' 'ref_patch_with_borde_1066' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1575 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1067 = load i8* @ref_patch_with_borde_499, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1575 'load' 'ref_patch_with_borde_1067' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1576 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1068 = load i8* @ref_patch_with_borde_500, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1576 'load' 'ref_patch_with_borde_1068' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1577 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1069 = load i8* @ref_patch_with_borde_511, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1577 'load' 'ref_patch_with_borde_1069' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1578 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1070 = load i8* @ref_patch_with_borde_522, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1578 'load' 'ref_patch_with_borde_1070' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1579 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1071 = load i8* @ref_patch_with_borde_533, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1579 'load' 'ref_patch_with_borde_1071' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1580 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1072 = load i8* @ref_patch_with_borde_544, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1580 'load' 'ref_patch_with_borde_1072' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1581 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1073 = load i8* @ref_patch_with_borde_555, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1581 'load' 'ref_patch_with_borde_1073' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1582 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1074 = load i8* @ref_patch_with_borde_566, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1582 'load' 'ref_patch_with_borde_1074' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1583 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1075 = load i8* @ref_patch_with_borde_577, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1583 'load' 'ref_patch_with_borde_1075' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1584 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1076 = load i8* @ref_patch_with_borde_588, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1584 'load' 'ref_patch_with_borde_1076' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1585 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1077 = load i8* @ref_patch_with_borde_598, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1585 'load' 'ref_patch_with_borde_1077' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1586 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1078 = load i8* @ref_patch_with_borde_599, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1586 'load' 'ref_patch_with_borde_1078' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1587 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1079 = load i8* @ref_patch_with_borde_600, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1587 'load' 'ref_patch_with_borde_1079' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1588 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1080 = load i8* @ref_patch_with_borde_611, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1588 'load' 'ref_patch_with_borde_1080' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1589 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1081 = load i8* @ref_patch_with_borde_622, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1589 'load' 'ref_patch_with_borde_1081' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1590 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1082 = load i8* @ref_patch_with_borde_633, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1590 'load' 'ref_patch_with_borde_1082' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1591 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1083 = load i8* @ref_patch_with_borde_644, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1591 'load' 'ref_patch_with_borde_1083' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1592 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1084 = load i8* @ref_patch_with_borde_655, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1592 'load' 'ref_patch_with_borde_1084' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1593 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1085 = load i8* @ref_patch_with_borde_666, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1593 'load' 'ref_patch_with_borde_1085' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1594 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1086 = load i8* @ref_patch_with_borde_677, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1594 'load' 'ref_patch_with_borde_1086' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1595 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1087 = load i8* @ref_patch_with_borde_688, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1595 'load' 'ref_patch_with_borde_1087' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1596 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1088 = load i8* @ref_patch_with_borde_698, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1596 'load' 'ref_patch_with_borde_1088' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1597 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1089 = load i8* @ref_patch_with_borde_99, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1597 'load' 'ref_patch_with_borde_1089' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1598 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1090 = load i8* @ref_patch_with_borde_98, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1598 'load' 'ref_patch_with_borde_1090' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1599 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1091 = load i8* @ref_patch_with_borde_87, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1599 'load' 'ref_patch_with_borde_1091' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1600 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1092 = load i8* @ref_patch_with_borde_76, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1600 'load' 'ref_patch_with_borde_1092' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1601 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1093 = load i8* @ref_patch_with_borde_65, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1601 'load' 'ref_patch_with_borde_1093' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1602 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1094 = load i8* @ref_patch_with_borde_54, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1602 'load' 'ref_patch_with_borde_1094' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1603 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1095 = load i8* @ref_patch_with_borde_43, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1603 'load' 'ref_patch_with_borde_1095' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1604 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1096 = load i8* @ref_patch_with_borde_32, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1604 'load' 'ref_patch_with_borde_1096' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1605 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1097 = load i8* @ref_patch_with_borde_21, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1605 'load' 'ref_patch_with_borde_1097' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1606 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1098 = load i8* @ref_patch_with_borde_10, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1606 'load' 'ref_patch_with_borde_1098' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1607 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1099 = load i8* @ref_patch_with_borde, align 1" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1607 'load' 'ref_patch_with_borde_1099' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1608 [1/1] (1.56ns)   --->   "%tmp_68 = call i8 @_ssdm_op_Mux.ap_auto.400i8.i9(i8 %ref_patch_with_borde_1056, i8 %ref_patch_with_borde_1057, i8 %ref_patch_with_borde_1058, i8 %ref_patch_with_borde_1059, i8 %ref_patch_with_borde_1060, i8 %ref_patch_with_borde_1061, i8 %ref_patch_with_borde_1062, i8 %ref_patch_with_borde_1063, i8 %ref_patch_with_borde_1064, i8 %ref_patch_with_borde_1065, i8 %ref_patch_with_borde_1012, i8 %ref_patch_with_borde_1013, i8 %ref_patch_with_borde_700, i8 %ref_patch_with_borde_701, i8 %ref_patch_with_borde_702, i8 %ref_patch_with_borde_703, i8 %ref_patch_with_borde_704, i8 %ref_patch_with_borde_705, i8 %ref_patch_with_borde_706, i8 %ref_patch_with_borde_707, i8 %ref_patch_with_borde_708, i8 %ref_patch_with_borde_709, i8 %ref_patch_with_borde_710, i8 %ref_patch_with_borde_711, i8 %ref_patch_with_borde_712, i8 %ref_patch_with_borde_713, i8 %ref_patch_with_borde_714, i8 %ref_patch_with_borde_715, i8 %ref_patch_with_borde_716, i8 %ref_patch_with_borde_717, i8 %ref_patch_with_borde_718, i8 %ref_patch_with_borde_719, i8 %ref_patch_with_borde_720, i8 %ref_patch_with_borde_721, i8 %ref_patch_with_borde_722, i8 %ref_patch_with_borde_723, i8 %ref_patch_with_borde_724, i8 %ref_patch_with_borde_725, i8 %ref_patch_with_borde_726, i8 %ref_patch_with_borde_727, i8 %ref_patch_with_borde_728, i8 %ref_patch_with_borde_729, i8 %ref_patch_with_borde_730, i8 %ref_patch_with_borde_731, i8 %ref_patch_with_borde_732, i8 %ref_patch_with_borde_733, i8 %ref_patch_with_borde_734, i8 %ref_patch_with_borde_735, i8 %ref_patch_with_borde_736, i8 %ref_patch_with_borde_737, i8 %ref_patch_with_borde_738, i8 %ref_patch_with_borde_739, i8 %ref_patch_with_borde_740, i8 %ref_patch_with_borde_741, i8 %ref_patch_with_borde_742, i8 %ref_patch_with_borde_743, i8 %ref_patch_with_borde_744, i8 %ref_patch_with_borde_745, i8 %ref_patch_with_borde_746, i8 %ref_patch_with_borde_747, i8 %ref_patch_with_borde_748, i8 %ref_patch_with_borde_749, i8 %ref_patch_with_borde_750, i8 %ref_patch_with_borde_751, i8 %ref_patch_with_borde_752, i8 %ref_patch_with_borde_753, i8 %ref_patch_with_borde_754, i8 %ref_patch_with_borde_755, i8 %ref_patch_with_borde_756, i8 %ref_patch_with_borde_757, i8 %ref_patch_with_borde_758, i8 %ref_patch_with_borde_759, i8 %ref_patch_with_borde_760, i8 %ref_patch_with_borde_761, i8 %ref_patch_with_borde_762, i8 %ref_patch_with_borde_763, i8 %ref_patch_with_borde_764, i8 %ref_patch_with_borde_765, i8 %ref_patch_with_borde_766, i8 %ref_patch_with_borde_767, i8 %ref_patch_with_borde_768, i8 %ref_patch_with_borde_769, i8 %ref_patch_with_borde_770, i8 %ref_patch_with_borde_771, i8 %ref_patch_with_borde_772, i8 %ref_patch_with_borde_773, i8 %ref_patch_with_borde_774, i8 %ref_patch_with_borde_775, i8 %ref_patch_with_borde_776, i8 %ref_patch_with_borde_777, i8 %ref_patch_with_borde_1020, i8 %ref_patch_with_borde_1021, i8 %ref_patch_with_borde_1022, i8 %ref_patch_with_borde_1023, i8 %ref_patch_with_borde_1024, i8 %ref_patch_with_borde_1025, i8 %ref_patch_with_borde_1026, i8 %ref_patch_with_borde_1027, i8 %ref_patch_with_borde_1028, i8 %ref_patch_with_borde_1066, i8 %ref_patch_with_borde_1067, i8 %ref_patch_with_borde_1068, i8 %ref_patch_with_borde_1069, i8 %ref_patch_with_borde_1070, i8 %ref_patch_with_borde_1071, i8 %ref_patch_with_borde_1072, i8 %ref_patch_with_borde_1073, i8 %ref_patch_with_borde_1074, i8 %ref_patch_with_borde_1075, i8 %ref_patch_with_borde_1076, i8 %ref_patch_with_borde_1014, i8 %ref_patch_with_borde_1015, i8 %ref_patch_with_borde_778, i8 %ref_patch_with_borde_779, i8 %ref_patch_with_borde_780, i8 %ref_patch_with_borde_781, i8 %ref_patch_with_borde_782, i8 %ref_patch_with_borde_783, i8 %ref_patch_with_borde_784, i8 %ref_patch_with_borde_785, i8 %ref_patch_with_borde_786, i8 %ref_patch_with_borde_787, i8 %ref_patch_with_borde_788, i8 %ref_patch_with_borde_789, i8 %ref_patch_with_borde_790, i8 %ref_patch_with_borde_791, i8 %ref_patch_with_borde_792, i8 %ref_patch_with_borde_793, i8 %ref_patch_with_borde_794, i8 %ref_patch_with_borde_795, i8 %ref_patch_with_borde_796, i8 %ref_patch_with_borde_797, i8 %ref_patch_with_borde_798, i8 %ref_patch_with_borde_799, i8 %ref_patch_with_borde_800, i8 %ref_patch_with_borde_801, i8 %ref_patch_with_borde_802, i8 %ref_patch_with_borde_803, i8 %ref_patch_with_borde_804, i8 %ref_patch_with_borde_805, i8 %ref_patch_with_borde_806, i8 %ref_patch_with_borde_807, i8 %ref_patch_with_borde_808, i8 %ref_patch_with_borde_809, i8 %ref_patch_with_borde_810, i8 %ref_patch_with_borde_811, i8 %ref_patch_with_borde_812, i8 %ref_patch_with_borde_813, i8 %ref_patch_with_borde_814, i8 %ref_patch_with_borde_815, i8 %ref_patch_with_borde_816, i8 %ref_patch_with_borde_817, i8 %ref_patch_with_borde_818, i8 %ref_patch_with_borde_819, i8 %ref_patch_with_borde_820, i8 %ref_patch_with_borde_821, i8 %ref_patch_with_borde_822, i8 %ref_patch_with_borde_823, i8 %ref_patch_with_borde_824, i8 %ref_patch_with_borde_825, i8 %ref_patch_with_borde_826, i8 %ref_patch_with_borde_827, i8 %ref_patch_with_borde_828, i8 %ref_patch_with_borde_829, i8 %ref_patch_with_borde_830, i8 %ref_patch_with_borde_831, i8 %ref_patch_with_borde_832, i8 %ref_patch_with_borde_833, i8 %ref_patch_with_borde_834, i8 %ref_patch_with_borde_835, i8 %ref_patch_with_borde_836, i8 %ref_patch_with_borde_837, i8 %ref_patch_with_borde_838, i8 %ref_patch_with_borde_839, i8 %ref_patch_with_borde_840, i8 %ref_patch_with_borde_841, i8 %ref_patch_with_borde_842, i8 %ref_patch_with_borde_843, i8 %ref_patch_with_borde_844, i8 %ref_patch_with_borde_845, i8 %ref_patch_with_borde_846, i8 %ref_patch_with_borde_847, i8 %ref_patch_with_borde_848, i8 %ref_patch_with_borde_849, i8 %ref_patch_with_borde_850, i8 %ref_patch_with_borde_851, i8 %ref_patch_with_borde_852, i8 %ref_patch_with_borde_853, i8 %ref_patch_with_borde_854, i8 %ref_patch_with_borde_855, i8 %ref_patch_with_borde_1029, i8 %ref_patch_with_borde_1030, i8 %ref_patch_with_borde_1031, i8 %ref_patch_with_borde_1032, i8 %ref_patch_with_borde_1033, i8 %ref_patch_with_borde_1034, i8 %ref_patch_with_borde_1035, i8 %ref_patch_with_borde_1036, i8 %ref_patch_with_borde_1037, i8 %ref_patch_with_borde_1077, i8 %ref_patch_with_borde_1078, i8 %ref_patch_with_borde_1079, i8 %ref_patch_with_borde_1080, i8 %ref_patch_with_borde_1081, i8 %ref_patch_with_borde_1082, i8 %ref_patch_with_borde_1083, i8 %ref_patch_with_borde_1084, i8 %ref_patch_with_borde_1085, i8 %ref_patch_with_borde_1086, i8 %ref_patch_with_borde_1087, i8 %ref_patch_with_borde_1016, i8 %ref_patch_with_borde_1017, i8 %ref_patch_with_borde_856, i8 %ref_patch_with_borde_857, i8 %ref_patch_with_borde_858, i8 %ref_patch_with_borde_859, i8 %ref_patch_with_borde_860, i8 %ref_patch_with_borde_861, i8 %ref_patch_with_borde_862, i8 %ref_patch_with_borde_863, i8 %ref_patch_with_borde_864, i8 %ref_patch_with_borde_865, i8 %ref_patch_with_borde_866, i8 %ref_patch_with_borde_867, i8 %ref_patch_with_borde_868, i8 %ref_patch_with_borde_869, i8 %ref_patch_with_borde_870, i8 %ref_patch_with_borde_871, i8 %ref_patch_with_borde_872, i8 %ref_patch_with_borde_873, i8 %ref_patch_with_borde_874, i8 %ref_patch_with_borde_875, i8 %ref_patch_with_borde_876, i8 %ref_patch_with_borde_877, i8 %ref_patch_with_borde_878, i8 %ref_patch_with_borde_879, i8 %ref_patch_with_borde_880, i8 %ref_patch_with_borde_881, i8 %ref_patch_with_borde_882, i8 %ref_patch_with_borde_883, i8 %ref_patch_with_borde_884, i8 %ref_patch_with_borde_885, i8 %ref_patch_with_borde_886, i8 %ref_patch_with_borde_887, i8 %ref_patch_with_borde_888, i8 %ref_patch_with_borde_889, i8 %ref_patch_with_borde_890, i8 %ref_patch_with_borde_891, i8 %ref_patch_with_borde_892, i8 %ref_patch_with_borde_893, i8 %ref_patch_with_borde_894, i8 %ref_patch_with_borde_895, i8 %ref_patch_with_borde_896, i8 %ref_patch_with_borde_897, i8 %ref_patch_with_borde_898, i8 %ref_patch_with_borde_899, i8 %ref_patch_with_borde_900, i8 %ref_patch_with_borde_901, i8 %ref_patch_with_borde_902, i8 %ref_patch_with_borde_903, i8 %ref_patch_with_borde_904, i8 %ref_patch_with_borde_905, i8 %ref_patch_with_borde_906, i8 %ref_patch_with_borde_907, i8 %ref_patch_with_borde_908, i8 %ref_patch_with_borde_909, i8 %ref_patch_with_borde_910, i8 %ref_patch_with_borde_911, i8 %ref_patch_with_borde_912, i8 %ref_patch_with_borde_913, i8 %ref_patch_with_borde_914, i8 %ref_patch_with_borde_915, i8 %ref_patch_with_borde_916, i8 %ref_patch_with_borde_917, i8 %ref_patch_with_borde_918, i8 %ref_patch_with_borde_919, i8 %ref_patch_with_borde_920, i8 %ref_patch_with_borde_921, i8 %ref_patch_with_borde_922, i8 %ref_patch_with_borde_923, i8 %ref_patch_with_borde_924, i8 %ref_patch_with_borde_925, i8 %ref_patch_with_borde_926, i8 %ref_patch_with_borde_927, i8 %ref_patch_with_borde_928, i8 %ref_patch_with_borde_929, i8 %ref_patch_with_borde_930, i8 %ref_patch_with_borde_931, i8 %ref_patch_with_borde_932, i8 %ref_patch_with_borde_933, i8 %ref_patch_with_borde_1038, i8 %ref_patch_with_borde_1039, i8 %ref_patch_with_borde_1040, i8 %ref_patch_with_borde_1041, i8 %ref_patch_with_borde_1042, i8 %ref_patch_with_borde_1043, i8 %ref_patch_with_borde_1044, i8 %ref_patch_with_borde_1045, i8 %ref_patch_with_borde_1046, i8 %ref_patch_with_borde_1088, i8 %ref_patch_with_borde_1089, i8 %ref_patch_with_borde_1090, i8 %ref_patch_with_borde_1091, i8 %ref_patch_with_borde_1092, i8 %ref_patch_with_borde_1093, i8 %ref_patch_with_borde_1094, i8 %ref_patch_with_borde_1095, i8 %ref_patch_with_borde_1096, i8 %ref_patch_with_borde_1097, i8 %ref_patch_with_borde_1098, i8 %ref_patch_with_borde_1018, i8 %ref_patch_with_borde_1019, i8 %ref_patch_with_borde_934, i8 %ref_patch_with_borde_935, i8 %ref_patch_with_borde_936, i8 %ref_patch_with_borde_937, i8 %ref_patch_with_borde_938, i8 %ref_patch_with_borde_939, i8 %ref_patch_with_borde_940, i8 %ref_patch_with_borde_941, i8 %ref_patch_with_borde_942, i8 %ref_patch_with_borde_943, i8 %ref_patch_with_borde_944, i8 %ref_patch_with_borde_945, i8 %ref_patch_with_borde_946, i8 %ref_patch_with_borde_947, i8 %ref_patch_with_borde_948, i8 %ref_patch_with_borde_949, i8 %ref_patch_with_borde_950, i8 %ref_patch_with_borde_951, i8 %ref_patch_with_borde_952, i8 %ref_patch_with_borde_953, i8 %ref_patch_with_borde_954, i8 %ref_patch_with_borde_955, i8 %ref_patch_with_borde_956, i8 %ref_patch_with_borde_957, i8 %ref_patch_with_borde_958, i8 %ref_patch_with_borde_959, i8 %ref_patch_with_borde_960, i8 %ref_patch_with_borde_961, i8 %ref_patch_with_borde_962, i8 %ref_patch_with_borde_963, i8 %ref_patch_with_borde_964, i8 %ref_patch_with_borde_965, i8 %ref_patch_with_borde_966, i8 %ref_patch_with_borde_967, i8 %ref_patch_with_borde_968, i8 %ref_patch_with_borde_969, i8 %ref_patch_with_borde_970, i8 %ref_patch_with_borde_971, i8 %ref_patch_with_borde_972, i8 %ref_patch_with_borde_973, i8 %ref_patch_with_borde_974, i8 %ref_patch_with_borde_975, i8 %ref_patch_with_borde_976, i8 %ref_patch_with_borde_977, i8 %ref_patch_with_borde_978, i8 %ref_patch_with_borde_979, i8 %ref_patch_with_borde_980, i8 %ref_patch_with_borde_981, i8 %ref_patch_with_borde_982, i8 %ref_patch_with_borde_983, i8 %ref_patch_with_borde_984, i8 %ref_patch_with_borde_985, i8 %ref_patch_with_borde_986, i8 %ref_patch_with_borde_987, i8 %ref_patch_with_borde_988, i8 %ref_patch_with_borde_989, i8 %ref_patch_with_borde_990, i8 %ref_patch_with_borde_991, i8 %ref_patch_with_borde_992, i8 %ref_patch_with_borde_993, i8 %ref_patch_with_borde_994, i8 %ref_patch_with_borde_995, i8 %ref_patch_with_borde_996, i8 %ref_patch_with_borde_997, i8 %ref_patch_with_borde_998, i8 %ref_patch_with_borde_999, i8 %ref_patch_with_borde_1000, i8 %ref_patch_with_borde_1001, i8 %ref_patch_with_borde_1002, i8 %ref_patch_with_borde_1003, i8 %ref_patch_with_borde_1004, i8 %ref_patch_with_borde_1005, i8 %ref_patch_with_borde_1006, i8 %ref_patch_with_borde_1007, i8 %ref_patch_with_borde_1008, i8 %ref_patch_with_borde_1009, i8 %ref_patch_with_borde_1010, i8 %ref_patch_with_borde_1011, i8 %ref_patch_with_borde_1047, i8 %ref_patch_with_borde_1048, i8 %ref_patch_with_borde_1049, i8 %ref_patch_with_borde_1050, i8 %ref_patch_with_borde_1051, i8 %ref_patch_with_borde_1052, i8 %ref_patch_with_borde_1053, i8 %ref_patch_with_borde_1054, i8 %ref_patch_with_borde_1055, i8 %ref_patch_with_borde_1099, i9 %tmp_67) nounwind" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1608 'mux' 'tmp_68' <Predicate = (!exitcond_i)> <Delay = 1.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i8 %tmp_68 to i9" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1609 'zext' 'tmp_75_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_32 : Operation 1610 [1/1] (0.76ns)   --->   "%tmp_69 = sub i9 %tmp_70_cast, %tmp_75_cast" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1610 'sub' 'tmp_69' <Predicate = (!exitcond_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 7.89>
ST_33 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_84 = sext i9 %tmp_56 to i32" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1611 'sext' 'tmp_84' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_33 : Operation 1612 [3/3] (7.89ns)   --->   "%tmp_60 = sitofp i32 %tmp_84 to float" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1612 'sitofp' 'tmp_60' <Predicate = (!exitcond_i)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 29> <Delay = 7.89>
ST_34 : Operation 1613 [2/3] (7.89ns)   --->   "%tmp_60 = sitofp i32 %tmp_84 to float" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1613 'sitofp' 'tmp_60' <Predicate = (!exitcond_i)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_85 = sext i9 %tmp_69 to i32" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1614 'sext' 'tmp_85' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_34 : Operation 1615 [3/3] (7.89ns)   --->   "%tmp_70 = sitofp i32 %tmp_85 to float" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1615 'sitofp' 'tmp_70' <Predicate = (!exitcond_i)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 30> <Delay = 7.89>
ST_35 : Operation 1616 [1/3] (7.89ns)   --->   "%tmp_60 = sitofp i32 %tmp_84 to float" [batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157]   --->   Operation 1616 'sitofp' 'tmp_60' <Predicate = (!exitcond_i)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1617 [2/3] (7.89ns)   --->   "%tmp_70 = sitofp i32 %tmp_85 to float" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1617 'sitofp' 'tmp_70' <Predicate = (!exitcond_i)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 31> <Delay = 8.41>
ST_36 : Operation 1618 [1/3] (7.89ns)   --->   "%tmp_70 = sitofp i32 %tmp_85 to float" [batch_align2d_hls/align2d.c:34->batch_align2d_hls/align2d.c:157]   --->   Operation 1618 'sitofp' 'tmp_70' <Predicate = (!exitcond_i)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1619 [2/2] (8.41ns)   --->   "%tmp_71 = fmul float %tmp_60, %tmp_60" [batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157]   --->   Operation 1619 'fmul' 'tmp_71' <Predicate = (!exitcond_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1620 [4/4] (6.43ns)   --->   "%tmp_75 = fadd float %tmp_60, %tmp_4" [batch_align2d_hls/align2d.c:42->batch_align2d_hls/align2d.c:157]   --->   Operation 1620 'fadd' 'tmp_75' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 8.41>
ST_37 : Operation 1621 [1/2] (8.41ns)   --->   "%tmp_71 = fmul float %tmp_60, %tmp_60" [batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157]   --->   Operation 1621 'fmul' 'tmp_71' <Predicate = (!exitcond_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1622 [2/2] (8.41ns)   --->   "%tmp_73 = fmul float %tmp_60, %tmp_70" [batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157]   --->   Operation 1622 'fmul' 'tmp_73' <Predicate = (!exitcond_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1623 [3/4] (6.43ns)   --->   "%tmp_75 = fadd float %tmp_60, %tmp_4" [batch_align2d_hls/align2d.c:42->batch_align2d_hls/align2d.c:157]   --->   Operation 1623 'fadd' 'tmp_75' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1624 [4/4] (6.43ns)   --->   "%tmp_78 = fadd float %tmp_70, %tmp_2" [batch_align2d_hls/align2d.c:44->batch_align2d_hls/align2d.c:157]   --->   Operation 1624 'fadd' 'tmp_78' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 8.41>
ST_38 : Operation 1625 [4/4] (6.43ns)   --->   "%tmp_72 = fadd float %tmp_71, %tmp_10" [batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157]   --->   Operation 1625 'fadd' 'tmp_72' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1626 [1/2] (8.41ns)   --->   "%tmp_73 = fmul float %tmp_60, %tmp_70" [batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157]   --->   Operation 1626 'fmul' 'tmp_73' <Predicate = (!exitcond_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1627 [2/4] (6.43ns)   --->   "%tmp_75 = fadd float %tmp_60, %tmp_4" [batch_align2d_hls/align2d.c:42->batch_align2d_hls/align2d.c:157]   --->   Operation 1627 'fadd' 'tmp_75' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1628 [2/2] (8.41ns)   --->   "%tmp_76 = fmul float %tmp_70, %tmp_70" [batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157]   --->   Operation 1628 'fmul' 'tmp_76' <Predicate = (!exitcond_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1629 [3/4] (6.43ns)   --->   "%tmp_78 = fadd float %tmp_70, %tmp_2" [batch_align2d_hls/align2d.c:44->batch_align2d_hls/align2d.c:157]   --->   Operation 1629 'fadd' 'tmp_78' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 8.41>
ST_39 : Operation 1630 [3/4] (6.43ns)   --->   "%tmp_72 = fadd float %tmp_71, %tmp_10" [batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157]   --->   Operation 1630 'fadd' 'tmp_72' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1631 [4/4] (6.43ns)   --->   "%tmp_74 = fadd float %tmp_73, %tmp_5" [batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157]   --->   Operation 1631 'fadd' 'tmp_74' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1632 [1/4] (6.43ns)   --->   "%tmp_75 = fadd float %tmp_60, %tmp_4" [batch_align2d_hls/align2d.c:42->batch_align2d_hls/align2d.c:157]   --->   Operation 1632 'fadd' 'tmp_75' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1633 [1/2] (8.41ns)   --->   "%tmp_76 = fmul float %tmp_70, %tmp_70" [batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157]   --->   Operation 1633 'fmul' 'tmp_76' <Predicate = (!exitcond_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1634 [2/4] (6.43ns)   --->   "%tmp_78 = fadd float %tmp_70, %tmp_2" [batch_align2d_hls/align2d.c:44->batch_align2d_hls/align2d.c:157]   --->   Operation 1634 'fadd' 'tmp_78' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 6.43>
ST_40 : Operation 1635 [2/4] (6.43ns)   --->   "%tmp_72 = fadd float %tmp_71, %tmp_10" [batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157]   --->   Operation 1635 'fadd' 'tmp_72' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1636 [3/4] (6.43ns)   --->   "%tmp_74 = fadd float %tmp_73, %tmp_5" [batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157]   --->   Operation 1636 'fadd' 'tmp_74' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1637 [4/4] (6.43ns)   --->   "%tmp_77 = fadd float %tmp_76, %tmp_s" [batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157]   --->   Operation 1637 'fadd' 'tmp_77' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1638 [1/4] (6.43ns)   --->   "%tmp_78 = fadd float %tmp_70, %tmp_2" [batch_align2d_hls/align2d.c:44->batch_align2d_hls/align2d.c:157]   --->   Operation 1638 'fadd' 'tmp_78' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 6.43>
ST_41 : Operation 1639 [1/4] (6.43ns)   --->   "%tmp_72 = fadd float %tmp_71, %tmp_10" [batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157]   --->   Operation 1639 'fadd' 'tmp_72' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1640 [2/4] (6.43ns)   --->   "%tmp_74 = fadd float %tmp_73, %tmp_5" [batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157]   --->   Operation 1640 'fadd' 'tmp_74' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1641 [3/4] (6.43ns)   --->   "%tmp_77 = fadd float %tmp_76, %tmp_s" [batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157]   --->   Operation 1641 'fadd' 'tmp_77' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 6.43>
ST_42 : Operation 1642 [1/4] (6.43ns)   --->   "%tmp_74 = fadd float %tmp_73, %tmp_5" [batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157]   --->   Operation 1642 'fadd' 'tmp_74' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1643 [2/4] (6.43ns)   --->   "%tmp_77 = fadd float %tmp_76, %tmp_s" [batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157]   --->   Operation 1643 'fadd' 'tmp_77' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 6.43>
ST_43 : Operation 1644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind" [batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157]   --->   Operation 1644 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_43 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2) nounwind" [batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157]   --->   Operation 1645 'specregionbegin' 'tmp_35' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_43 : Operation 1646 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:25->batch_align2d_hls/align2d.c:157]   --->   Operation 1646 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_43 : Operation 1647 [1/4] (6.43ns)   --->   "%tmp_77 = fadd float %tmp_76, %tmp_s" [batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157]   --->   Operation 1647 'fadd' 'tmp_77' <Predicate = (!exitcond_i)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1648 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp_35) nounwind" [batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:157]   --->   Operation 1648 'specregionend' 'empty_15' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_43 : Operation 1649 [1/1] (0.00ns)   --->   "br label %2" [batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157]   --->   Operation 1649 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 44 <SV = 28> <Delay = 8.41>
ST_44 : Operation 1650 [2/2] (8.41ns)   --->   "%tmp_13 = fmul float %tmp_5, 2.500000e-01" [batch_align2d_hls/align2d.c:51->batch_align2d_hls/align2d.c:157]   --->   Operation 1650 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1651 [2/2] (8.41ns)   --->   "%tmp_14 = fmul float %tmp_4, 5.000000e-01" [batch_align2d_hls/align2d.c:52->batch_align2d_hls/align2d.c:157]   --->   Operation 1651 'fmul' 'tmp_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1652 [2/2] (8.41ns)   --->   "%tmp_16 = fmul float %tmp_2, 5.000000e-01" [batch_align2d_hls/align2d.c:54->batch_align2d_hls/align2d.c:157]   --->   Operation 1652 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 29> <Delay = 8.41>
ST_45 : Operation 1653 [1/2] (8.41ns)   --->   "%tmp_13 = fmul float %tmp_5, 2.500000e-01" [batch_align2d_hls/align2d.c:51->batch_align2d_hls/align2d.c:157]   --->   Operation 1653 'fmul' 'tmp_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1654 [1/2] (8.41ns)   --->   "%tmp_14 = fmul float %tmp_4, 5.000000e-01" [batch_align2d_hls/align2d.c:52->batch_align2d_hls/align2d.c:157]   --->   Operation 1654 'fmul' 'tmp_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1655 [1/2] (8.41ns)   --->   "%tmp_16 = fmul float %tmp_2, 5.000000e-01" [batch_align2d_hls/align2d.c:54->batch_align2d_hls/align2d.c:157]   --->   Operation 1655 'fmul' 'tmp_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 30> <Delay = 8.41>
ST_46 : Operation 1656 [2/2] (8.41ns)   --->   "%tmp_19 = fmul float %tmp_13, %tmp_16" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1656 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1657 [2/2] (8.41ns)   --->   "%tmp_21 = fmul float %tmp_14, %tmp_13" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1657 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 31> <Delay = 8.41>
ST_47 : Operation 1658 [1/2] (8.41ns)   --->   "%tmp_19 = fmul float %tmp_13, %tmp_16" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1658 'fmul' 'tmp_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1659 [1/2] (8.41ns)   --->   "%tmp_21 = fmul float %tmp_14, %tmp_13" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1659 'fmul' 'tmp_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 32> <Delay = 8.41>
ST_48 : Operation 1660 [2/2] (8.41ns)   --->   "%tmp_12 = fmul float %tmp_10, 2.500000e-01" [batch_align2d_hls/align2d.c:50->batch_align2d_hls/align2d.c:157]   --->   Operation 1660 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1661 [2/2] (8.41ns)   --->   "%tmp_15 = fmul float %tmp_s, 2.500000e-01" [batch_align2d_hls/align2d.c:53->batch_align2d_hls/align2d.c:157]   --->   Operation 1661 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1662 [2/2] (8.41ns)   --->   "%tmp_20 = fmul float %tmp_19, %tmp_14" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1662 'fmul' 'tmp_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1663 [2/2] (8.41ns)   --->   "%tmp_22 = fmul float %tmp_21, %tmp_16" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1663 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 33> <Delay = 8.41>
ST_49 : Operation 1664 [1/2] (8.41ns)   --->   "%tmp_12 = fmul float %tmp_10, 2.500000e-01" [batch_align2d_hls/align2d.c:50->batch_align2d_hls/align2d.c:157]   --->   Operation 1664 'fmul' 'tmp_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1665 [1/2] (8.41ns)   --->   "%tmp_15 = fmul float %tmp_s, 2.500000e-01" [batch_align2d_hls/align2d.c:53->batch_align2d_hls/align2d.c:157]   --->   Operation 1665 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1666 [1/2] (8.41ns)   --->   "%tmp_20 = fmul float %tmp_19, %tmp_14" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1666 'fmul' 'tmp_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1667 [1/2] (8.41ns)   --->   "%tmp_22 = fmul float %tmp_21, %tmp_16" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1667 'fmul' 'tmp_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 34> <Delay = 8.41>
ST_50 : Operation 1668 [2/2] (8.41ns)   --->   "%tmp_17 = fmul float %tmp_12, %tmp_15" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1668 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1669 [4/4] (6.43ns)   --->   "%tmp7 = fadd float %tmp_20, %tmp_22" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1669 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 35> <Delay = 8.41>
ST_51 : Operation 1670 [1/2] (8.41ns)   --->   "%tmp_17 = fmul float %tmp_12, %tmp_15" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1670 'fmul' 'tmp_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1671 [3/4] (6.43ns)   --->   "%tmp7 = fadd float %tmp_20, %tmp_22" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1671 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 36> <Delay = 8.41>
ST_52 : Operation 1672 [2/2] (8.41ns)   --->   "%tmp_18 = fmul float %tmp_17, 6.400000e+01" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1672 'fmul' 'tmp_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1673 [2/4] (6.43ns)   --->   "%tmp7 = fadd float %tmp_20, %tmp_22" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1673 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 37> <Delay = 8.41>
ST_53 : Operation 1674 [1/2] (8.41ns)   --->   "%tmp_18 = fmul float %tmp_17, 6.400000e+01" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1674 'fmul' 'tmp_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1675 [1/4] (6.43ns)   --->   "%tmp7 = fadd float %tmp_20, %tmp_22" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1675 'fadd' 'tmp7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 38> <Delay = 8.41>
ST_54 : Operation 1676 [4/4] (6.43ns)   --->   "%tmp_23 = fadd float %tmp7, %tmp_18" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1676 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1677 [2/2] (8.41ns)   --->   "%tmp_24 = fmul float %tmp_14, %tmp_15" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1677 'fmul' 'tmp_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 39> <Delay = 8.41>
ST_55 : Operation 1678 [3/4] (6.43ns)   --->   "%tmp_23 = fadd float %tmp7, %tmp_18" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1678 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1679 [1/2] (8.41ns)   --->   "%tmp_24 = fmul float %tmp_14, %tmp_15" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1679 'fmul' 'tmp_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 40> <Delay = 8.41>
ST_56 : Operation 1680 [2/4] (6.43ns)   --->   "%tmp_23 = fadd float %tmp7, %tmp_18" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1680 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1681 [2/2] (8.41ns)   --->   "%tmp_25 = fmul float %tmp_24, %tmp_14" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1681 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 41> <Delay = 8.41>
ST_57 : Operation 1682 [1/4] (6.43ns)   --->   "%tmp_23 = fadd float %tmp7, %tmp_18" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1682 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1683 [1/2] (8.41ns)   --->   "%tmp_25 = fmul float %tmp_24, %tmp_14" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1683 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 42> <Delay = 8.41>
ST_58 : Operation 1684 [4/4] (6.43ns)   --->   "%tmp_26 = fsub float %tmp_23, %tmp_25" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1684 'fsub' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1685 [2/2] (8.41ns)   --->   "%tmp_27 = fmul float %tmp_13, %tmp_13" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1685 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 43> <Delay = 8.41>
ST_59 : Operation 1686 [3/4] (6.43ns)   --->   "%tmp_26 = fsub float %tmp_23, %tmp_25" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1686 'fsub' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1687 [1/2] (8.41ns)   --->   "%tmp_27 = fmul float %tmp_13, %tmp_13" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1687 'fmul' 'tmp_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 44> <Delay = 8.41>
ST_60 : Operation 1688 [2/4] (6.43ns)   --->   "%tmp_26 = fsub float %tmp_23, %tmp_25" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1688 'fsub' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1689 [2/2] (8.41ns)   --->   "%tmp_28 = fmul float %tmp_27, 6.400000e+01" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1689 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 45> <Delay = 8.41>
ST_61 : Operation 1690 [1/4] (6.43ns)   --->   "%tmp_26 = fsub float %tmp_23, %tmp_25" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1690 'fsub' 'tmp_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1691 [1/2] (8.41ns)   --->   "%tmp_28 = fmul float %tmp_27, 6.400000e+01" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1691 'fmul' 'tmp_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 46> <Delay = 8.41>
ST_62 : Operation 1692 [4/4] (6.43ns)   --->   "%tmp_29 = fsub float %tmp_26, %tmp_28" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1692 'fsub' 'tmp_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1693 [2/2] (8.41ns)   --->   "%tmp_30 = fmul float %tmp_12, %tmp_16" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1693 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 47> <Delay = 8.41>
ST_63 : Operation 1694 [3/4] (6.43ns)   --->   "%tmp_29 = fsub float %tmp_26, %tmp_28" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1694 'fsub' 'tmp_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1695 [1/2] (8.41ns)   --->   "%tmp_30 = fmul float %tmp_12, %tmp_16" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1695 'fmul' 'tmp_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 48> <Delay = 8.41>
ST_64 : Operation 1696 [2/4] (6.43ns)   --->   "%tmp_29 = fsub float %tmp_26, %tmp_28" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1696 'fsub' 'tmp_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1697 [2/2] (8.41ns)   --->   "%tmp_31 = fmul float %tmp_30, %tmp_16" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1697 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1698 [2/2] (8.41ns)   --->   "%tmp_32 = fmul float %tmp_15, 6.400000e+01" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1698 'fmul' 'tmp_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1699 [2/2] (8.41ns)   --->   "%tmp_33 = fmul float %tmp_16, %tmp_16" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1699 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 49> <Delay = 8.41>
ST_65 : Operation 1700 [1/4] (6.43ns)   --->   "%tmp_29 = fsub float %tmp_26, %tmp_28" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1700 'fsub' 'tmp_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1701 [1/2] (8.41ns)   --->   "%tmp_31 = fmul float %tmp_30, %tmp_16" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1701 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1702 [1/2] (8.41ns)   --->   "%tmp_32 = fmul float %tmp_15, 6.400000e+01" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1702 'fmul' 'tmp_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1703 [1/2] (8.41ns)   --->   "%tmp_33 = fmul float %tmp_16, %tmp_16" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1703 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 50> <Delay = 6.43>
ST_66 : Operation 1704 [4/4] (6.43ns)   --->   "%det = fsub float %tmp_29, %tmp_31" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1704 'fsub' 'det' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1705 [4/4] (6.43ns)   --->   "%tmp_34 = fsub float %tmp_32, %tmp_33" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1705 'fsub' 'tmp_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 51> <Delay = 6.43>
ST_67 : Operation 1706 [3/4] (6.43ns)   --->   "%det = fsub float %tmp_29, %tmp_31" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1706 'fsub' 'det' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1707 [3/4] (6.43ns)   --->   "%tmp_34 = fsub float %tmp_32, %tmp_33" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1707 'fsub' 'tmp_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 52> <Delay = 6.43>
ST_68 : Operation 1708 [2/4] (6.43ns)   --->   "%det = fsub float %tmp_29, %tmp_31" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1708 'fsub' 'det' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1709 [2/4] (6.43ns)   --->   "%tmp_34 = fsub float %tmp_32, %tmp_33" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1709 'fsub' 'tmp_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 53> <Delay = 6.43>
ST_69 : Operation 1710 [1/4] (6.43ns)   --->   "%det = fsub float %tmp_29, %tmp_31" [batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157]   --->   Operation 1710 'fsub' 'det' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1711 [1/4] (6.43ns)   --->   "%tmp_34 = fsub float %tmp_32, %tmp_33" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1711 'fsub' 'tmp_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 54> <Delay = 8.27>
ST_70 : Operation 1712 [8/8] (8.27ns)   --->   "%H_inv_0_0 = fdiv float %tmp_34, %det" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1712 'fdiv' 'H_inv_0_0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 55> <Delay = 8.27>
ST_71 : Operation 1713 [7/8] (8.27ns)   --->   "%H_inv_0_0 = fdiv float %tmp_34, %det" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1713 'fdiv' 'H_inv_0_0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 56> <Delay = 8.27>
ST_72 : Operation 1714 [6/8] (8.27ns)   --->   "%H_inv_0_0 = fdiv float %tmp_34, %det" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1714 'fdiv' 'H_inv_0_0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 57> <Delay = 8.27>
ST_73 : Operation 1715 [5/8] (8.27ns)   --->   "%H_inv_0_0 = fdiv float %tmp_34, %det" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1715 'fdiv' 'H_inv_0_0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 58> <Delay = 8.27>
ST_74 : Operation 1716 [4/8] (8.27ns)   --->   "%H_inv_0_0 = fdiv float %tmp_34, %det" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1716 'fdiv' 'H_inv_0_0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 59> <Delay = 8.27>
ST_75 : Operation 1717 [3/8] (8.27ns)   --->   "%H_inv_0_0 = fdiv float %tmp_34, %det" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1717 'fdiv' 'H_inv_0_0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 60> <Delay = 8.27>
ST_76 : Operation 1718 [2/8] (8.27ns)   --->   "%H_inv_0_0 = fdiv float %tmp_34, %det" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1718 'fdiv' 'H_inv_0_0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 61> <Delay = 8.41>
ST_77 : Operation 1719 [1/8] (8.27ns)   --->   "%H_inv_0_0 = fdiv float %tmp_34, %det" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1719 'fdiv' 'H_inv_0_0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1720 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch11 [
    i2 0, label %compute_inverse_hessian.exit.compute_inverse_hessian.exit42_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1720 'switch' <Predicate = true> <Delay = 0.72>
ST_77 : Operation 1721 [1/1] (0.00ns)   --->   "store float %H_inv_0_0, float* %H_inv_3_0_2" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1721 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_77 : Operation 1722 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1722 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_77 : Operation 1723 [1/1] (0.00ns)   --->   "store float %H_inv_0_0, float* %H_inv_3_0_1" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1723 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_77 : Operation 1724 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1724 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_77 : Operation 1725 [1/1] (0.00ns)   --->   "store float %H_inv_0_0, float* %H_inv_3_0" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1725 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_77 : Operation 1726 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1726 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_77 : Operation 1727 [1/1] (0.00ns)   --->   "store float %H_inv_0_0, float* %H_inv_3_0_3" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1727 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_77 : Operation 1728 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42" [batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157]   --->   Operation 1728 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_77 : Operation 1729 [2/2] (8.41ns)   --->   "%tmp_41 = fmul float %tmp_13, 6.400000e+01" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1729 'fmul' 'tmp_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1730 [2/2] (8.41ns)   --->   "%tmp_42 = fmul float %tmp_16, %tmp_14" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1730 'fmul' 'tmp_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 62> <Delay = 8.41>
ST_78 : Operation 1731 [1/2] (8.41ns)   --->   "%tmp_41 = fmul float %tmp_13, 6.400000e+01" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1731 'fmul' 'tmp_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1732 [1/2] (8.41ns)   --->   "%tmp_42 = fmul float %tmp_16, %tmp_14" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1732 'fmul' 'tmp_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 63> <Delay = 6.43>
ST_79 : Operation 1733 [4/4] (6.43ns)   --->   "%tmp_43 = fsub float %tmp_41, %tmp_42" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1733 'fsub' 'tmp_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 64> <Delay = 6.43>
ST_80 : Operation 1734 [3/4] (6.43ns)   --->   "%tmp_43 = fsub float %tmp_41, %tmp_42" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1734 'fsub' 'tmp_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 65> <Delay = 6.43>
ST_81 : Operation 1735 [2/4] (6.43ns)   --->   "%tmp_43 = fsub float %tmp_41, %tmp_42" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1735 'fsub' 'tmp_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 66> <Delay = 6.43>
ST_82 : Operation 1736 [1/4] (6.43ns)   --->   "%tmp_43 = fsub float %tmp_41, %tmp_42" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1736 'fsub' 'tmp_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 67> <Delay = 8.62>
ST_83 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_44_to_int = bitcast float %tmp_43 to i32" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1737 'bitcast' 'tmp_44_to_int' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1738 [1/1] (0.35ns)   --->   "%tmp_44_neg = xor i32 %tmp_44_to_int, -2147483648" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1738 'xor' 'tmp_44_neg' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_44 = bitcast i32 %tmp_44_neg to float" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1739 'bitcast' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1740 [8/8] (8.27ns)   --->   "%H_inv_0_3 = fdiv float %tmp_44, %det" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1740 'fdiv' 'H_inv_0_3' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 68> <Delay = 8.27>
ST_84 : Operation 1741 [7/8] (8.27ns)   --->   "%H_inv_0_3 = fdiv float %tmp_44, %det" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1741 'fdiv' 'H_inv_0_3' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 69> <Delay = 8.27>
ST_85 : Operation 1742 [6/8] (8.27ns)   --->   "%H_inv_0_3 = fdiv float %tmp_44, %det" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1742 'fdiv' 'H_inv_0_3' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 70> <Delay = 8.27>
ST_86 : Operation 1743 [5/8] (8.27ns)   --->   "%H_inv_0_3 = fdiv float %tmp_44, %det" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1743 'fdiv' 'H_inv_0_3' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 71> <Delay = 8.27>
ST_87 : Operation 1744 [4/8] (8.27ns)   --->   "%H_inv_0_3 = fdiv float %tmp_44, %det" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1744 'fdiv' 'H_inv_0_3' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 72> <Delay = 8.27>
ST_88 : Operation 1745 [3/8] (8.27ns)   --->   "%H_inv_0_3 = fdiv float %tmp_44, %det" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1745 'fdiv' 'H_inv_0_3' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 73> <Delay = 8.27>
ST_89 : Operation 1746 [2/8] (8.27ns)   --->   "%H_inv_0_3 = fdiv float %tmp_44, %det" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1746 'fdiv' 'H_inv_0_3' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 74> <Delay = 8.27>
ST_90 : Operation 1747 [1/8] (8.27ns)   --->   "%H_inv_0_3 = fdiv float %tmp_44, %det" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1747 'fdiv' 'H_inv_0_3' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1748 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch15 [
    i2 0, label %compute_inverse_hessian.exit42.compute_inverse_hessian.exit4248_crit_edge
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1748 'switch' <Predicate = true> <Delay = 0.72>
ST_90 : Operation 1749 [1/1] (0.00ns)   --->   "store float %H_inv_0_3, float* %H_inv_3_3_4" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1749 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_90 : Operation 1750 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1750 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_90 : Operation 1751 [1/1] (0.00ns)   --->   "store float %H_inv_0_3, float* %H_inv_3_3_2" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1751 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_90 : Operation 1752 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1752 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_90 : Operation 1753 [1/1] (0.00ns)   --->   "store float %H_inv_0_3, float* %H_inv_3_3" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1753 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_90 : Operation 1754 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1754 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_90 : Operation 1755 [1/1] (0.00ns)   --->   "store float %H_inv_0_3, float* %H_inv_3_3_6" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1755 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_90 : Operation 1756 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1756 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_90 : Operation 1757 [4/4] (6.43ns)   --->   "%tmp_46 = fsub float %tmp_19, %tmp_24" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1757 'fsub' 'tmp_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 75> <Delay = 6.43>
ST_91 : Operation 1758 [3/4] (6.43ns)   --->   "%tmp_46 = fsub float %tmp_19, %tmp_24" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1758 'fsub' 'tmp_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 76> <Delay = 6.43>
ST_92 : Operation 1759 [2/4] (6.43ns)   --->   "%tmp_46 = fsub float %tmp_19, %tmp_24" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1759 'fsub' 'tmp_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 77> <Delay = 6.43>
ST_93 : Operation 1760 [1/4] (6.43ns)   --->   "%tmp_46 = fsub float %tmp_19, %tmp_24" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1760 'fsub' 'tmp_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 78> <Delay = 8.27>
ST_94 : Operation 1761 [8/8] (8.27ns)   --->   "%H_inv_0_6 = fdiv float %tmp_46, %det" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1761 'fdiv' 'H_inv_0_6' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 79> <Delay = 8.27>
ST_95 : Operation 1762 [7/8] (8.27ns)   --->   "%H_inv_0_6 = fdiv float %tmp_46, %det" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1762 'fdiv' 'H_inv_0_6' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 80> <Delay = 8.27>
ST_96 : Operation 1763 [6/8] (8.27ns)   --->   "%H_inv_0_6 = fdiv float %tmp_46, %det" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1763 'fdiv' 'H_inv_0_6' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 81> <Delay = 8.27>
ST_97 : Operation 1764 [5/8] (8.27ns)   --->   "%H_inv_0_6 = fdiv float %tmp_46, %det" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1764 'fdiv' 'H_inv_0_6' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 82> <Delay = 8.27>
ST_98 : Operation 1765 [4/8] (8.27ns)   --->   "%H_inv_0_6 = fdiv float %tmp_46, %det" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1765 'fdiv' 'H_inv_0_6' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 83> <Delay = 8.27>
ST_99 : Operation 1766 [3/8] (8.27ns)   --->   "%H_inv_0_6 = fdiv float %tmp_46, %det" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1766 'fdiv' 'H_inv_0_6' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 84> <Delay = 8.27>
ST_100 : Operation 1767 [2/8] (8.27ns)   --->   "%H_inv_0_6 = fdiv float %tmp_46, %det" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1767 'fdiv' 'H_inv_0_6' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 85> <Delay = 8.41>
ST_101 : Operation 1768 [1/8] (8.27ns)   --->   "%H_inv_0_6 = fdiv float %tmp_46, %det" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1768 'fdiv' 'H_inv_0_6' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1769 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch19 [
    i2 0, label %compute_inverse_hessian.exit4248.compute_inverse_hessian.exit424854_crit_edge
    i2 1, label %branch17
    i2 -2, label %branch18
  ]" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1769 'switch' <Predicate = true> <Delay = 0.72>
ST_101 : Operation 1770 [1/1] (0.00ns)   --->   "store float %H_inv_0_6, float* %H_inv_3_6_4" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1770 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_101 : Operation 1771 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1771 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_101 : Operation 1772 [1/1] (0.00ns)   --->   "store float %H_inv_0_6, float* %H_inv_3_6_2" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1772 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_101 : Operation 1773 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1773 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_101 : Operation 1774 [1/1] (0.00ns)   --->   "store float %H_inv_0_6, float* %H_inv_3_6" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1774 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_101 : Operation 1775 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1775 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_101 : Operation 1776 [1/1] (0.00ns)   --->   "store float %H_inv_0_6, float* %H_inv_3_6_6" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1776 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_101 : Operation 1777 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1777 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_101 : Operation 1778 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch23 [
    i2 0, label %compute_inverse_hessian.exit424854.compute_inverse_hessian.exit42485460_crit_edge
    i2 1, label %branch21
    i2 -2, label %branch22
  ]" [batch_align2d_hls/align2d.c:74->batch_align2d_hls/align2d.c:157]   --->   Operation 1778 'switch' <Predicate = true> <Delay = 0.72>
ST_101 : Operation 1779 [1/1] (0.00ns)   --->   "store float %H_inv_0_3, float* %H_inv_3_3_5" [batch_align2d_hls/align2d.c:74->batch_align2d_hls/align2d.c:157]   --->   Operation 1779 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_101 : Operation 1780 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42485460" [batch_align2d_hls/align2d.c:74->batch_align2d_hls/align2d.c:157]   --->   Operation 1780 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_101 : Operation 1781 [1/1] (0.00ns)   --->   "store float %H_inv_0_3, float* %H_inv_3_3_3" [batch_align2d_hls/align2d.c:74->batch_align2d_hls/align2d.c:157]   --->   Operation 1781 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_101 : Operation 1782 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42485460" [batch_align2d_hls/align2d.c:74->batch_align2d_hls/align2d.c:157]   --->   Operation 1782 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_101 : Operation 1783 [1/1] (0.00ns)   --->   "store float %H_inv_0_3, float* %H_inv_3_3_1" [batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157]   --->   Operation 1783 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_101 : Operation 1784 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42485460" [batch_align2d_hls/align2d.c:74->batch_align2d_hls/align2d.c:157]   --->   Operation 1784 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_101 : Operation 1785 [1/1] (0.00ns)   --->   "store float %H_inv_0_3, float* %H_inv_3_3_7" [batch_align2d_hls/align2d.c:74->batch_align2d_hls/align2d.c:157]   --->   Operation 1785 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_101 : Operation 1786 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42485460" [batch_align2d_hls/align2d.c:74->batch_align2d_hls/align2d.c:157]   --->   Operation 1786 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_101 : Operation 1787 [2/2] (8.41ns)   --->   "%tmp_48 = fmul float %tmp_12, 6.400000e+01" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1787 'fmul' 'tmp_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1788 [2/2] (8.41ns)   --->   "%tmp_49 = fmul float %tmp_14, %tmp_14" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1788 'fmul' 'tmp_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 86> <Delay = 8.41>
ST_102 : Operation 1789 [1/2] (8.41ns)   --->   "%tmp_48 = fmul float %tmp_12, 6.400000e+01" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1789 'fmul' 'tmp_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1790 [1/2] (8.41ns)   --->   "%tmp_49 = fmul float %tmp_14, %tmp_14" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1790 'fmul' 'tmp_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 87> <Delay = 6.43>
ST_103 : Operation 1791 [4/4] (6.43ns)   --->   "%tmp_50 = fsub float %tmp_48, %tmp_49" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1791 'fsub' 'tmp_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 88> <Delay = 6.43>
ST_104 : Operation 1792 [3/4] (6.43ns)   --->   "%tmp_50 = fsub float %tmp_48, %tmp_49" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1792 'fsub' 'tmp_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 89> <Delay = 6.43>
ST_105 : Operation 1793 [2/4] (6.43ns)   --->   "%tmp_50 = fsub float %tmp_48, %tmp_49" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1793 'fsub' 'tmp_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 90> <Delay = 6.43>
ST_106 : Operation 1794 [1/4] (6.43ns)   --->   "%tmp_50 = fsub float %tmp_48, %tmp_49" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1794 'fsub' 'tmp_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 91> <Delay = 8.27>
ST_107 : Operation 1795 [8/8] (8.27ns)   --->   "%H_inv_0_4 = fdiv float %tmp_50, %det" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1795 'fdiv' 'H_inv_0_4' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 92> <Delay = 8.27>
ST_108 : Operation 1796 [7/8] (8.27ns)   --->   "%H_inv_0_4 = fdiv float %tmp_50, %det" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1796 'fdiv' 'H_inv_0_4' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 93> <Delay = 8.27>
ST_109 : Operation 1797 [6/8] (8.27ns)   --->   "%H_inv_0_4 = fdiv float %tmp_50, %det" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1797 'fdiv' 'H_inv_0_4' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 94> <Delay = 8.27>
ST_110 : Operation 1798 [5/8] (8.27ns)   --->   "%H_inv_0_4 = fdiv float %tmp_50, %det" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1798 'fdiv' 'H_inv_0_4' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 95> <Delay = 8.27>
ST_111 : Operation 1799 [4/8] (8.27ns)   --->   "%H_inv_0_4 = fdiv float %tmp_50, %det" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1799 'fdiv' 'H_inv_0_4' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 96> <Delay = 8.27>
ST_112 : Operation 1800 [3/8] (8.27ns)   --->   "%H_inv_0_4 = fdiv float %tmp_50, %det" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1800 'fdiv' 'H_inv_0_4' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 97> <Delay = 8.27>
ST_113 : Operation 1801 [2/8] (8.27ns)   --->   "%H_inv_0_4 = fdiv float %tmp_50, %det" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1801 'fdiv' 'H_inv_0_4' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 98> <Delay = 8.27>
ST_114 : Operation 1802 [1/8] (8.27ns)   --->   "%H_inv_0_4 = fdiv float %tmp_50, %det" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1802 'fdiv' 'H_inv_0_4' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1803 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch27 [
    i2 0, label %compute_inverse_hessian.exit42485460.compute_inverse_hessian.exit4248546066_crit_edge
    i2 1, label %branch25
    i2 -2, label %branch26
  ]" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1803 'switch' <Predicate = true> <Delay = 0.72>
ST_114 : Operation 1804 [1/1] (0.00ns)   --->   "store float %H_inv_0_4, float* %H_inv_3_4_2" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1804 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_114 : Operation 1805 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248546066" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1805 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_114 : Operation 1806 [1/1] (0.00ns)   --->   "store float %H_inv_0_4, float* %H_inv_3_4_1" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1806 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_114 : Operation 1807 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248546066" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1807 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_114 : Operation 1808 [1/1] (0.00ns)   --->   "store float %H_inv_0_4, float* %H_inv_3_4" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1808 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_114 : Operation 1809 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248546066" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1809 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_114 : Operation 1810 [1/1] (0.00ns)   --->   "store float %H_inv_0_4, float* %H_inv_3_4_3" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1810 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_114 : Operation 1811 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248546066" [batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157]   --->   Operation 1811 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_114 : Operation 1812 [4/4] (6.43ns)   --->   "%tmp_52 = fsub float %tmp_30, %tmp_21" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1812 'fsub' 'tmp_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 99> <Delay = 6.43>
ST_115 : Operation 1813 [3/4] (6.43ns)   --->   "%tmp_52 = fsub float %tmp_30, %tmp_21" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1813 'fsub' 'tmp_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 100> <Delay = 6.43>
ST_116 : Operation 1814 [2/4] (6.43ns)   --->   "%tmp_52 = fsub float %tmp_30, %tmp_21" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1814 'fsub' 'tmp_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 101> <Delay = 6.43>
ST_117 : Operation 1815 [1/4] (6.43ns)   --->   "%tmp_52 = fsub float %tmp_30, %tmp_21" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1815 'fsub' 'tmp_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 102> <Delay = 8.62>
ST_118 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_53_to_int = bitcast float %tmp_52 to i32" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1816 'bitcast' 'tmp_53_to_int' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1817 [1/1] (0.35ns)   --->   "%tmp_53_neg = xor i32 %tmp_53_to_int, -2147483648" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1817 'xor' 'tmp_53_neg' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_53 = bitcast i32 %tmp_53_neg to float" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1818 'bitcast' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1819 [8/8] (8.27ns)   --->   "%H_inv_0_7 = fdiv float %tmp_53, %det" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1819 'fdiv' 'H_inv_0_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 103> <Delay = 8.27>
ST_119 : Operation 1820 [7/8] (8.27ns)   --->   "%H_inv_0_7 = fdiv float %tmp_53, %det" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1820 'fdiv' 'H_inv_0_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 104> <Delay = 8.27>
ST_120 : Operation 1821 [6/8] (8.27ns)   --->   "%H_inv_0_7 = fdiv float %tmp_53, %det" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1821 'fdiv' 'H_inv_0_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 105> <Delay = 8.27>
ST_121 : Operation 1822 [5/8] (8.27ns)   --->   "%H_inv_0_7 = fdiv float %tmp_53, %det" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1822 'fdiv' 'H_inv_0_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 106> <Delay = 8.27>
ST_122 : Operation 1823 [4/8] (8.27ns)   --->   "%H_inv_0_7 = fdiv float %tmp_53, %det" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1823 'fdiv' 'H_inv_0_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 107> <Delay = 8.27>
ST_123 : Operation 1824 [3/8] (8.27ns)   --->   "%H_inv_0_7 = fdiv float %tmp_53, %det" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1824 'fdiv' 'H_inv_0_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 108> <Delay = 8.27>
ST_124 : Operation 1825 [2/8] (8.27ns)   --->   "%H_inv_0_7 = fdiv float %tmp_53, %det" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1825 'fdiv' 'H_inv_0_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 109> <Delay = 8.27>
ST_125 : Operation 1826 [1/8] (8.27ns)   --->   "%H_inv_0_7 = fdiv float %tmp_53, %det" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1826 'fdiv' 'H_inv_0_7' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1827 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch31 [
    i2 0, label %compute_inverse_hessian.exit4248546066.compute_inverse_hessian.exit424854606672_crit_edge
    i2 1, label %branch29
    i2 -2, label %branch30
  ]" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1827 'switch' <Predicate = true> <Delay = 0.72>
ST_125 : Operation 1828 [1/1] (0.00ns)   --->   "store float %H_inv_0_7, float* %H_inv_3_7_4" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1828 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_125 : Operation 1829 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854606672" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1829 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_125 : Operation 1830 [1/1] (0.00ns)   --->   "store float %H_inv_0_7, float* %H_inv_3_7_2" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1830 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_125 : Operation 1831 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854606672" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1831 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_125 : Operation 1832 [1/1] (0.00ns)   --->   "store float %H_inv_0_7, float* %H_inv_3_7" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1832 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_125 : Operation 1833 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854606672" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1833 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_125 : Operation 1834 [1/1] (0.00ns)   --->   "store float %H_inv_0_7, float* %H_inv_3_7_6" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1834 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_125 : Operation 1835 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854606672" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1835 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_125 : Operation 1836 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch35 [
    i2 0, label %compute_inverse_hessian.exit424854606672.compute_inverse_hessian.exit42485460667278_crit_edge
    i2 1, label %branch33
    i2 -2, label %branch34
  ]" [batch_align2d_hls/align2d.c:78->batch_align2d_hls/align2d.c:157]   --->   Operation 1836 'switch' <Predicate = true> <Delay = 0.72>
ST_125 : Operation 1837 [1/1] (0.00ns)   --->   "store float %H_inv_0_6, float* %H_inv_3_6_5" [batch_align2d_hls/align2d.c:78->batch_align2d_hls/align2d.c:157]   --->   Operation 1837 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_125 : Operation 1838 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42485460667278" [batch_align2d_hls/align2d.c:78->batch_align2d_hls/align2d.c:157]   --->   Operation 1838 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_125 : Operation 1839 [1/1] (0.00ns)   --->   "store float %H_inv_0_6, float* %H_inv_3_6_3" [batch_align2d_hls/align2d.c:78->batch_align2d_hls/align2d.c:157]   --->   Operation 1839 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_125 : Operation 1840 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42485460667278" [batch_align2d_hls/align2d.c:78->batch_align2d_hls/align2d.c:157]   --->   Operation 1840 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_125 : Operation 1841 [1/1] (0.00ns)   --->   "store float %H_inv_0_6, float* %H_inv_3_6_1" [batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157]   --->   Operation 1841 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_125 : Operation 1842 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42485460667278" [batch_align2d_hls/align2d.c:78->batch_align2d_hls/align2d.c:157]   --->   Operation 1842 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_125 : Operation 1843 [1/1] (0.00ns)   --->   "store float %H_inv_0_6, float* %H_inv_3_6_7" [batch_align2d_hls/align2d.c:78->batch_align2d_hls/align2d.c:157]   --->   Operation 1843 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_125 : Operation 1844 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit42485460667278" [batch_align2d_hls/align2d.c:78->batch_align2d_hls/align2d.c:157]   --->   Operation 1844 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_125 : Operation 1845 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch39 [
    i2 0, label %compute_inverse_hessian.exit42485460667278.compute_inverse_hessian.exit4248546066727884_crit_edge
    i2 1, label %branch37
    i2 -2, label %branch38
  ]" [batch_align2d_hls/align2d.c:79->batch_align2d_hls/align2d.c:157]   --->   Operation 1845 'switch' <Predicate = true> <Delay = 0.72>
ST_125 : Operation 1846 [1/1] (0.00ns)   --->   "store float %H_inv_0_7, float* %H_inv_3_7_5" [batch_align2d_hls/align2d.c:79->batch_align2d_hls/align2d.c:157]   --->   Operation 1846 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_125 : Operation 1847 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248546066727884" [batch_align2d_hls/align2d.c:79->batch_align2d_hls/align2d.c:157]   --->   Operation 1847 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_125 : Operation 1848 [1/1] (0.00ns)   --->   "store float %H_inv_0_7, float* %H_inv_3_7_3" [batch_align2d_hls/align2d.c:79->batch_align2d_hls/align2d.c:157]   --->   Operation 1848 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_125 : Operation 1849 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248546066727884" [batch_align2d_hls/align2d.c:79->batch_align2d_hls/align2d.c:157]   --->   Operation 1849 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_125 : Operation 1850 [1/1] (0.00ns)   --->   "store float %H_inv_0_7, float* %H_inv_3_7_1" [batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157]   --->   Operation 1850 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_125 : Operation 1851 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248546066727884" [batch_align2d_hls/align2d.c:79->batch_align2d_hls/align2d.c:157]   --->   Operation 1851 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_125 : Operation 1852 [1/1] (0.00ns)   --->   "store float %H_inv_0_7, float* %H_inv_3_7_7" [batch_align2d_hls/align2d.c:79->batch_align2d_hls/align2d.c:157]   --->   Operation 1852 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_125 : Operation 1853 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit4248546066727884" [batch_align2d_hls/align2d.c:79->batch_align2d_hls/align2d.c:157]   --->   Operation 1853 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_125 : Operation 1854 [4/4] (6.43ns)   --->   "%tmp_55 = fsub float %tmp_17, %tmp_27" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1854 'fsub' 'tmp_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 110> <Delay = 6.43>
ST_126 : Operation 1855 [3/4] (6.43ns)   --->   "%tmp_55 = fsub float %tmp_17, %tmp_27" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1855 'fsub' 'tmp_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 111> <Delay = 6.43>
ST_127 : Operation 1856 [2/4] (6.43ns)   --->   "%tmp_55 = fsub float %tmp_17, %tmp_27" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1856 'fsub' 'tmp_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 112> <Delay = 6.43>
ST_128 : Operation 1857 [1/4] (6.43ns)   --->   "%tmp_55 = fsub float %tmp_17, %tmp_27" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1857 'fsub' 'tmp_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 113> <Delay = 8.27>
ST_129 : Operation 1858 [8/8] (8.27ns)   --->   "%H_inv_0_8 = fdiv float %tmp_55, %det" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1858 'fdiv' 'H_inv_0_8' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 114> <Delay = 8.27>
ST_130 : Operation 1859 [7/8] (8.27ns)   --->   "%H_inv_0_8 = fdiv float %tmp_55, %det" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1859 'fdiv' 'H_inv_0_8' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 115> <Delay = 8.27>
ST_131 : Operation 1860 [6/8] (8.27ns)   --->   "%H_inv_0_8 = fdiv float %tmp_55, %det" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1860 'fdiv' 'H_inv_0_8' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 116> <Delay = 8.27>
ST_132 : Operation 1861 [5/8] (8.27ns)   --->   "%H_inv_0_8 = fdiv float %tmp_55, %det" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1861 'fdiv' 'H_inv_0_8' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 117> <Delay = 8.27>
ST_133 : Operation 1862 [4/8] (8.27ns)   --->   "%H_inv_0_8 = fdiv float %tmp_55, %det" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1862 'fdiv' 'H_inv_0_8' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 118> <Delay = 8.27>
ST_134 : Operation 1863 [3/8] (8.27ns)   --->   "%H_inv_0_8 = fdiv float %tmp_55, %det" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1863 'fdiv' 'H_inv_0_8' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 119> <Delay = 8.27>
ST_135 : Operation 1864 [2/8] (8.27ns)   --->   "%H_inv_0_8 = fdiv float %tmp_55, %det" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1864 'fdiv' 'H_inv_0_8' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 120> <Delay = 8.27>
ST_136 : Operation 1865 [1/8] (8.27ns)   --->   "%H_inv_0_8 = fdiv float %tmp_55, %det" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1865 'fdiv' 'H_inv_0_8' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1866 [1/1] (0.72ns)   --->   "switch i2 %tmp_80, label %branch43 [
    i2 0, label %compute_inverse_hessian.exit4248546066727884.compute_inverse_hessian.exit424854606672788490_crit_edge
    i2 1, label %branch41
    i2 -2, label %branch42
  ]" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1866 'switch' <Predicate = true> <Delay = 0.72>
ST_136 : Operation 1867 [1/1] (0.00ns)   --->   "store float %H_inv_0_8, float* %H_inv_3_8_2" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1867 'store' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_136 : Operation 1868 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854606672788490" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1868 'br' <Predicate = (tmp_80 == 2)> <Delay = 0.00>
ST_136 : Operation 1869 [1/1] (0.00ns)   --->   "store float %H_inv_0_8, float* %H_inv_3_8_1" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1869 'store' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_136 : Operation 1870 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854606672788490" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1870 'br' <Predicate = (tmp_80 == 1)> <Delay = 0.00>
ST_136 : Operation 1871 [1/1] (0.00ns)   --->   "store float %H_inv_0_8, float* %H_inv_3_8" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1871 'store' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_136 : Operation 1872 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854606672788490" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1872 'br' <Predicate = (tmp_80 == 0)> <Delay = 0.00>
ST_136 : Operation 1873 [1/1] (0.00ns)   --->   "store float %H_inv_0_8, float* %H_inv_3_8_3" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1873 'store' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_136 : Operation 1874 [1/1] (0.00ns)   --->   "br label %compute_inverse_hessian.exit424854606672788490" [batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157]   --->   Operation 1874 'br' <Predicate = (tmp_80 == 3)> <Delay = 0.00>
ST_136 : Operation 1875 [1/1] (0.00ns)   --->   "%pyr_data_addr_1 = getelementptr inbounds [473760 x i8]* @pyr_data, i64 0, i64 %tmp_7" [batch_align2d_hls/align2d.c:174]   --->   Operation 1875 'getelementptr' 'pyr_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1876 [2/2] (1.23ns)   --->   "%pyr_data_load = load i8* %pyr_data_addr_1, align 1" [batch_align2d_hls/align2d.c:174]   --->   Operation 1876 'load' 'pyr_data_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>
ST_136 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp_81 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k, i1 false)" [batch_align2d_hls/align2d.c:151]   --->   Operation 1877 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i4 %tmp_81 to i63" [batch_align2d_hls/align2d.c:174]   --->   Operation 1878 'zext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1879 [1/1] (1.08ns)   --->   "%cur_px_estimate_ptr6_1 = add i63 %tmp_82_cast, %tmp_6_cast" [batch_align2d_hls/align2d.c:174]   --->   Operation 1879 'add' 'cur_px_estimate_ptr6_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1880 [1/1] (0.00ns)   --->   "%cur_px_estimate_ptr6 = zext i63 %cur_px_estimate_ptr6_1 to i64" [batch_align2d_hls/align2d.c:174]   --->   Operation 1880 'zext' 'cur_px_estimate_ptr6' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1881 [1/1] (0.00ns)   --->   "%pos_addr_1 = getelementptr float* %pos_r, i64 %cur_px_estimate_ptr6" [batch_align2d_hls/align2d.c:174]   --->   Operation 1881 'getelementptr' 'pos_addr_1' <Predicate = true> <Delay = 0.00>

State 137 <SV = 121> <Delay = 8.75>
ST_137 : Operation 1882 [1/2] (1.23ns)   --->   "%pyr_data_load = load i8* %pyr_data_addr_1, align 1" [batch_align2d_hls/align2d.c:174]   --->   Operation 1882 'load' 'pyr_data_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>
ST_137 : Operation 1883 [1/1] (8.75ns)   --->   "%pos_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr_1, i32 1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 1883 'writereq' 'pos_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 122> <Delay = 7.89>
ST_138 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_57 = zext i8 %pyr_data_load to i32" [batch_align2d_hls/align2d.c:174]   --->   Operation 1884 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1885 [3/3] (7.89ns)   --->   "%tmp_58 = sitofp i32 %tmp_57 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 1885 'sitofp' 'tmp_58' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 123> <Delay = 7.89>
ST_139 : Operation 1886 [2/3] (7.89ns)   --->   "%tmp_58 = sitofp i32 %tmp_57 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 1886 'sitofp' 'tmp_58' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 124> <Delay = 7.89>
ST_140 : Operation 1887 [1/3] (7.89ns)   --->   "%tmp_58 = sitofp i32 %tmp_57 to float" [batch_align2d_hls/align2d.c:174]   --->   Operation 1887 'sitofp' 'tmp_58' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 141 <SV = 125> <Delay = 6.43>
ST_141 : Operation 1888 [4/4] (6.43ns)   --->   "%tmp_59 = fadd float %H_inv_0_0, %tmp_58" [batch_align2d_hls/align2d.c:174]   --->   Operation 1888 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 126> <Delay = 6.43>
ST_142 : Operation 1889 [3/4] (6.43ns)   --->   "%tmp_59 = fadd float %H_inv_0_0, %tmp_58" [batch_align2d_hls/align2d.c:174]   --->   Operation 1889 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 127> <Delay = 6.43>
ST_143 : Operation 1890 [2/4] (6.43ns)   --->   "%tmp_59 = fadd float %H_inv_0_0, %tmp_58" [batch_align2d_hls/align2d.c:174]   --->   Operation 1890 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 128> <Delay = 6.43>
ST_144 : Operation 1891 [1/4] (6.43ns)   --->   "%tmp_59 = fadd float %H_inv_0_0, %tmp_58" [batch_align2d_hls/align2d.c:174]   --->   Operation 1891 'fadd' 'tmp_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 129> <Delay = 8.75>
ST_145 : Operation 1892 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr_1, float %tmp_59, i4 -1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 1892 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 130> <Delay = 8.75>
ST_146 : Operation 1893 [5/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 1893 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 131> <Delay = 8.75>
ST_147 : Operation 1894 [4/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 1894 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 132> <Delay = 8.75>
ST_148 : Operation 1895 [3/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 1895 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 133> <Delay = 8.75>
ST_149 : Operation 1896 [2/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 1896 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 134> <Delay = 8.75>
ST_150 : Operation 1897 [1/5] (8.75ns)   --->   "%pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)" [batch_align2d_hls/align2d.c:174]   --->   Operation 1897 'writeresp' 'pos_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1898 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_3) nounwind" [batch_align2d_hls/align2d.c:175]   --->   Operation 1898 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1899 [1/1] (0.00ns)   --->   "br label %1" [batch_align2d_hls/align2d.c:151]   --->   Operation 1899 'br' <Predicate = true> <Delay = 0.00>

State 151 <SV = 27> <Delay = 1.13>
ST_151 : Operation 1900 [1/1] (0.00ns)   --->   "%indvar6 = phi i6 [ %indvar_next3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]" [batch_align2d_hls/align2d.c:177]   --->   Operation 1900 'phi' 'indvar6' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1901 [1/1] (0.78ns)   --->   "%exitcond4 = icmp eq i6 %indvar6, -28" [batch_align2d_hls/align2d.c:177]   --->   Operation 1901 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1902 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind"   --->   Operation 1902 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1903 [1/1] (0.78ns)   --->   "%indvar_next3 = add i6 %indvar6, 1" [batch_align2d_hls/align2d.c:177]   --->   Operation 1903 'add' 'indvar_next3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1904 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %burst.wr.header41.preheader, label %burst.wr.body" [batch_align2d_hls/align2d.c:177]   --->   Operation 1904 'br' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1905 [1/1] (0.00ns)   --->   "%H_inv_3_0_load = load float* %H_inv_3_0" [batch_align2d_hls/align2d.c:177]   --->   Operation 1905 'load' 'H_inv_3_0_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1906 [1/1] (0.00ns)   --->   "%H_inv_3_3_load = load float* %H_inv_3_3" [batch_align2d_hls/align2d.c:177]   --->   Operation 1906 'load' 'H_inv_3_3_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1907 [1/1] (0.00ns)   --->   "%H_inv_3_6_load = load float* %H_inv_3_6" [batch_align2d_hls/align2d.c:177]   --->   Operation 1907 'load' 'H_inv_3_6_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1908 [1/1] (0.00ns)   --->   "%H_inv_3_3_1_load = load float* %H_inv_3_3_1" [batch_align2d_hls/align2d.c:177]   --->   Operation 1908 'load' 'H_inv_3_3_1_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1909 [1/1] (0.00ns)   --->   "%H_inv_3_4_load = load float* %H_inv_3_4" [batch_align2d_hls/align2d.c:177]   --->   Operation 1909 'load' 'H_inv_3_4_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1910 [1/1] (0.00ns)   --->   "%H_inv_3_7_load = load float* %H_inv_3_7" [batch_align2d_hls/align2d.c:177]   --->   Operation 1910 'load' 'H_inv_3_7_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1911 [1/1] (0.00ns)   --->   "%H_inv_3_6_1_load = load float* %H_inv_3_6_1" [batch_align2d_hls/align2d.c:177]   --->   Operation 1911 'load' 'H_inv_3_6_1_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1912 [1/1] (0.00ns)   --->   "%H_inv_3_7_1_load = load float* %H_inv_3_7_1" [batch_align2d_hls/align2d.c:177]   --->   Operation 1912 'load' 'H_inv_3_7_1_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1913 [1/1] (0.00ns)   --->   "%H_inv_3_8_load = load float* %H_inv_3_8" [batch_align2d_hls/align2d.c:177]   --->   Operation 1913 'load' 'H_inv_3_8_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1914 [1/1] (0.00ns)   --->   "%H_inv_3_0_1_load = load float* %H_inv_3_0_1" [batch_align2d_hls/align2d.c:177]   --->   Operation 1914 'load' 'H_inv_3_0_1_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1915 [1/1] (0.00ns)   --->   "%H_inv_3_3_2_load = load float* %H_inv_3_3_2" [batch_align2d_hls/align2d.c:177]   --->   Operation 1915 'load' 'H_inv_3_3_2_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1916 [1/1] (0.00ns)   --->   "%H_inv_3_6_2_load = load float* %H_inv_3_6_2" [batch_align2d_hls/align2d.c:177]   --->   Operation 1916 'load' 'H_inv_3_6_2_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1917 [1/1] (0.00ns)   --->   "%H_inv_3_3_3_load = load float* %H_inv_3_3_3" [batch_align2d_hls/align2d.c:177]   --->   Operation 1917 'load' 'H_inv_3_3_3_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1918 [1/1] (0.00ns)   --->   "%H_inv_3_4_1_load = load float* %H_inv_3_4_1" [batch_align2d_hls/align2d.c:177]   --->   Operation 1918 'load' 'H_inv_3_4_1_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1919 [1/1] (0.00ns)   --->   "%H_inv_3_7_2_load = load float* %H_inv_3_7_2" [batch_align2d_hls/align2d.c:177]   --->   Operation 1919 'load' 'H_inv_3_7_2_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1920 [1/1] (0.00ns)   --->   "%H_inv_3_6_3_load = load float* %H_inv_3_6_3" [batch_align2d_hls/align2d.c:177]   --->   Operation 1920 'load' 'H_inv_3_6_3_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1921 [1/1] (0.00ns)   --->   "%H_inv_3_7_3_load = load float* %H_inv_3_7_3" [batch_align2d_hls/align2d.c:177]   --->   Operation 1921 'load' 'H_inv_3_7_3_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1922 [1/1] (0.00ns)   --->   "%H_inv_3_8_1_load = load float* %H_inv_3_8_1" [batch_align2d_hls/align2d.c:177]   --->   Operation 1922 'load' 'H_inv_3_8_1_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1923 [1/1] (0.00ns)   --->   "%H_inv_3_0_2_load = load float* %H_inv_3_0_2" [batch_align2d_hls/align2d.c:177]   --->   Operation 1923 'load' 'H_inv_3_0_2_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1924 [1/1] (0.00ns)   --->   "%H_inv_3_3_4_load = load float* %H_inv_3_3_4" [batch_align2d_hls/align2d.c:177]   --->   Operation 1924 'load' 'H_inv_3_3_4_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1925 [1/1] (0.00ns)   --->   "%H_inv_3_6_4_load = load float* %H_inv_3_6_4" [batch_align2d_hls/align2d.c:177]   --->   Operation 1925 'load' 'H_inv_3_6_4_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1926 [1/1] (0.00ns)   --->   "%H_inv_3_3_5_load = load float* %H_inv_3_3_5" [batch_align2d_hls/align2d.c:177]   --->   Operation 1926 'load' 'H_inv_3_3_5_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1927 [1/1] (0.00ns)   --->   "%H_inv_3_4_2_load = load float* %H_inv_3_4_2" [batch_align2d_hls/align2d.c:177]   --->   Operation 1927 'load' 'H_inv_3_4_2_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1928 [1/1] (0.00ns)   --->   "%H_inv_3_7_4_load = load float* %H_inv_3_7_4" [batch_align2d_hls/align2d.c:177]   --->   Operation 1928 'load' 'H_inv_3_7_4_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1929 [1/1] (0.00ns)   --->   "%H_inv_3_6_5_load = load float* %H_inv_3_6_5" [batch_align2d_hls/align2d.c:177]   --->   Operation 1929 'load' 'H_inv_3_6_5_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1930 [1/1] (0.00ns)   --->   "%H_inv_3_7_5_load = load float* %H_inv_3_7_5" [batch_align2d_hls/align2d.c:177]   --->   Operation 1930 'load' 'H_inv_3_7_5_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1931 [1/1] (0.00ns)   --->   "%H_inv_3_8_2_load = load float* %H_inv_3_8_2" [batch_align2d_hls/align2d.c:177]   --->   Operation 1931 'load' 'H_inv_3_8_2_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1932 [1/1] (0.00ns)   --->   "%H_inv_3_0_3_load = load float* %H_inv_3_0_3" [batch_align2d_hls/align2d.c:177]   --->   Operation 1932 'load' 'H_inv_3_0_3_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1933 [1/1] (0.00ns)   --->   "%H_inv_3_3_6_load = load float* %H_inv_3_3_6" [batch_align2d_hls/align2d.c:177]   --->   Operation 1933 'load' 'H_inv_3_3_6_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1934 [1/1] (0.00ns)   --->   "%H_inv_3_6_6_load = load float* %H_inv_3_6_6" [batch_align2d_hls/align2d.c:177]   --->   Operation 1934 'load' 'H_inv_3_6_6_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1935 [1/1] (0.00ns)   --->   "%H_inv_3_3_7_load = load float* %H_inv_3_3_7" [batch_align2d_hls/align2d.c:177]   --->   Operation 1935 'load' 'H_inv_3_3_7_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1936 [1/1] (0.00ns)   --->   "%H_inv_3_4_3_load = load float* %H_inv_3_4_3" [batch_align2d_hls/align2d.c:177]   --->   Operation 1936 'load' 'H_inv_3_4_3_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1937 [1/1] (0.00ns)   --->   "%H_inv_3_7_6_load = load float* %H_inv_3_7_6" [batch_align2d_hls/align2d.c:177]   --->   Operation 1937 'load' 'H_inv_3_7_6_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1938 [1/1] (0.00ns)   --->   "%H_inv_3_6_7_load = load float* %H_inv_3_6_7" [batch_align2d_hls/align2d.c:177]   --->   Operation 1938 'load' 'H_inv_3_6_7_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1939 [1/1] (0.00ns)   --->   "%H_inv_3_7_7_load = load float* %H_inv_3_7_7" [batch_align2d_hls/align2d.c:177]   --->   Operation 1939 'load' 'H_inv_3_7_7_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1940 [1/1] (0.00ns)   --->   "%H_inv_3_8_3_load = load float* %H_inv_3_8_3" [batch_align2d_hls/align2d.c:177]   --->   Operation 1940 'load' 'H_inv_3_8_3_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_151 : Operation 1941 [1/1] (0.81ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.36float.i6(float %H_inv_3_0_load, float %H_inv_3_3_load, float %H_inv_3_6_load, float %H_inv_3_3_1_load, float %H_inv_3_4_load, float %H_inv_3_7_load, float %H_inv_3_6_1_load, float %H_inv_3_7_1_load, float %H_inv_3_8_load, float %H_inv_3_0_1_load, float %H_inv_3_3_2_load, float %H_inv_3_6_2_load, float %H_inv_3_3_3_load, float %H_inv_3_4_1_load, float %H_inv_3_7_2_load, float %H_inv_3_6_3_load, float %H_inv_3_7_3_load, float %H_inv_3_8_1_load, float %H_inv_3_0_2_load, float %H_inv_3_3_4_load, float %H_inv_3_6_4_load, float %H_inv_3_3_5_load, float %H_inv_3_4_2_load, float %H_inv_3_7_4_load, float %H_inv_3_6_5_load, float %H_inv_3_7_5_load, float %H_inv_3_8_2_load, float %H_inv_3_0_3_load, float %H_inv_3_3_6_load, float %H_inv_3_6_6_load, float %H_inv_3_3_7_load, float %H_inv_3_4_3_load, float %H_inv_3_7_6_load, float %H_inv_3_6_7_load, float %H_inv_3_7_7_load, float %H_inv_3_8_3_load, i6 %indvar6) nounwind" [batch_align2d_hls/align2d.c:177]   --->   Operation 1941 'mux' 'tmp_11' <Predicate = (!exitcond4)> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 28> <Delay = 8.75>
ST_152 : Operation 1942 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [batch_align2d_hls/align2d.c:177]   --->   Operation 1942 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_152 : Operation 1943 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1943 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_152 : Operation 1944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_OC_inv_out_OC)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1944 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_152 : Operation 1945 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %debug_addr, float %tmp_11, i4 -1)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1945 'write' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1946 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [batch_align2d_hls/align2d.c:177]   --->   Operation 1946 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_152 : Operation 1947 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [batch_align2d_hls/align2d.c:177]   --->   Operation 1947 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 153 <SV = 28> <Delay = 8.75>
ST_153 : Operation 1948 [5/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1948 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1949 [1/1] (8.75ns)   --->   "%pos_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1949 'writereq' 'pos_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 29> <Delay = 8.75>
ST_154 : Operation 1950 [4/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1950 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 30> <Delay = 8.75>
ST_155 : Operation 1951 [3/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1951 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 31> <Delay = 8.75>
ST_156 : Operation 1952 [2/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1952 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 32> <Delay = 8.75>
ST_157 : Operation 1953 [1/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:177]   --->   Operation 1953 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 1954 [1/1] (0.65ns)   --->   "br label %burst.wr.header41" [batch_align2d_hls/align2d.c:180]   --->   Operation 1954 'br' <Predicate = true> <Delay = 0.65>

State 158 <SV = 33> <Delay = 2.37>
ST_158 : Operation 1955 [1/1] (0.00ns)   --->   "%indvar8 = phi i4 [ %indvar_next4, %burst.wr.body42 ], [ 0, %burst.wr.header41.preheader ]" [batch_align2d_hls/align2d.c:180]   --->   Operation 1955 'phi' 'indvar8' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1956 [1/1] (0.72ns)   --->   "%exitcond5 = icmp eq i4 %indvar8, -8" [batch_align2d_hls/align2d.c:180]   --->   Operation 1956 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1957 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1957 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1958 [1/1] (0.79ns)   --->   "%indvar_next4 = add i4 %indvar8, 1" [batch_align2d_hls/align2d.c:180]   --->   Operation 1958 'add' 'indvar_next4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1959 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %burst.wr.end40, label %burst.wr.body42" [batch_align2d_hls/align2d.c:180]   --->   Operation 1959 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i4 %indvar8 to i3" [batch_align2d_hls/align2d.c:180]   --->   Operation 1960 'trunc' 'tmp_86' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1961 [1/1] (0.00ns)   --->   "%cur_px_estimate_3_1_s = load float* @cur_px_estimate_3_1, align 4" [aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180]   --->   Operation 1961 'load' 'cur_px_estimate_3_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1962 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_0_s = load float* @cur_px_estimate_0_0, align 4" [aesl_mux_load.8floatP.i4:914->batch_align2d_hls/align2d.c:180]   --->   Operation 1962 'load' 'cur_px_estimate_0_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1963 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_1_s = load float* @cur_px_estimate_0_1, align 4" [aesl_mux_load.8floatP.i4:916->batch_align2d_hls/align2d.c:180]   --->   Operation 1963 'load' 'cur_px_estimate_0_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1964 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_0_s = load float* @cur_px_estimate_1_0, align 4" [aesl_mux_load.8floatP.i4:918->batch_align2d_hls/align2d.c:180]   --->   Operation 1964 'load' 'cur_px_estimate_1_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1965 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_1_s = load float* @cur_px_estimate_1_1, align 4" [aesl_mux_load.8floatP.i4:920->batch_align2d_hls/align2d.c:180]   --->   Operation 1965 'load' 'cur_px_estimate_1_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1966 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_0_s = load float* @cur_px_estimate_2_0, align 4" [aesl_mux_load.8floatP.i4:922->batch_align2d_hls/align2d.c:180]   --->   Operation 1966 'load' 'cur_px_estimate_2_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1967 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_1_s = load float* @cur_px_estimate_2_1, align 4" [aesl_mux_load.8floatP.i4:924->batch_align2d_hls/align2d.c:180]   --->   Operation 1967 'load' 'cur_px_estimate_2_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1968 [1/1] (0.00ns)   --->   "%cur_px_estimate_3_0_s = load float* @cur_px_estimate_3_0, align 4" [aesl_mux_load.8floatP.i4:926->batch_align2d_hls/align2d.c:180]   --->   Operation 1968 'load' 'cur_px_estimate_3_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 1969 [1/1] (0.58ns)   --->   "%sel_tmp_i = icmp eq i3 %tmp_86, 0" [aesl_mux_load.8floatP.i4:930->batch_align2d_hls/align2d.c:180]   --->   Operation 1969 'icmp' 'sel_tmp_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, float %cur_px_estimate_0_0_s, float %cur_px_estimate_3_1_s" [aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180]   --->   Operation 1970 'select' 'sel_tmp1_i' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1971 [1/1] (0.58ns)   --->   "%sel_tmp2_i = icmp eq i3 %tmp_86, 1" [aesl_mux_load.8floatP.i4:930->batch_align2d_hls/align2d.c:180]   --->   Operation 1971 'icmp' 'sel_tmp2_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1972 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, float %cur_px_estimate_0_1_s, float %sel_tmp1_i" [aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180]   --->   Operation 1972 'select' 'sel_tmp3_i' <Predicate = (!exitcond5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1973 [1/1] (0.58ns)   --->   "%sel_tmp4_i = icmp eq i3 %tmp_86, 2" [aesl_mux_load.8floatP.i4:930->batch_align2d_hls/align2d.c:180]   --->   Operation 1973 'icmp' 'sel_tmp4_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp5_i = select i1 %sel_tmp4_i, float %cur_px_estimate_1_0_s, float %sel_tmp3_i" [aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180]   --->   Operation 1974 'select' 'sel_tmp5_i' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1975 [1/1] (0.58ns)   --->   "%sel_tmp6_i = icmp eq i3 %tmp_86, 3" [aesl_mux_load.8floatP.i4:930->batch_align2d_hls/align2d.c:180]   --->   Operation 1975 'icmp' 'sel_tmp6_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1976 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp7_i = select i1 %sel_tmp6_i, float %cur_px_estimate_1_1_s, float %sel_tmp5_i" [aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180]   --->   Operation 1976 'select' 'sel_tmp7_i' <Predicate = (!exitcond5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1977 [1/1] (0.58ns)   --->   "%sel_tmp8_i = icmp eq i3 %tmp_86, -4" [aesl_mux_load.8floatP.i4:930->batch_align2d_hls/align2d.c:180]   --->   Operation 1977 'icmp' 'sel_tmp8_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, float %cur_px_estimate_2_0_s, float %sel_tmp7_i" [aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180]   --->   Operation 1978 'select' 'sel_tmp9_i' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1979 [1/1] (0.58ns)   --->   "%sel_tmp10_i = icmp eq i3 %tmp_86, -3" [aesl_mux_load.8floatP.i4:930->batch_align2d_hls/align2d.c:180]   --->   Operation 1979 'icmp' 'sel_tmp10_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1980 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp11_i = select i1 %sel_tmp10_i, float %cur_px_estimate_2_1_s, float %sel_tmp9_i" [aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180]   --->   Operation 1980 'select' 'sel_tmp11_i' <Predicate = (!exitcond5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1981 [1/1] (0.58ns)   --->   "%sel_tmp12_i = icmp eq i3 %tmp_86, -2" [aesl_mux_load.8floatP.i4:930->batch_align2d_hls/align2d.c:180]   --->   Operation 1981 'icmp' 'sel_tmp12_i' <Predicate = (!exitcond5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1982 [1/1] (0.44ns) (out node of the LUT)   --->   "%UnifiedRetVal_i = select i1 %sel_tmp12_i, float %cur_px_estimate_3_0_s, float %sel_tmp11_i" [aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180]   --->   Operation 1982 'select' 'UnifiedRetVal_i' <Predicate = (!exitcond5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 159 <SV = 34> <Delay = 8.75>
ST_159 : Operation 1983 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [batch_align2d_hls/align2d.c:180]   --->   Operation 1983 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_159 : Operation 1984 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1984 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_159 : Operation 1985 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([61 x i8]* @memcpy_OC_cur_px_est)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1985 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_159 : Operation 1986 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %pos_addr, float %UnifiedRetVal_i, i4 -1)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1986 'write' <Predicate = (!exitcond5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 1987 [1/1] (0.00ns)   --->   "%burstwrite_rend52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind" [batch_align2d_hls/align2d.c:180]   --->   Operation 1987 'specregionend' 'burstwrite_rend52' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_159 : Operation 1988 [1/1] (0.00ns)   --->   "br label %burst.wr.header41" [batch_align2d_hls/align2d.c:180]   --->   Operation 1988 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 160 <SV = 34> <Delay = 8.75>
ST_160 : Operation 1989 [5/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1989 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 35> <Delay = 8.75>
ST_161 : Operation 1990 [4/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1990 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 36> <Delay = 8.75>
ST_162 : Operation 1991 [3/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1991 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 37> <Delay = 8.75>
ST_163 : Operation 1992 [2/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1992 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 38> <Delay = 8.75>
ST_164 : Operation 1993 [1/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:180]   --->   Operation 1993 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 1994 [1/1] (0.00ns)   --->   "ret void" [batch_align2d_hls/align2d.c:182]   --->   Operation 1994 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'inv_out' [424]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [466]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [466]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [466]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [466]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [466]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [466]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:135) [466]  (8.75 ns)

 <State 9>: 1.08ns
The critical path consists of the following:
	'phi' operation ('indvar', batch_align2d_hls/align2d.c:135) with incoming values : ('indvar_next', batch_align2d_hls/align2d.c:135) [469]  (0 ns)
	'icmp' operation ('exitcond3', batch_align2d_hls/align2d.c:135) [470]  (1.08 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'pyr' (batch_align2d_hls/align2d.c:135) [479]  (8.75 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('pyr_data_addr', batch_align2d_hls/align2d.c:135) [480]  (0 ns)
	'store' operation (batch_align2d_hls/align2d.c:135) of variable 'pyr_addr_read', batch_align2d_hls/align2d.c:135 on array 'pyr_data' [481]  (1.24 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:137) [487]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:137) [487]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:137) [487]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:137) [487]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:137) [487]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:137) [487]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:137) [487]  (8.75 ns)

 <State 19>: 2.05ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [492]  (0 ns)
	'add' operation ('next_urem') [1723]  (0.776 ns)
	'icmp' operation ('tmp_82') [1724]  (0.881 ns)
	'select' operation ('idx_urem') [1725]  (0.398 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'patches' (batch_align2d_hls/align2d.c:137) [501]  (8.75 ns)
	'store' operation (batch_align2d_hls/align2d.c:137) of variable 'patches_addr_read', batch_align2d_hls/align2d.c:137 on static variable 'ref_patch_with_borde_22' [1478]  (0 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [1729]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [1729]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [1729]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [1729]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [1729]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [1729]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:138) [1729]  (8.75 ns)

 <State 28>: 0.797ns
The critical path consists of the following:
	'phi' operation ('indvar3', batch_align2d_hls/align2d.c:138) with incoming values : ('indvar_next2', batch_align2d_hls/align2d.c:138) [1732]  (0 ns)
	'add' operation ('indvar_next2', batch_align2d_hls/align2d.c:138) [1735]  (0.797 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus read on port 'pos_r' (batch_align2d_hls/align2d.c:138) [1741]  (8.75 ns)
	'store' operation (batch_align2d_hls/align2d.c:138) of variable 'pos_addr_read', batch_align2d_hls/align2d.c:138 on static variable 'cur_px_estimate_0_0' [1768]  (0 ns)

 <State 30>: 1ns
The critical path consists of the following:
	s_axi write on port 'converged' (batch_align2d_hls/align2d.c:141) [1825]  (1 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'debug' (batch_align2d_hls/align2d.c:177) [2497]  (8.75 ns)

 <State 32>: 4.67ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', batch_align2d_hls/align2d.c:23->batch_align2d_hls/align2d.c:157) [1847]  (0 ns)
	'add' operation ('tmp13', batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157) [1865]  (0.789 ns)
	'add' operation ('tmp_62_t', batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157) [1867]  (0.773 ns)
	'add' operation ('tmp_40', batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157) [1869]  (0.776 ns)
	'mux' operation ('tmp_45', batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157) [2182]  (1.57 ns)
	'sub' operation ('tmp_56', batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157) [2199]  (0.765 ns)

 <State 33>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_60', batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157) [2201]  (7.89 ns)

 <State 34>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_60', batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157) [2201]  (7.89 ns)

 <State 35>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_60', batch_align2d_hls/align2d.c:33->batch_align2d_hls/align2d.c:157) [2201]  (7.89 ns)

 <State 36>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_71', batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157) [2298]  (8.42 ns)

 <State 37>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_71', batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157) [2298]  (8.42 ns)

 <State 38>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_73', batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157) [2300]  (8.42 ns)

 <State 39>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_76', batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157) [2303]  (8.42 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_72', batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157) [2299]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_72', batch_align2d_hls/align2d.c:40->batch_align2d_hls/align2d.c:157) [2299]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', batch_align2d_hls/align2d.c:41->batch_align2d_hls/align2d.c:157) [2301]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_77', batch_align2d_hls/align2d.c:43->batch_align2d_hls/align2d.c:157) [2304]  (6.44 ns)

 <State 44>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', batch_align2d_hls/align2d.c:51->batch_align2d_hls/align2d.c:157) [2310]  (8.42 ns)

 <State 45>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', batch_align2d_hls/align2d.c:51->batch_align2d_hls/align2d.c:157) [2310]  (8.42 ns)

 <State 46>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2316]  (8.42 ns)

 <State 47>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2316]  (8.42 ns)

 <State 48>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', batch_align2d_hls/align2d.c:50->batch_align2d_hls/align2d.c:157) [2309]  (8.42 ns)

 <State 49>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', batch_align2d_hls/align2d.c:50->batch_align2d_hls/align2d.c:157) [2309]  (8.42 ns)

 <State 50>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2314]  (8.42 ns)

 <State 51>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2314]  (8.42 ns)

 <State 52>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_18', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2315]  (8.42 ns)

 <State 53>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_18', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2315]  (8.42 ns)

 <State 54>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_24', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2322]  (8.42 ns)

 <State 55>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_24', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2322]  (8.42 ns)

 <State 56>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2323]  (8.42 ns)

 <State 57>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2323]  (8.42 ns)

 <State 58>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_27', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2325]  (8.42 ns)

 <State 59>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_27', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2325]  (8.42 ns)

 <State 60>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2326]  (8.42 ns)

 <State 61>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2326]  (8.42 ns)

 <State 62>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2328]  (8.42 ns)

 <State 63>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_30', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2328]  (8.42 ns)

 <State 64>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2329]  (8.42 ns)

 <State 65>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2329]  (8.42 ns)

 <State 66>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('det', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2330]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('det', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2330]  (6.44 ns)

 <State 68>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('det', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2330]  (6.44 ns)

 <State 69>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('det', batch_align2d_hls/align2d.c:68->batch_align2d_hls/align2d.c:157) [2330]  (6.44 ns)

 <State 70>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][0]', batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157) [2334]  (8.27 ns)

 <State 71>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][0]', batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157) [2334]  (8.27 ns)

 <State 72>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][0]', batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157) [2334]  (8.27 ns)

 <State 73>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][0]', batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157) [2334]  (8.27 ns)

 <State 74>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][0]', batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157) [2334]  (8.27 ns)

 <State 75>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][0]', batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157) [2334]  (8.27 ns)

 <State 76>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][0]', batch_align2d_hls/align2d.c:70->batch_align2d_hls/align2d.c:157) [2334]  (8.27 ns)

 <State 77>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_41', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2349]  (8.42 ns)

 <State 78>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_41', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2349]  (8.42 ns)

 <State 79>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_43', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2351]  (6.44 ns)

 <State 80>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_43', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2351]  (6.44 ns)

 <State 81>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_43', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2351]  (6.44 ns)

 <State 82>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_43', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2351]  (6.44 ns)

 <State 83>: 8.62ns
The critical path consists of the following:
	'xor' operation ('tmp_44_neg', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2353]  (0.351 ns)
	'fdiv' operation ('H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2355]  (8.27 ns)

 <State 84>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2355]  (8.27 ns)

 <State 85>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2355]  (8.27 ns)

 <State 86>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2355]  (8.27 ns)

 <State 87>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2355]  (8.27 ns)

 <State 88>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2355]  (8.27 ns)

 <State 89>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2355]  (8.27 ns)

 <State 90>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) [2355]  (8.27 ns)
	'store' operation (batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157) of variable 'H_inv[0][3]', batch_align2d_hls/align2d.c:71->batch_align2d_hls/align2d.c:157 on local variable 'H_inv[3][3]' [2358]  (0 ns)

 <State 91>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_46', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2370]  (6.44 ns)

 <State 92>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_46', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2370]  (6.44 ns)

 <State 93>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_46', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2370]  (6.44 ns)

 <State 94>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][6]', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2371]  (8.27 ns)

 <State 95>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][6]', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2371]  (8.27 ns)

 <State 96>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][6]', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2371]  (8.27 ns)

 <State 97>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][6]', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2371]  (8.27 ns)

 <State 98>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][6]', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2371]  (8.27 ns)

 <State 99>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][6]', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2371]  (8.27 ns)

 <State 100>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][6]', batch_align2d_hls/align2d.c:72->batch_align2d_hls/align2d.c:157) [2371]  (8.27 ns)

 <State 101>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2400]  (8.42 ns)

 <State 102>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2400]  (8.42 ns)

 <State 103>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_50', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2402]  (6.44 ns)

 <State 104>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_50', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2402]  (6.44 ns)

 <State 105>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_50', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2402]  (6.44 ns)

 <State 106>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_50', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2402]  (6.44 ns)

 <State 107>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2403]  (8.27 ns)

 <State 108>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2403]  (8.27 ns)

 <State 109>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2403]  (8.27 ns)

 <State 110>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2403]  (8.27 ns)

 <State 111>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2403]  (8.27 ns)

 <State 112>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2403]  (8.27 ns)

 <State 113>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2403]  (8.27 ns)

 <State 114>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) [2403]  (8.27 ns)
	'store' operation (batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157) of variable 'H_inv[0][4]', batch_align2d_hls/align2d.c:75->batch_align2d_hls/align2d.c:157 on local variable 'H_inv[3][4]' [2406]  (0 ns)

 <State 115>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_52', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2418]  (6.44 ns)

 <State 116>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_52', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2418]  (6.44 ns)

 <State 117>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_52', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2418]  (6.44 ns)

 <State 118>: 8.62ns
The critical path consists of the following:
	'xor' operation ('tmp_53_neg', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2420]  (0.351 ns)
	'fdiv' operation ('H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2422]  (8.27 ns)

 <State 119>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2422]  (8.27 ns)

 <State 120>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2422]  (8.27 ns)

 <State 121>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2422]  (8.27 ns)

 <State 122>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2422]  (8.27 ns)

 <State 123>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2422]  (8.27 ns)

 <State 124>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2422]  (8.27 ns)

 <State 125>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) [2422]  (8.27 ns)
	'store' operation (batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157) of variable 'H_inv[0][7]', batch_align2d_hls/align2d.c:76->batch_align2d_hls/align2d.c:157 on local variable 'H_inv[3][7]' [2425]  (0 ns)

 <State 126>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_55', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2465]  (6.44 ns)

 <State 127>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_55', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2465]  (6.44 ns)

 <State 128>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_55', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2465]  (6.44 ns)

 <State 129>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2466]  (8.27 ns)

 <State 130>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2466]  (8.27 ns)

 <State 131>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2466]  (8.27 ns)

 <State 132>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2466]  (8.27 ns)

 <State 133>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2466]  (8.27 ns)

 <State 134>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2466]  (8.27 ns)

 <State 135>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2466]  (8.27 ns)

 <State 136>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) [2466]  (8.27 ns)
	'store' operation (batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157) of variable 'H_inv[0][8]', batch_align2d_hls/align2d.c:80->batch_align2d_hls/align2d.c:157 on local variable 'H_inv[3][8]' [2469]  (0 ns)

 <State 137>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:174) [2491]  (8.75 ns)

 <State 138>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_58', batch_align2d_hls/align2d.c:174) [2484]  (7.89 ns)

 <State 139>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_58', batch_align2d_hls/align2d.c:174) [2484]  (7.89 ns)

 <State 140>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_58', batch_align2d_hls/align2d.c:174) [2484]  (7.89 ns)

 <State 141>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', batch_align2d_hls/align2d.c:174) [2485]  (6.44 ns)

 <State 142>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', batch_align2d_hls/align2d.c:174) [2485]  (6.44 ns)

 <State 143>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', batch_align2d_hls/align2d.c:174) [2485]  (6.44 ns)

 <State 144>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', batch_align2d_hls/align2d.c:174) [2485]  (6.44 ns)

 <State 145>: 8.75ns
The critical path consists of the following:
	bus write on port 'pos_r' (batch_align2d_hls/align2d.c:174) [2492]  (8.75 ns)

 <State 146>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [2493]  (8.75 ns)

 <State 147>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [2493]  (8.75 ns)

 <State 148>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [2493]  (8.75 ns)

 <State 149>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [2493]  (8.75 ns)

 <State 150>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:174) [2493]  (8.75 ns)

 <State 151>: 1.14ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', batch_align2d_hls/align2d.c:177) [2501]  (0.785 ns)
	blocking operation 0.351 ns on control path)

 <State 152>: 8.75ns
The critical path consists of the following:
	bus write on port 'debug' (batch_align2d_hls/align2d.c:177) [2546]  (8.75 ns)

 <State 153>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [2550]  (8.75 ns)

 <State 154>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [2550]  (8.75 ns)

 <State 155>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [2550]  (8.75 ns)

 <State 156>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [2550]  (8.75 ns)

 <State 157>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:177) [2550]  (8.75 ns)

 <State 158>: 2.38ns
The critical path consists of the following:
	'phi' operation ('indvar8', batch_align2d_hls/align2d.c:180) with incoming values : ('indvar_next4', batch_align2d_hls/align2d.c:180) [2554]  (0 ns)
	'icmp' operation ('sel_tmp_i', aesl_mux_load.8floatP.i4:930->batch_align2d_hls/align2d.c:180) [2572]  (0.584 ns)
	'select' operation ('sel_tmp1_i', aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180) [2573]  (0 ns)
	'select' operation ('sel_tmp3_i', aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180) [2575]  (0.449 ns)
	'select' operation ('sel_tmp5_i', aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180) [2577]  (0 ns)
	'select' operation ('sel_tmp7_i', aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180) [2579]  (0.449 ns)
	'select' operation ('sel_tmp9_i', aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180) [2581]  (0 ns)
	'select' operation ('sel_tmp11_i', aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180) [2583]  (0.449 ns)
	'select' operation ('UnifiedRetVal_i', aesl_mux_load.8floatP.i4:928->batch_align2d_hls/align2d.c:180) [2585]  (0.449 ns)

 <State 159>: 8.75ns
The critical path consists of the following:
	bus write on port 'pos_r' (batch_align2d_hls/align2d.c:180) [2586]  (8.75 ns)

 <State 160>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [2590]  (8.75 ns)

 <State 161>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [2590]  (8.75 ns)

 <State 162>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [2590]  (8.75 ns)

 <State 163>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [2590]  (8.75 ns)

 <State 164>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:180) [2590]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
