#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 12 14:31:48 2018
# Process ID: 10088
# Current directory: C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.runs/synth_1
# Command line: vivado.exe -log traffic_control.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source traffic_control.tcl
# Log file: C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.runs/synth_1/traffic_control.vds
# Journal file: C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source traffic_control.tcl -notrace
Command: synth_design -top traffic_control -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 350.965 ; gain = 100.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'traffic_control' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_control.vhd:17]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/clock_divider.vhd:6' bound to instance 'clk_div' of component 'clock_divider' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_control.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/clock_divider.vhd:12]
INFO: [Synth 8-4471] merging register 'slowClock_sig_reg' into 'SlowClock_reg' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/clock_divider.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element slowClock_sig_reg was removed.  [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/clock_divider.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/clock_divider.vhd:12]
INFO: [Synth 8-3491] module 'traffic_count' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_count.vhd:5' bound to instance 'traf_cnt' of component 'traffic_count' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_control.vhd:43]
INFO: [Synth 8-638] synthesizing module 'traffic_count' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_count.vhd:12]
WARNING: [Synth 8-614] signal 'ew_count' is read in the process but is not in the sensitivity list [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_count.vhd:17]
WARNING: [Synth 8-614] signal 'ew_count' is read in the process but is not in the sensitivity list [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_count.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'traffic_count' (2#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_count.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'traffic_control' (3#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_control.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 403.457 ; gain = 153.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 403.457 ; gain = 153.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/traffic_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/traffic_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 715.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 715.949 ; gain = 465.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 715.949 ; gain = 465.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 715.949 ; gain = 465.563
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'traffic_control'
INFO: [Synth 8-5544] ROM "east_west" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "south" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "north" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'nt_count_reg' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_count.vhd:24]
WARNING: [Synth 8-327] inferring latch for variable 'ew_count_reg' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/traffic_count.vhd:19]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE6 |                             0110 |                             0111
                 iSTATE7 |                             0111 |                             1000
                 iSTATE5 |                             1000 |                             0110
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'traffic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 715.949 ; gain = 465.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traffic_control 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module traffic_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_div/FastClock_reg was removed.  [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/clock_divider.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element clk_div/MediumClock_reg was removed.  [C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.srcs/sources_1/new/clock_divider.vhd:27]
WARNING: [Synth 8-3917] design traffic_control has port output_mux[3] driven by constant 0
WARNING: [Synth 8-3917] design traffic_control has port output_mux[2] driven by constant 1
WARNING: [Synth 8-3917] design traffic_control has port output_mux[1] driven by constant 0
WARNING: [Synth 8-3917] design traffic_control has port output_mux[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 715.949 ; gain = 465.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 726.613 ; gain = 476.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 726.688 ; gain = 476.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 746.254 ; gain = 495.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 746.254 ; gain = 495.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 746.254 ; gain = 495.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 746.254 ; gain = 495.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 746.254 ; gain = 495.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 746.254 ; gain = 495.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 746.254 ; gain = 495.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT4   |    18|
|7     |LUT5   |     1|
|8     |LUT6   |     3|
|9     |FDCE   |     4|
|10    |FDRE   |    29|
|11    |LD     |     8|
|12    |IBUF   |     5|
|13    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |   107|
|2     |  clk_div  |clock_divider |    37|
|3     |  traf_cnt |traffic_count |    20|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 746.254 ; gain = 495.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 746.254 ; gain = 183.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 746.254 ; gain = 495.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 746.254 ; gain = 507.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab9/Lab9Part3/Lab9Part3.runs/synth_1/traffic_control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file traffic_control_utilization_synth.rpt -pb traffic_control_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 746.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 12 14:32:18 2018...
