

================================================================
== Vitis HLS Report for 'stencil_stage_2'
================================================================
* Date:           Mon Feb 23 00:29:41 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_548_1  |    65795|    65795|         4|          1|          1|  65793|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.74>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_028_21310 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_028_21310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_028_11112 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_028_11112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_028914 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_028914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_0215 = alloca i32 1"   --->   Operation 10 'alloca' 'k_0215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%curr_11149 = alloca i32 1"   --->   Operation 11 'alloca' 'curr_11149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0261211 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0261211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_0271013 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_0271013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_2, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_1, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "%line_buf = alloca i64 1" [top.cpp:540]   --->   Operation 16 'alloca' 'line_buf' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "%line_buf_1 = alloca i64 1" [top.cpp:540]   --->   Operation 17 'alloca' 'line_buf_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %k_0215"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln548 = br void %for.body.split" [top.cpp:548]   --->   Operation 19 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_0215_load = load i17 %k_0215" [top.cpp:548]   --->   Operation 20 'load' 'k_0215_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln548 = trunc i17 %k_0215_load" [top.cpp:548]   --->   Operation 21 'trunc' 'trunc_ln548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = trunc i17 %k_0215_load" [top.cpp:548]   --->   Operation 22 'trunc' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %k_0215_load, i32 16" [top.cpp:552]   --->   Operation 23 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln566 = zext i8 %j" [top.cpp:566]   --->   Operation 24 'zext' 'zext_ln566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln566" [top.cpp:566]   --->   Operation 25 'getelementptr' 'line_buf_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr i24 %line_buf_1, i64 0, i64 %zext_ln566" [top.cpp:567]   --->   Operation 26 'getelementptr' 'line_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.35ns)   --->   "%line_buf_load = load i8 %line_buf_addr" [top.cpp:566]   --->   Operation 27 'load' 'line_buf_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 28 [2/2] (1.35ns)   --->   "%line_buf_1_load = load i8 %line_buf_1_addr" [top.cpp:567]   --->   Operation 28 'load' 'line_buf_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%k = add i17 %k_0215_load, i17 1" [top.cpp:548]   --->   Operation 29 'add' 'k' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%br_ln552 = br i1 %tmp_154, void %if.then29, void %if.end39" [top.cpp:552]   --->   Operation 30 'br' 'br_ln552' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%br_ln574 = br void %if.end39" [top.cpp:574]   --->   Operation 31 'br' 'br_ln574' <Predicate = (!tmp_154)> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%icmp_ln577 = icmp_ugt  i17 %k_0215_load, i17 256" [top.cpp:577]   --->   Operation 32 'icmp' 'icmp_ln577' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln577 = br i1 %icmp_ln577, void %for.inc56, void %if.then41" [top.cpp:577]   --->   Operation 33 'br' 'br_ln577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%out_idx = add i16 %trunc_ln548, i16 65279" [top.cpp:578]   --->   Operation 34 'add' 'out_idx' <Predicate = (icmp_ln577)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%c = trunc i16 %out_idx" [top.cpp:578]   --->   Operation 35 'trunc' 'c' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %out_idx, i32 8, i32 15" [top.cpp:579]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.90ns)   --->   "%empty = icmp_eq  i8 %trunc_ln, i8 255" [top.cpp:579]   --->   Operation 37 'icmp' 'empty' <Predicate = (icmp_ln577)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.90ns)   --->   "%empty_179 = icmp_eq  i8 %trunc_ln, i8 0" [top.cpp:579]   --->   Operation 38 'icmp' 'empty_179' <Predicate = (icmp_ln577)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.33ns)   --->   "%empty_180 = or i1 %empty_179, i1 %empty" [top.cpp:579]   --->   Operation 39 'or' 'empty_180' <Predicate = (icmp_ln577)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln579 = br i1 %empty_180, void %lor.lhs.false46, void %if.then50" [top.cpp:579]   --->   Operation 40 'br' 'br_ln579' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.90ns)   --->   "%empty_181 = icmp_eq  i8 %c, i8 255" [top.cpp:578]   --->   Operation 41 'icmp' 'empty_181' <Predicate = (icmp_ln577 & !empty_180)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.90ns)   --->   "%empty_182 = icmp_eq  i8 %c, i8 0" [top.cpp:578]   --->   Operation 42 'icmp' 'empty_182' <Predicate = (icmp_ln577 & !empty_180)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.33ns)   --->   "%empty_183 = or i1 %empty_182, i1 %empty_181" [top.cpp:578]   --->   Operation 43 'or' 'empty_183' <Predicate = (icmp_ln577 & !empty_180)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %empty_183, void %if.else, void %if.then50" [top.cpp:578]   --->   Operation 44 'br' 'br_ln578' <Predicate = (icmp_ln577 & !empty_180)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln588 = br void %for.inc56" [top.cpp:588]   --->   Operation 45 'br' 'br_ln588' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.02ns)   --->   "%icmp_ln548 = icmp_eq  i17 %k_0215_load, i17 65792" [top.cpp:548]   --->   Operation 46 'icmp' 'icmp_ln548' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln548 = store i17 %k, i17 %k_0215" [top.cpp:548]   --->   Operation 47 'store' 'store_ln548' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln548 = br i1 %icmp_ln548, void %for.body.split, void %for.end58" [top.cpp:548]   --->   Operation 48 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%curr_11149_load = load i24 %curr_11149"   --->   Operation 49 'load' 'curr_11149_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0_0261211_load = load i24 %p_0_0_0261211" [top.cpp:584]   --->   Operation 50 'load' 'p_0_0_0261211_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_0271013_load = load i24 %p_0_0_0271013"   --->   Operation 51 'load' 'p_0_0_0271013_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln549 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [top.cpp:549]   --->   Operation 52 'specpipeline' 'specpipeline_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln548 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65793, i64 65793, i64 65793" [top.cpp:548]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln548 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [top.cpp:548]   --->   Operation 54 'specloopname' 'specloopname_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] ( I:1.35ns O:1.35ns )   --->   "%line_buf_load = load i8 %line_buf_addr" [top.cpp:566]   --->   Operation 55 'load' 'line_buf_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] ( I:1.35ns O:1.35ns )   --->   "%line_buf_1_load = load i8 %line_buf_1_addr" [top.cpp:567]   --->   Operation 56 'load' 'line_buf_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/1] ( I:2.02ns O:2.02ns )   --->   "%curr = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %inter_strm_1" [top.cpp:553]   --->   Operation 57 'read' 'curr' <Predicate = (!tmp_154)> <Delay = 2.02> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_2 : Operation 58 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln572 = store i24 %line_buf_1_load, i8 %line_buf_addr" [top.cpp:572]   --->   Operation 58 'store' 'store_ln572' <Predicate = (!tmp_154)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln573 = store i24 %curr, i8 %line_buf_1_addr" [top.cpp:573]   --->   Operation 59 'store' 'store_ln573' <Predicate = (!tmp_154)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%curr_11 = phi i24 %curr, void %if.then29, i24 0, void %for.body.split"   --->   Operation 60 'phi' 'curr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_028_21310_load = load i24 %p_0_0_028_21310"   --->   Operation 61 'load' 'p_0_0_028_21310_load' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_0_028_11112_load = load i24 %p_0_0_028_11112"   --->   Operation 62 'load' 'p_0_0_028_11112_load' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_0_0_028914_load = load i24 %p_0_0_028914"   --->   Operation 63 'load' 'p_0_0_028914_load' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%curr_1114_cast = sext i24 %curr_11149_load"   --->   Operation 64 'sext' 'curr_1114_cast' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_0_0_028_111_cast = sext i24 %p_0_0_028_11112_load"   --->   Operation 65 'sext' 'p_0_0_028_111_cast' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_0_0_02710_cast = sext i24 %p_0_0_0271013_load"   --->   Operation 66 'sext' 'p_0_0_02710_cast' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.10ns)   --->   "%empty_184 = add i25 %p_0_0_028_111_cast, i25 %curr_1114_cast"   --->   Operation 67 'add' 'empty_184' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln523 = sext i25 %empty_184" [top.cpp:523->top.cpp:586]   --->   Operation 68 'sext' 'sext_ln523' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.12ns)   --->   "%add_ln523 = add i26 %sext_ln523, i26 %p_0_0_02710_cast" [top.cpp:523->top.cpp:586]   --->   Operation 69 'add' 'add_ln523' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln523, i12 0" [top.cpp:523->top.cpp:586]   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln523_35 = sext i38 %tmp" [top.cpp:523->top.cpp:586]   --->   Operation 71 'sext' 'sext_ln523_35' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln523_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %line_buf_1_load, i12 0" [top.cpp:523->top.cpp:586]   --->   Operation 72 'bitconcatenate' 'shl_ln523_s' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln523_36 = sext i36 %shl_ln523_s" [top.cpp:523->top.cpp:586]   --->   Operation 73 'sext' 'sext_ln523_36' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.22ns)   --->   "%sum_axis = add i39 %sext_ln523_35, i39 %sext_ln523_36" [top.cpp:523->top.cpp:586]   --->   Operation 74 'add' 'sum_axis' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_0_0_028_213_cast = sext i24 %p_0_0_028_21310_load"   --->   Operation 75 'sext' 'p_0_0_028_213_cast' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_0_0_0289_cast = sext i24 %p_0_0_028914_load"   --->   Operation 76 'sext' 'p_0_0_0289_cast' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%line_buf_load_cast = sext i24 %line_buf_load" [top.cpp:566]   --->   Operation 77 'sext' 'line_buf_load_cast' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.10ns)   --->   "%empty_185 = add i25 %p_0_0_0289_cast, i25 %p_0_0_028_213_cast"   --->   Operation 78 'add' 'empty_185' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln524 = sext i25 %empty_185" [top.cpp:524->top.cpp:586]   --->   Operation 79 'sext' 'sext_ln524' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.12ns)   --->   "%add_ln524 = add i26 %sext_ln524, i26 %line_buf_load_cast" [top.cpp:524->top.cpp:586]   --->   Operation 80 'add' 'add_ln524' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln524, i12 0" [top.cpp:524->top.cpp:586]   --->   Operation 81 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln524_35 = sext i38 %tmp_s" [top.cpp:524->top.cpp:586]   --->   Operation 82 'sext' 'sext_ln524_35' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln524_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %curr_11, i12 0" [top.cpp:524->top.cpp:586]   --->   Operation 83 'bitconcatenate' 'shl_ln524_s' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln524_36 = sext i36 %shl_ln524_s" [top.cpp:524->top.cpp:586]   --->   Operation 84 'sext' 'sext_ln524_36' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.22ns)   --->   "%sum_diag = add i39 %sext_ln524_35, i39 %sext_ln524_36" [top.cpp:524->top.cpp:586]   --->   Operation 85 'add' 'sum_diag' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln566 = store i24 %line_buf_load, i24 %p_0_0_0271013" [top.cpp:566]   --->   Operation 86 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln567 = store i24 %line_buf_1_load, i24 %p_0_0_0261211" [top.cpp:567]   --->   Operation 87 'store' 'store_ln567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln553 = store i24 %curr_11, i24 %curr_11149" [top.cpp:553]   --->   Operation 88 'store' 'store_ln553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln0 = store i24 %p_0_0_0271013_load, i24 %p_0_0_028914"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln584 = store i24 %p_0_0_0261211_load, i24 %p_0_0_028_11112" [top.cpp:584]   --->   Operation 90 'store' 'store_ln584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln0 = store i24 %curr_11149_load, i24 %p_0_0_028_21310"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.85>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln525_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i24.i39, i24 %p_0_0_0261211_load, i39 0" [top.cpp:525->top.cpp:586]   --->   Operation 92 'bitconcatenate' 'shl_ln525_s' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i39 %sum_axis" [top.cpp:525->top.cpp:586]   --->   Operation 93 'sext' 'sext_ln525' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.92ns)   --->   "%mul_ln525 = mul i65 %sext_ln525, i65 26845184" [top.cpp:525->top.cpp:586]   --->   Operation 94 'mul' 'mul_ln525' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln525_106 = sext i63 %shl_ln525_s" [top.cpp:525->top.cpp:586]   --->   Operation 95 'sext' 'sext_ln525_106' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln525_104 = sext i65 %mul_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 96 'sext' 'sext_ln525_104' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln525_105 = sext i39 %sum_diag" [top.cpp:525->top.cpp:586]   --->   Operation 97 'sext' 'sext_ln525_105' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.92ns)   --->   "%mul_ln525_18 = mul i63 %sext_ln525_105, i63 6709248" [top.cpp:525->top.cpp:586]   --->   Operation 98 'mul' 'mul_ln525_18' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln525_107 = sext i63 %mul_ln525_18" [top.cpp:525->top.cpp:586]   --->   Operation 99 'sext' 'sext_ln525_107' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.45ns)   --->   "%add_ln525 = add i64 %sext_ln525_106, i64 %sext_ln525_107" [top.cpp:525->top.cpp:586]   --->   Operation 100 'add' 'add_ln525' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln525_108 = sext i64 %add_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 101 'sext' 'sext_ln525_108' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.47ns)   --->   "%add_ln525_35 = add i66 %sext_ln525_108, i66 %sext_ln525_104" [top.cpp:525->top.cpp:586]   --->   Operation 102 'add' 'add_ln525_35' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln525_35, i32 65" [top.cpp:525->top.cpp:586]   --->   Operation 103 'bitselect' 'tmp_155' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%out = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln525_35, i32 28, i32 65" [top.cpp:525->top.cpp:586]   --->   Operation 104 'partselect' 'out' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln525_35, i32 27" [top.cpp:525->top.cpp:586]   --->   Operation 105 'bitselect' 'tmp_156' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.15>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln525_109 = sext i38 %out" [top.cpp:525->top.cpp:586]   --->   Operation 106 'sext' 'sext_ln525_109' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i1 %tmp_156" [top.cpp:525->top.cpp:586]   --->   Operation 107 'zext' 'zext_ln525' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.22ns)   --->   "%out_35 = add i39 %sext_ln525_109, i39 %zext_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 108 'add' 'out_35' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%sext_ln525_110 = sext i39 %out_35" [top.cpp:525->top.cpp:586]   --->   Operation 109 'sext' 'sext_ln525_110' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %out_35, i32 38" [top.cpp:525->top.cpp:586]   --->   Operation 110 'bitselect' 'tmp_157' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.33ns)   --->   "%xor_ln525 = xor i1 %tmp_155, i1 1" [top.cpp:525->top.cpp:586]   --->   Operation 111 'xor' 'xor_ln525' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%or_ln525_18 = or i1 %tmp_157, i1 %xor_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 112 'or' 'or_ln525_18' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%xor_ln525_35 = xor i1 %tmp_155, i1 %or_ln525_18" [top.cpp:525->top.cpp:586]   --->   Operation 113 'xor' 'xor_ln525_35' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%xor_ln525_36 = xor i1 %xor_ln525_35, i1 1" [top.cpp:525->top.cpp:586]   --->   Operation 114 'xor' 'xor_ln525_36' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%or_ln525 = or i1 %tmp_157, i1 %xor_ln525_36" [top.cpp:525->top.cpp:586]   --->   Operation 115 'or' 'or_ln525' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%and_ln525 = and i1 %or_ln525, i1 %xor_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 116 'and' 'and_ln525' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.36ns) (out node of the LUT)   --->   "%out_36 = select i1 %and_ln525, i40 549755813887, i40 %sext_ln525_110" [top.cpp:525->top.cpp:586]   --->   Operation 117 'select' 'out_36' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_36, i32 39" [top.cpp:526->top.cpp:586]   --->   Operation 118 'bitselect' 'tmp_158' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %out_36, i32 12, i32 35" [top.cpp:526->top.cpp:586]   --->   Operation 119 'partselect' 'trunc_ln13' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_36, i32 11" [top.cpp:526->top.cpp:586]   --->   Operation 120 'bitselect' 'tmp_159' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln526)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_36, i32 35" [top.cpp:526->top.cpp:586]   --->   Operation 121 'bitselect' 'tmp_160' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i1 %tmp_159" [top.cpp:526->top.cpp:586]   --->   Operation 122 'zext' 'zext_ln526' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.10ns)   --->   "%add_ln526 = add i24 %trunc_ln13, i24 %zext_ln526" [top.cpp:526->top.cpp:586]   --->   Operation 123 'add' 'add_ln526' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln526, i32 23" [top.cpp:526->top.cpp:586]   --->   Operation 124 'bitselect' 'tmp_161' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln526)   --->   "%xor_ln526 = xor i1 %tmp_161, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 125 'xor' 'xor_ln526' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln526 = and i1 %tmp_160, i1 %xor_ln526" [top.cpp:526->top.cpp:586]   --->   Operation 126 'and' 'and_ln526' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_89)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_36, i32 36" [top.cpp:526->top.cpp:586]   --->   Operation 127 'bitselect' 'tmp_162' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32, i40 %out_36, i32 37" [top.cpp:526->top.cpp:586]   --->   Operation 128 'partselect' 'tmp_163' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.74ns)   --->   "%icmp_ln526 = icmp_eq  i3 %tmp_163, i3 7" [top.cpp:526->top.cpp:586]   --->   Operation 129 'icmp' 'icmp_ln526' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32, i40 %out_36, i32 36" [top.cpp:526->top.cpp:586]   --->   Operation 130 'partselect' 'tmp_164' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.86ns)   --->   "%icmp_ln526_35 = icmp_eq  i4 %tmp_164, i4 15" [top.cpp:526->top.cpp:586]   --->   Operation 131 'icmp' 'icmp_ln526_35' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.86ns)   --->   "%icmp_ln526_36 = icmp_eq  i4 %tmp_164, i4 0" [top.cpp:526->top.cpp:586]   --->   Operation 132 'icmp' 'icmp_ln526_36' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_88)   --->   "%select_ln526 = select i1 %and_ln526, i1 %icmp_ln526_35, i1 %icmp_ln526_36" [top.cpp:526->top.cpp:586]   --->   Operation 133 'select' 'select_ln526' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_89)   --->   "%xor_ln526_69 = xor i1 %tmp_162, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 134 'xor' 'xor_ln526_69' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_89)   --->   "%and_ln526_86 = and i1 %icmp_ln526, i1 %xor_ln526_69" [top.cpp:526->top.cpp:586]   --->   Operation 135 'and' 'and_ln526_86' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_89)   --->   "%select_ln526_52 = select i1 %and_ln526, i1 %and_ln526_86, i1 %icmp_ln526_35" [top.cpp:526->top.cpp:586]   --->   Operation 136 'select' 'select_ln526_52' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln526_18)   --->   "%and_ln526_87 = and i1 %and_ln526, i1 %icmp_ln526_35" [top.cpp:526->top.cpp:586]   --->   Operation 137 'and' 'and_ln526_87' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_88)   --->   "%xor_ln526_70 = xor i1 %select_ln526, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 138 'xor' 'xor_ln526_70' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_88)   --->   "%or_ln526 = or i1 %tmp_161, i1 %xor_ln526_70" [top.cpp:526->top.cpp:586]   --->   Operation 139 'or' 'or_ln526' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_88)   --->   "%xor_ln526_71 = xor i1 %tmp_158, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 140 'xor' 'xor_ln526_71' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln526_88 = and i1 %or_ln526, i1 %xor_ln526_71" [top.cpp:526->top.cpp:586]   --->   Operation 141 'and' 'and_ln526_88' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln526_89 = and i1 %tmp_161, i1 %select_ln526_52" [top.cpp:526->top.cpp:586]   --->   Operation 142 'and' 'and_ln526_89' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln526_18)   --->   "%or_ln526_19 = or i1 %and_ln526_87, i1 %and_ln526_89" [top.cpp:526->top.cpp:586]   --->   Operation 143 'or' 'or_ln526_19' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln526_18)   --->   "%xor_ln526_72 = xor i1 %or_ln526_19, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 144 'xor' 'xor_ln526_72' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln526_18)   --->   "%and_ln526_90 = and i1 %tmp_158, i1 %xor_ln526_72" [top.cpp:526->top.cpp:586]   --->   Operation 145 'and' 'and_ln526_90' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln526_54)   --->   "%select_ln526_53 = select i1 %and_ln526_88, i24 8388607, i24 8388608" [top.cpp:526->top.cpp:586]   --->   Operation 146 'select' 'select_ln526_53' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln526_18 = or i1 %and_ln526_88, i1 %and_ln526_90" [top.cpp:526->top.cpp:586]   --->   Operation 147 'or' 'or_ln526_18' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln526_54 = select i1 %or_ln526_18, i24 %select_ln526_53, i24 %add_ln526" [top.cpp:526->top.cpp:586]   --->   Operation 148 'select' 'select_ln526_54' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] ( I:2.02ns O:2.02ns )   --->   "%write_ln586 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %inter_strm_2, i24 %select_ln526_54" [top.cpp:586]   --->   Operation 149 'write' 'write_ln586' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 2.02> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end54"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln577 & !empty_180 & !empty_183)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] ( I:2.02ns O:2.02ns )   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %inter_strm_2, i24 %p_0_0_0261211_load" [top.cpp:584]   --->   Operation 151 'write' 'write_ln584' <Predicate = (icmp_ln577 & empty_183) | (icmp_ln577 & empty_180)> <Delay = 2.02> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln585 = br void %if.end54" [top.cpp:585]   --->   Operation 152 'br' 'br_ln585' <Predicate = (icmp_ln577 & empty_183) | (icmp_ln577 & empty_180)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.48ns)   --->   "%ret_ln590 = ret" [top.cpp:590]   --->   Operation 153 'ret' 'ret_ln590' <Predicate = (icmp_ln548)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inter_strm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter_strm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_028_21310         (alloca           ) [ 01100]
p_0_0_028_11112         (alloca           ) [ 01100]
p_0_0_028914            (alloca           ) [ 01100]
k_0215                  (alloca           ) [ 01000]
curr_11149              (alloca           ) [ 01100]
p_0_0_0261211           (alloca           ) [ 01100]
p_0_0_0271013           (alloca           ) [ 01100]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
line_buf                (alloca           ) [ 00000]
line_buf_1              (alloca           ) [ 00000]
store_ln0               (store            ) [ 00000]
br_ln548                (br               ) [ 00000]
k_0215_load             (load             ) [ 00000]
trunc_ln548             (trunc            ) [ 00000]
j                       (trunc            ) [ 00000]
tmp_154                 (bitselect        ) [ 01111]
zext_ln566              (zext             ) [ 00000]
line_buf_addr           (getelementptr    ) [ 01100]
line_buf_1_addr         (getelementptr    ) [ 01100]
k                       (add              ) [ 00000]
br_ln552                (br               ) [ 01100]
br_ln574                (br               ) [ 01100]
icmp_ln577              (icmp             ) [ 01111]
br_ln577                (br               ) [ 00000]
out_idx                 (add              ) [ 00000]
c                       (trunc            ) [ 00000]
trunc_ln                (partselect       ) [ 00000]
empty                   (icmp             ) [ 00000]
empty_179               (icmp             ) [ 00000]
empty_180               (or               ) [ 01111]
br_ln579                (br               ) [ 00000]
empty_181               (icmp             ) [ 00000]
empty_182               (icmp             ) [ 00000]
empty_183               (or               ) [ 01111]
br_ln578                (br               ) [ 00000]
br_ln588                (br               ) [ 00000]
icmp_ln548              (icmp             ) [ 01111]
store_ln548             (store            ) [ 00000]
br_ln548                (br               ) [ 00000]
curr_11149_load         (load             ) [ 00000]
p_0_0_0261211_load      (load             ) [ 01011]
p_0_0_0271013_load      (load             ) [ 00000]
specpipeline_ln549      (specpipeline     ) [ 00000]
speclooptripcount_ln548 (speclooptripcount) [ 00000]
specloopname_ln548      (specloopname     ) [ 00000]
line_buf_load           (load             ) [ 00000]
line_buf_1_load         (load             ) [ 00000]
curr                    (read             ) [ 00000]
store_ln572             (store            ) [ 00000]
store_ln573             (store            ) [ 00000]
curr_11                 (phi              ) [ 01100]
p_0_0_028_21310_load    (load             ) [ 00000]
p_0_0_028_11112_load    (load             ) [ 00000]
p_0_0_028914_load       (load             ) [ 00000]
curr_1114_cast          (sext             ) [ 00000]
p_0_0_028_111_cast      (sext             ) [ 00000]
p_0_0_02710_cast        (sext             ) [ 00000]
empty_184               (add              ) [ 00000]
sext_ln523              (sext             ) [ 00000]
add_ln523               (add              ) [ 00000]
tmp                     (bitconcatenate   ) [ 00000]
sext_ln523_35           (sext             ) [ 00000]
shl_ln523_s             (bitconcatenate   ) [ 00000]
sext_ln523_36           (sext             ) [ 00000]
sum_axis                (add              ) [ 01010]
p_0_0_028_213_cast      (sext             ) [ 00000]
p_0_0_0289_cast         (sext             ) [ 00000]
line_buf_load_cast      (sext             ) [ 00000]
empty_185               (add              ) [ 00000]
sext_ln524              (sext             ) [ 00000]
add_ln524               (add              ) [ 00000]
tmp_s                   (bitconcatenate   ) [ 00000]
sext_ln524_35           (sext             ) [ 00000]
shl_ln524_s             (bitconcatenate   ) [ 00000]
sext_ln524_36           (sext             ) [ 00000]
sum_diag                (add              ) [ 01010]
store_ln566             (store            ) [ 00000]
store_ln567             (store            ) [ 00000]
store_ln553             (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln584             (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
shl_ln525_s             (bitconcatenate   ) [ 00000]
sext_ln525              (sext             ) [ 00000]
mul_ln525               (mul              ) [ 00000]
sext_ln525_106          (sext             ) [ 00000]
sext_ln525_104          (sext             ) [ 00000]
sext_ln525_105          (sext             ) [ 00000]
mul_ln525_18            (mul              ) [ 00000]
sext_ln525_107          (sext             ) [ 00000]
add_ln525               (add              ) [ 00000]
sext_ln525_108          (sext             ) [ 00000]
add_ln525_35            (add              ) [ 00000]
tmp_155                 (bitselect        ) [ 01001]
out                     (partselect       ) [ 01001]
tmp_156                 (bitselect        ) [ 01001]
sext_ln525_109          (sext             ) [ 00000]
zext_ln525              (zext             ) [ 00000]
out_35                  (add              ) [ 00000]
sext_ln525_110          (sext             ) [ 00000]
tmp_157                 (bitselect        ) [ 00000]
xor_ln525               (xor              ) [ 00000]
or_ln525_18             (or               ) [ 00000]
xor_ln525_35            (xor              ) [ 00000]
xor_ln525_36            (xor              ) [ 00000]
or_ln525                (or               ) [ 00000]
and_ln525               (and              ) [ 00000]
out_36                  (select           ) [ 00000]
tmp_158                 (bitselect        ) [ 00000]
trunc_ln13              (partselect       ) [ 00000]
tmp_159                 (bitselect        ) [ 00000]
tmp_160                 (bitselect        ) [ 00000]
zext_ln526              (zext             ) [ 00000]
add_ln526               (add              ) [ 00000]
tmp_161                 (bitselect        ) [ 00000]
xor_ln526               (xor              ) [ 00000]
and_ln526               (and              ) [ 00000]
tmp_162                 (bitselect        ) [ 00000]
tmp_163                 (partselect       ) [ 00000]
icmp_ln526              (icmp             ) [ 00000]
tmp_164                 (partselect       ) [ 00000]
icmp_ln526_35           (icmp             ) [ 00000]
icmp_ln526_36           (icmp             ) [ 00000]
select_ln526            (select           ) [ 00000]
xor_ln526_69            (xor              ) [ 00000]
and_ln526_86            (and              ) [ 00000]
select_ln526_52         (select           ) [ 00000]
and_ln526_87            (and              ) [ 00000]
xor_ln526_70            (xor              ) [ 00000]
or_ln526                (or               ) [ 00000]
xor_ln526_71            (xor              ) [ 00000]
and_ln526_88            (and              ) [ 00000]
and_ln526_89            (and              ) [ 00000]
or_ln526_19             (or               ) [ 00000]
xor_ln526_72            (xor              ) [ 00000]
and_ln526_90            (and              ) [ 00000]
select_ln526_53         (select           ) [ 00000]
or_ln526_18             (or               ) [ 00000]
select_ln526_54         (select           ) [ 00000]
write_ln586             (write            ) [ 00000]
br_ln0                  (br               ) [ 00000]
write_ln584             (write            ) [ 00000]
br_ln585                (br               ) [ 00000]
ret_ln590               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter_strm_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_strm_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inter_strm_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_strm_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i26.i12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i24.i12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i24.i39"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i66.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i39.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="p_0_0_028_21310_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_028_21310/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_0_0_028_11112_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_028_11112/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_0_0_028914_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_028914/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="k_0215_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_0215/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="curr_11149_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_11149/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_0_0_0261211_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0261211/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_0_0_0271013_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0271013/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="line_buf_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="line_buf_1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="curr_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="24" slack="0"/>
<pin id="171" dir="0" index="2" bw="24" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln586/4 write_ln584/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="line_buf_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="line_buf_1_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="0" index="1" bw="24" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_load/1 store_ln572/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="0" index="1" bw="24" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="204" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="207" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_1_load/1 store_ln573/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="curr_11_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="24" slack="1"/>
<pin id="213" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="curr_11 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="curr_11_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_11/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="mul_ln525_18_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="39" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="0"/>
<pin id="226" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln525_18/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_ln525_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="39" slack="0"/>
<pin id="230" dir="0" index="1" bw="26" slack="0"/>
<pin id="231" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln525/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="17" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="k_0215_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="0"/>
<pin id="240" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_0215_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln548_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="17" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln548/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="17" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_154_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="17" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_154/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln566_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="17" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln577_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="17" slack="0"/>
<pin id="271" dir="0" index="1" bw="10" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln577/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="out_idx_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_idx/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="c_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="5" slack="0"/>
<pin id="290" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_179_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_179/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_180_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_180/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="empty_181_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_181/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_182_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_182/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="empty_183_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_183/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln548_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="17" slack="0"/>
<pin id="333" dir="0" index="1" bw="17" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln548/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln548_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="17" slack="0"/>
<pin id="339" dir="0" index="1" bw="17" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln548/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="curr_11149_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="1"/>
<pin id="344" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_11149_load/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_0_0_0261211_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="24" slack="1"/>
<pin id="347" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0261211_load/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_0_0_0271013_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="1"/>
<pin id="350" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0271013_load/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_0_0_028_21310_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="24" slack="1"/>
<pin id="353" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_028_21310_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_0_0_028_11112_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="1"/>
<pin id="356" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_028_11112_load/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_0_0_028914_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="24" slack="1"/>
<pin id="359" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_028914_load/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="curr_1114_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="0"/>
<pin id="362" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="curr_1114_cast/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_0_0_028_111_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="24" slack="0"/>
<pin id="366" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_0_028_111_cast/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_0_0_02710_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="24" slack="0"/>
<pin id="370" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_0_02710_cast/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="empty_184_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="24" slack="0"/>
<pin id="374" dir="0" index="1" bw="24" slack="0"/>
<pin id="375" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_184/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln523_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="25" slack="0"/>
<pin id="380" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln523/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln523_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="25" slack="0"/>
<pin id="384" dir="0" index="1" bw="24" slack="0"/>
<pin id="385" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln523/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="38" slack="0"/>
<pin id="390" dir="0" index="1" bw="26" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln523_35_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="38" slack="0"/>
<pin id="398" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln523_35/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln523_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="36" slack="0"/>
<pin id="402" dir="0" index="1" bw="24" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln523_s/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln523_36_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="36" slack="0"/>
<pin id="410" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln523_36/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sum_axis_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="38" slack="0"/>
<pin id="414" dir="0" index="1" bw="36" slack="0"/>
<pin id="415" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_axis/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_0_0_028_213_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="0"/>
<pin id="420" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_0_028_213_cast/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_0_0_0289_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="24" slack="0"/>
<pin id="424" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_0_0289_cast/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="line_buf_load_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="0"/>
<pin id="428" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="line_buf_load_cast/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="empty_185_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="24" slack="0"/>
<pin id="432" dir="0" index="1" bw="24" slack="0"/>
<pin id="433" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_185/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln524_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="25" slack="0"/>
<pin id="438" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln524/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln524_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="25" slack="0"/>
<pin id="442" dir="0" index="1" bw="24" slack="0"/>
<pin id="443" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln524/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_s_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="38" slack="0"/>
<pin id="448" dir="0" index="1" bw="26" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln524_35_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="38" slack="0"/>
<pin id="456" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln524_35/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="shl_ln524_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="36" slack="0"/>
<pin id="460" dir="0" index="1" bw="24" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln524_s/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln524_36_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="36" slack="0"/>
<pin id="468" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln524_36/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sum_diag_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="38" slack="0"/>
<pin id="472" dir="0" index="1" bw="36" slack="0"/>
<pin id="473" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_diag/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln566_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="24" slack="0"/>
<pin id="478" dir="0" index="1" bw="24" slack="1"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln567_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="24" slack="0"/>
<pin id="483" dir="0" index="1" bw="24" slack="1"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln567/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln553_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="0"/>
<pin id="488" dir="0" index="1" bw="24" slack="1"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln553/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln0_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="24" slack="0"/>
<pin id="493" dir="0" index="1" bw="24" slack="1"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln584_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="24" slack="0"/>
<pin id="498" dir="0" index="1" bw="24" slack="1"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln0_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="24" slack="0"/>
<pin id="503" dir="0" index="1" bw="24" slack="1"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="shl_ln525_s_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="63" slack="0"/>
<pin id="508" dir="0" index="1" bw="24" slack="1"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln525_s/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln525_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="39" slack="1"/>
<pin id="515" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln525_106_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="63" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_106/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln525_104_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="65" slack="0"/>
<pin id="523" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_104/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln525_105_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="39" slack="1"/>
<pin id="527" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_105/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln525_107_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="63" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_107/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln525_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="63" slack="0"/>
<pin id="535" dir="0" index="1" bw="63" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln525_108_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_108/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln525_35_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="65" slack="0"/>
<pin id="546" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525_35/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_155_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="66" slack="0"/>
<pin id="552" dir="0" index="2" bw="8" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_155/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="out_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="38" slack="0"/>
<pin id="559" dir="0" index="1" bw="66" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="0" index="3" bw="8" slack="0"/>
<pin id="562" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_156_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="66" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_156/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln525_109_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="38" slack="1"/>
<pin id="577" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_109/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln525_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln525/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="out_35_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="38" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_35/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln525_110_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="39" slack="0"/>
<pin id="589" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_110/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_157_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="39" slack="0"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="xor_ln525_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln525/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln525_18_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln525_18/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="xor_ln525_35_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln525_35/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="xor_ln525_36_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln525_36/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="or_ln525_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln525/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="and_ln525_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln525/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="out_36_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="40" slack="0"/>
<pin id="636" dir="0" index="2" bw="39" slack="0"/>
<pin id="637" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_36/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_158_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="40" slack="0"/>
<pin id="644" dir="0" index="2" bw="7" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_158/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="trunc_ln13_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="24" slack="0"/>
<pin id="651" dir="0" index="1" bw="40" slack="0"/>
<pin id="652" dir="0" index="2" bw="5" slack="0"/>
<pin id="653" dir="0" index="3" bw="7" slack="0"/>
<pin id="654" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_159_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="40" slack="0"/>
<pin id="662" dir="0" index="2" bw="5" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_159/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_160_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="40" slack="0"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_160/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln526_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln526/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln526_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln526/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_161_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="24" slack="0"/>
<pin id="688" dir="0" index="2" bw="6" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_161/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="xor_ln526_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln526/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln526_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln526/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_162_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="40" slack="0"/>
<pin id="708" dir="0" index="2" bw="7" slack="0"/>
<pin id="709" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_162/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_163_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="0"/>
<pin id="715" dir="0" index="1" bw="40" slack="0"/>
<pin id="716" dir="0" index="2" bw="7" slack="0"/>
<pin id="717" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_163/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln526_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="3" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_164_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="0" index="1" bw="40" slack="0"/>
<pin id="730" dir="0" index="2" bw="7" slack="0"/>
<pin id="731" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_164/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln526_35_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526_35/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln526_36_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526_36/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln526_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln526/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="xor_ln526_69_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln526_69/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="and_ln526_86_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln526_86/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln526_52_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln526_52/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="and_ln526_87_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln526_87/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="xor_ln526_70_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln526_70/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="or_ln526_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln526/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="xor_ln526_71_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln526_71/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="and_ln526_88_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln526_88/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="and_ln526_89_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln526_89/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="or_ln526_19_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln526_19/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="xor_ln526_72_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln526_72/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="and_ln526_90_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln526_90/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="select_ln526_53_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="24" slack="0"/>
<pin id="832" dir="0" index="2" bw="24" slack="0"/>
<pin id="833" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln526_53/4 "/>
</bind>
</comp>

<comp id="837" class="1004" name="or_ln526_18_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln526_18/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="select_ln526_54_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="24" slack="0"/>
<pin id="846" dir="0" index="2" bw="24" slack="0"/>
<pin id="847" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln526_54/4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="p_0_0_028_21310_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="24" slack="1"/>
<pin id="854" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_028_21310 "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_0_0_028_11112_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="24" slack="1"/>
<pin id="860" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_028_11112 "/>
</bind>
</comp>

<comp id="864" class="1005" name="p_0_0_028914_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="24" slack="1"/>
<pin id="866" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_028914 "/>
</bind>
</comp>

<comp id="870" class="1005" name="k_0215_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="17" slack="0"/>
<pin id="872" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="k_0215 "/>
</bind>
</comp>

<comp id="877" class="1005" name="curr_11149_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="24" slack="1"/>
<pin id="879" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="curr_11149 "/>
</bind>
</comp>

<comp id="883" class="1005" name="p_0_0_0261211_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="24" slack="1"/>
<pin id="885" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0261211 "/>
</bind>
</comp>

<comp id="889" class="1005" name="p_0_0_0271013_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="24" slack="1"/>
<pin id="891" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0271013 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_154_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_154 "/>
</bind>
</comp>

<comp id="899" class="1005" name="line_buf_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="1"/>
<pin id="901" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_addr "/>
</bind>
</comp>

<comp id="905" class="1005" name="line_buf_1_addr_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_addr "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln577_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln577 "/>
</bind>
</comp>

<comp id="915" class="1005" name="empty_180_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_180 "/>
</bind>
</comp>

<comp id="919" class="1005" name="empty_183_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_183 "/>
</bind>
</comp>

<comp id="923" class="1005" name="icmp_ln548_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="3"/>
<pin id="925" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln548 "/>
</bind>
</comp>

<comp id="927" class="1005" name="p_0_0_0261211_load_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="24" slack="1"/>
<pin id="929" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0261211_load "/>
</bind>
</comp>

<comp id="933" class="1005" name="sum_axis_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="39" slack="1"/>
<pin id="935" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sum_axis "/>
</bind>
</comp>

<comp id="938" class="1005" name="sum_diag_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="39" slack="1"/>
<pin id="940" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sum_diag "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp_155_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="949" class="1005" name="out_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="38" slack="1"/>
<pin id="951" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_156_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_156 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="124" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="154" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="158" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="175" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="208"><net_src comp="182" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="199" pin="7"/><net_sink comp="189" pin=1"/></net>

<net id="210"><net_src comp="162" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="162" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="238" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="245" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="267"><net_src comp="238" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="238" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="241" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="275" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="285" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="285" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="295" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="281" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="281" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="313" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="238" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="263" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="363"><net_src comp="342" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="354" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="348" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="364" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="360" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="368" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="199" pin="7"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="396" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="351" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="357" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="189" pin="7"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="422" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="418" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="426" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="58" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="62" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="215" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="454" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="189" pin="7"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="199" pin="7"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="215" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="348" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="345" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="342" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="64" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="520"><net_src comp="506" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="228" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="525" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="532"><net_src comp="223" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="517" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="521" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="72" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="74" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="543" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="78" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="74" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="572"><net_src comp="72" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="543" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="80" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="82" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="581" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="84" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="86" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="591" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="86" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="591" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="599" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="88" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="587" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="90" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="633" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="92" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="655"><net_src comp="94" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="633" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="96" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="98" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="664"><net_src comp="90" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="633" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="100" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="90" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="633" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="98" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="659" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="649" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="102" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="679" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="104" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="86" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="667" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="90" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="633" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="106" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="718"><net_src comp="108" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="633" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="110" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="112" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="114" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="633" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="106" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="727" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="116" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="727" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="118" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="699" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="735" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="705" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="86" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="721" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="699" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="735" pin="2"/><net_sink comp="767" pin=2"/></net>

<net id="779"><net_src comp="699" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="735" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="747" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="86" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="685" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="641" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="86" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="787" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="685" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="767" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="775" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="86" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="641" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="817" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="799" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="120" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="122" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="841"><net_src comp="799" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="823" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="829" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="679" pin="2"/><net_sink comp="843" pin=2"/></net>

<net id="851"><net_src comp="843" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="855"><net_src comp="126" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="861"><net_src comp="130" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="867"><net_src comp="134" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="873"><net_src comp="138" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="880"><net_src comp="142" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="886"><net_src comp="146" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="892"><net_src comp="150" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="898"><net_src comp="249" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="175" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="908"><net_src comp="182" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="914"><net_src comp="269" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="307" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="325" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="331" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="345" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="936"><net_src comp="412" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="941"><net_src comp="470" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="946"><net_src comp="549" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="952"><net_src comp="557" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="957"><net_src comp="567" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="578" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inter_strm_2 | {4 }
 - Input state : 
	Port: stencil_stage.2 : inter_strm_1 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_0215_load : 1
		trunc_ln548 : 2
		j : 2
		tmp_154 : 2
		zext_ln566 : 3
		line_buf_addr : 4
		line_buf_1_addr : 4
		line_buf_load : 5
		line_buf_1_load : 5
		k : 2
		br_ln552 : 3
		icmp_ln577 : 2
		br_ln577 : 3
		out_idx : 3
		c : 4
		trunc_ln : 4
		empty : 5
		empty_179 : 5
		empty_180 : 6
		br_ln579 : 6
		empty_181 : 5
		empty_182 : 5
		empty_183 : 6
		br_ln578 : 6
		icmp_ln548 : 2
		store_ln548 : 3
		br_ln548 : 3
	State 2
		store_ln572 : 1
		curr_1114_cast : 1
		p_0_0_028_111_cast : 1
		p_0_0_02710_cast : 1
		empty_184 : 2
		sext_ln523 : 3
		add_ln523 : 4
		tmp : 5
		sext_ln523_35 : 6
		shl_ln523_s : 1
		sext_ln523_36 : 2
		sum_axis : 7
		p_0_0_028_213_cast : 1
		p_0_0_0289_cast : 1
		line_buf_load_cast : 1
		empty_185 : 2
		sext_ln524 : 3
		add_ln524 : 4
		tmp_s : 5
		sext_ln524_35 : 6
		shl_ln524_s : 1
		sext_ln524_36 : 2
		sum_diag : 7
		store_ln566 : 1
		store_ln567 : 1
		store_ln553 : 1
		store_ln0 : 1
		store_ln584 : 1
		store_ln0 : 1
	State 3
		mul_ln525 : 1
		sext_ln525_106 : 1
		sext_ln525_104 : 2
		mul_ln525_18 : 1
		sext_ln525_107 : 2
		add_ln525 : 3
		sext_ln525_108 : 4
		add_ln525_35 : 5
		tmp_155 : 6
		out : 6
		tmp_156 : 6
	State 4
		out_35 : 1
		sext_ln525_110 : 2
		tmp_157 : 2
		or_ln525_18 : 3
		xor_ln525_35 : 3
		xor_ln525_36 : 3
		or_ln525 : 3
		and_ln525 : 3
		out_36 : 3
		tmp_158 : 4
		trunc_ln13 : 4
		tmp_159 : 4
		tmp_160 : 4
		zext_ln526 : 5
		add_ln526 : 6
		tmp_161 : 7
		xor_ln526 : 8
		and_ln526 : 8
		tmp_162 : 4
		tmp_163 : 4
		icmp_ln526 : 5
		tmp_164 : 4
		icmp_ln526_35 : 5
		icmp_ln526_36 : 5
		select_ln526 : 8
		xor_ln526_69 : 5
		and_ln526_86 : 6
		select_ln526_52 : 8
		and_ln526_87 : 8
		xor_ln526_70 : 9
		or_ln526 : 9
		xor_ln526_71 : 5
		and_ln526_88 : 9
		and_ln526_89 : 9
		or_ln526_19 : 9
		xor_ln526_72 : 9
		and_ln526_90 : 9
		select_ln526_53 : 9
		or_ln526_18 : 9
		select_ln526_54 : 9
		write_ln586 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |          k_fu_263         |    0    |    0    |    24   |
|          |       out_idx_fu_275      |    0    |    0    |    23   |
|          |      empty_184_fu_372     |    0    |    0    |    31   |
|          |      add_ln523_fu_382     |    0    |    0    |    32   |
|          |      sum_axis_fu_412      |    0    |    0    |    45   |
|    add   |      empty_185_fu_430     |    0    |    0    |    31   |
|          |      add_ln524_fu_440     |    0    |    0    |    32   |
|          |      sum_diag_fu_470      |    0    |    0    |    45   |
|          |      add_ln525_fu_533     |    0    |    0    |    70   |
|          |    add_ln525_35_fu_543    |    0    |    0    |    72   |
|          |       out_35_fu_581       |    0    |    0    |    45   |
|          |      add_ln526_fu_679     |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln577_fu_269     |    0    |    0    |    24   |
|          |        empty_fu_295       |    0    |    0    |    15   |
|          |      empty_179_fu_301     |    0    |    0    |    15   |
|          |      empty_181_fu_313     |    0    |    0    |    15   |
|   icmp   |      empty_182_fu_319     |    0    |    0    |    15   |
|          |     icmp_ln548_fu_331     |    0    |    0    |    24   |
|          |     icmp_ln526_fu_721     |    0    |    0    |    10   |
|          |    icmp_ln526_35_fu_735   |    0    |    0    |    12   |
|          |    icmp_ln526_36_fu_741   |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|          |       out_36_fu_633       |    0    |    0    |    40   |
|          |    select_ln526_fu_747    |    0    |    0    |    2    |
|  select  |   select_ln526_52_fu_767  |    0    |    0    |    2    |
|          |   select_ln526_53_fu_829  |    0    |    0    |    24   |
|          |   select_ln526_54_fu_843  |    0    |    0    |    24   |
|----------|---------------------------|---------|---------|---------|
|    mul   |    mul_ln525_18_fu_223    |    3    |    0    |    27   |
|          |      mul_ln525_fu_228     |    3    |    0    |    27   |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln525_fu_599     |    0    |    0    |    2    |
|          |    xor_ln525_35_fu_610    |    0    |    0    |    2    |
|          |    xor_ln525_36_fu_615    |    0    |    0    |    2    |
|    xor   |      xor_ln526_fu_693     |    0    |    0    |    2    |
|          |    xor_ln526_69_fu_755    |    0    |    0    |    2    |
|          |    xor_ln526_70_fu_781    |    0    |    0    |    2    |
|          |    xor_ln526_71_fu_793    |    0    |    0    |    2    |
|          |    xor_ln526_72_fu_817    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      empty_180_fu_307     |    0    |    0    |    2    |
|          |      empty_183_fu_325     |    0    |    0    |    2    |
|          |     or_ln525_18_fu_604    |    0    |    0    |    2    |
|    or    |      or_ln525_fu_621      |    0    |    0    |    2    |
|          |      or_ln526_fu_787      |    0    |    0    |    2    |
|          |     or_ln526_19_fu_811    |    0    |    0    |    2    |
|          |     or_ln526_18_fu_837    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln525_fu_627     |    0    |    0    |    2    |
|          |      and_ln526_fu_699     |    0    |    0    |    2    |
|          |    and_ln526_86_fu_761    |    0    |    0    |    2    |
|    and   |    and_ln526_87_fu_775    |    0    |    0    |    2    |
|          |    and_ln526_88_fu_799    |    0    |    0    |    2    |
|          |    and_ln526_89_fu_805    |    0    |    0    |    2    |
|          |    and_ln526_90_fu_823    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |      curr_read_fu_162     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_168     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln548_fu_241    |    0    |    0    |    0    |
|   trunc  |          j_fu_245         |    0    |    0    |    0    |
|          |          c_fu_281         |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_154_fu_249      |    0    |    0    |    0    |
|          |       tmp_155_fu_549      |    0    |    0    |    0    |
|          |       tmp_156_fu_567      |    0    |    0    |    0    |
|          |       tmp_157_fu_591      |    0    |    0    |    0    |
| bitselect|       tmp_158_fu_641      |    0    |    0    |    0    |
|          |       tmp_159_fu_659      |    0    |    0    |    0    |
|          |       tmp_160_fu_667      |    0    |    0    |    0    |
|          |       tmp_161_fu_685      |    0    |    0    |    0    |
|          |       tmp_162_fu_705      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln566_fu_257     |    0    |    0    |    0    |
|   zext   |     zext_ln525_fu_578     |    0    |    0    |    0    |
|          |     zext_ln526_fu_675     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      trunc_ln_fu_285      |    0    |    0    |    0    |
|          |         out_fu_557        |    0    |    0    |    0    |
|partselect|     trunc_ln13_fu_649     |    0    |    0    |    0    |
|          |       tmp_163_fu_713      |    0    |    0    |    0    |
|          |       tmp_164_fu_727      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   curr_1114_cast_fu_360   |    0    |    0    |    0    |
|          | p_0_0_028_111_cast_fu_364 |    0    |    0    |    0    |
|          |  p_0_0_02710_cast_fu_368  |    0    |    0    |    0    |
|          |     sext_ln523_fu_378     |    0    |    0    |    0    |
|          |    sext_ln523_35_fu_396   |    0    |    0    |    0    |
|          |    sext_ln523_36_fu_408   |    0    |    0    |    0    |
|          | p_0_0_028_213_cast_fu_418 |    0    |    0    |    0    |
|          |   p_0_0_0289_cast_fu_422  |    0    |    0    |    0    |
|          | line_buf_load_cast_fu_426 |    0    |    0    |    0    |
|   sext   |     sext_ln524_fu_436     |    0    |    0    |    0    |
|          |    sext_ln524_35_fu_454   |    0    |    0    |    0    |
|          |    sext_ln524_36_fu_466   |    0    |    0    |    0    |
|          |     sext_ln525_fu_513     |    0    |    0    |    0    |
|          |   sext_ln525_106_fu_517   |    0    |    0    |    0    |
|          |   sext_ln525_104_fu_521   |    0    |    0    |    0    |
|          |   sext_ln525_105_fu_525   |    0    |    0    |    0    |
|          |   sext_ln525_107_fu_529   |    0    |    0    |    0    |
|          |   sext_ln525_108_fu_539   |    0    |    0    |    0    |
|          |   sext_ln525_109_fu_575   |    0    |    0    |    0    |
|          |   sext_ln525_110_fu_587   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_388        |    0    |    0    |    0    |
|          |     shl_ln523_s_fu_400    |    0    |    0    |    0    |
|bitconcatenate|        tmp_s_fu_446       |    0    |    0    |    0    |
|          |     shl_ln524_s_fu_458    |    0    |    0    |    0    |
|          |     shl_ln525_s_fu_506    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    6    |    0    |   813   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| line_buf |    1   |    0   |    0   |    0   |
|line_buf_1|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    curr_11149_reg_877    |   24   |
|      curr_11_reg_211     |   24   |
|     empty_180_reg_915    |    1   |
|     empty_183_reg_919    |    1   |
|    icmp_ln548_reg_923    |    1   |
|    icmp_ln577_reg_911    |    1   |
|      k_0215_reg_870      |   17   |
|  line_buf_1_addr_reg_905 |    8   |
|   line_buf_addr_reg_899  |    8   |
|        out_reg_949       |   38   |
|p_0_0_0261211_load_reg_927|   24   |
|   p_0_0_0261211_reg_883  |   24   |
|   p_0_0_0271013_reg_889  |   24   |
|   p_0_0_028914_reg_864   |   24   |
|  p_0_0_028_11112_reg_858 |   24   |
|  p_0_0_028_21310_reg_852 |   24   |
|     sum_axis_reg_933     |   39   |
|     sum_diag_reg_938     |   39   |
|      tmp_154_reg_895     |    1   |
|      tmp_155_reg_943     |    1   |
|      tmp_156_reg_954     |    1   |
+--------------------------+--------+
|           Total          |   348  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_168 |  p2  |   2  |  24  |   48   ||    0    ||    9    |
| grp_access_fu_189 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_199 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   48   ||  1.467  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |   813  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |   27   |    -   |
|  Register |    -   |    -   |    -   |   348  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |    1   |   348  |   840  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
