

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    1 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_X2fekj"
Parsing file _cuobjdump_complete_output_X2fekj
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_RF2WGq"
Running: cat _ptx_RF2WGq | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4mc03x
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4mc03x --output-file  /dev/null 2> _ptx_RF2WGqinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_RF2WGq _ptx2_4mc03x _ptx_RF2WGqinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(25,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 91808 (ipc=183.6) sim_rate=91808 (inst/sec) elapsed = 0:0:00:01 / Wed May  1 12:43:19 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 230688 (ipc=230.7) sim_rate=115344 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 12:43:20 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(82,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1332,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1333,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1341,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1342,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1348,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1349,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1352,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1353,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1354,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1360,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1361,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1363,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1364,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1366,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1366,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1367,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1368,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1368,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1369,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1370,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1371,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1371,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1372,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1372,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1373,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1377,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1378,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1378,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1379,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1380,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1380,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1381,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1381,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1382,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1382,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1382,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1383,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1384,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1384,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1384,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1385,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1385,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1386,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1386,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1386,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1387,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1387,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1392,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1392,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1393,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1393,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1395,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1396,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1396,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1396,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1397,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1398,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1398,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1399,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1400,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1404,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1404,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1405,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1405,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1405,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1406,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1408,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1408,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1409,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1409,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1412,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1413,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1416,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1416,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1417,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1417,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1420,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1420,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1420,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1421,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1421,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1422,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1424,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1425,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1429,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1429,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1430,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1431,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1434,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1435,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1438,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1438,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1438,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1438,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1438,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1439,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1439,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1439,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1439,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1440,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1440,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1440,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1444,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1444,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1445,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1446,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1454,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1455,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1466,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1467,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(108,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1478,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1479,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1503,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1504,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1511,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1512,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1525,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1526,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1527,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1528,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1539,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1539,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1539,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1540,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1540,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1541,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1554,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1555,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1555,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1556,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1557,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1558,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1560,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1561,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1568,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1568,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1569,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1569,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1579,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1580,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1584,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1585,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(154,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1590,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1591,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1592,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1593,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1609,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1610,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1610,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1611,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1615,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1616,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1617,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1618,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1618,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1619,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1624,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1625,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1630,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1631,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1636,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1636,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1637,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1637,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1639,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1640,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(156,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1764,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1765,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1777,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1778,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1780,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1781,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1801,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1802,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1835,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1835,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1836,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1837,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1845,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1846,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1849,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1850,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1875,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1879,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1880,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1886,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1887,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1890,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1891,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1905,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1906,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1906,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1907,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1917,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1918,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1944,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1945,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1945,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1946,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1947,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1948,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1954,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1955,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1957,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1958,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1961,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1962,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1963,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1964,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(115,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1969,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1970,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1977,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1981,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1994,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 645936 (ipc=323.0) sim_rate=215312 (inst/sec) elapsed = 0:0:00:03 / Wed May  1 12:43:21 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2002,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(2003,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2006,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2016,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2017,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2017,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2018,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2020,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2021,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2026,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2027,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2028,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(2029,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2033,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2034,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2039,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2040,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2040,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2041,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2055,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2056,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2056,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2057,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2069,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2070,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2078,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2079,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2081,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2082,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2104,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2105,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2105,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2106,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2107,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2108,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2114,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2114,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2115,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2115,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2121,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2122,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2125,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2126,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2127,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2127,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2128,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2128,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(221,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2137,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2138,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2158,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2159,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2163,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2164,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2164,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2165,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2170,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2171,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2182,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2183,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2186,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2194,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2195,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2199,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2200,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2206,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2212,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2212,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2213,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2213,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2217,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2218,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2231,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2231,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2232,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2233,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2235,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2236,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2244,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2245,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2254,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2255,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2256,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2265,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2266,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2266,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2267,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2276,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2277,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2288,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2288,0), 4 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(255,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2299,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2304,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2305,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2337,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2343,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2346,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2355,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2366,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2385,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2389,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2393,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2400,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2401,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2417,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2425,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2433,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2433,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2435,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2436,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2440,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2460,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2460,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2461,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2494,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2494,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2501,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2501,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2508,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2509,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2520,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2524,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2526,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2530,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2534,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2536,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2543,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2567,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2572,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2575,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2585,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2588,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2596,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2599,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2599,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2601,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2607,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2610,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2617,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2634,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2636,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2637,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2642,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2645,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2655,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2668,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2679,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2683,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2687,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2689,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2691,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2699,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2718,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2719,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2726,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2727,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2728,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2730,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2747,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2752,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2754,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2756,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2769,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2780,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2783,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2788,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2803,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 917504 (ipc=305.8) sim_rate=229376 (inst/sec) elapsed = 0:0:00:04 / Wed May  1 12:43:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6160
gpu_sim_insn = 917736
gpu_ipc =     148.9831
gpu_tot_sim_cycle = 6160
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     148.9831
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 334
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19488
	L1I_total_cache_misses = 929
	L1I_total_cache_miss_rate = 0.0477
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4394
L1D_cache:
	L1D_cache_core[0]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[1]: Access = 204, Miss = 69, Miss_rate = 0.338, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[2]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 547
	L1D_total_cache_miss_rate = 0.2585
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3652
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 929
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4394
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3652
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3652
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8019	W0_Idle:13805	W0_Scoreboard:35935	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 398 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 401 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6159 
mrq_lat_table:124 	3 	5 	46 	26 	37 	104 	78 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24 	387 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	511 	27 	0 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1637         0      6138         0         0         0         0         0         0         0       978       940      1878      1875         0         0 
dram[1]:      1251         0         0         0         0         0         0         0         0         0       991       944      1797      1807         0      4131 
dram[2]:         0         0         0      3226         0      1638         0         0         0      4479       985       953      1822      1594         0         0 
dram[3]:         0         0         0      5304         0      4893         0         0         0         0       988       956      1837      1885         0         0 
dram[4]:         0      4057         0         0         0      5718         0         0         0         0      1281      2680      1863      1838      3297         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       960       972      1821      1903      5791         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1109    none         127    none      none      none      none      none      none      none         322       495       332       511    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         340       478       324       516    none         275
dram[2]:     none      none      none         127    none         281    none      none      none         127       325       494       327       494    none      none  
dram[3]:     none      none      none         127    none         127    none      none      none      none         334       512       325       497    none      none  
dram[4]:     none         127    none      none      none         127    none      none      none      none         357       487       322       527       277    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         325       511       332       541       281    none  
maximum mf latency per bank:
dram[0]:        296         0       254         0         0         0         0         0         0         0       379       650       407       643         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       388       628       432       614         0       282
dram[2]:          0         0         0       254         0       281         0         0         0       254       396       632       433       671         0         0
dram[3]:          0         0         0       254         0       254         0         0         0         0       392       662       394       586         0         0
dram[4]:          0       254         0         0         0       254         0         0         0         0       407       678       413       692       282         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       401       665       435       656       281         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f37e41b0d60 :  mf: uid= 33775, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6159), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8130 n_nop=7393 n_act=9 n_pre=3 n_req=92 n_rd=723 n_write=2 bw_util=0.1784
n_activity=2289 dram_eff=0.6335
bk0: 32a 7949i bk1: 0a 8124i bk2: 3a 8099i bk3: 0a 8126i bk4: 0a 8127i bk5: 0a 8127i bk6: 0a 8130i bk7: 0a 8131i bk8: 0a 8133i bk9: 0a 8133i bk10: 160a 7647i bk11: 176a 7138i bk12: 176a 7533i bk13: 176a 6995i bk14: 0a 8129i bk15: 0a 8129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.80185
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8130 n_nop=7380 n_act=6 n_pre=0 n_req=93 n_rd=744 n_write=0 bw_util=0.183
n_activity=2296 dram_eff=0.6481
bk0: 16a 8056i bk1: 0a 8127i bk2: 0a 8128i bk3: 0a 8129i bk4: 0a 8129i bk5: 0a 8129i bk6: 0a 8129i bk7: 0a 8132i bk8: 0a 8133i bk9: 0a 8133i bk10: 160a 7636i bk11: 176a 7155i bk12: 192a 7337i bk13: 176a 6876i bk14: 0a 8128i bk15: 24a 8051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.79668
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8130 n_nop=7413 n_act=7 n_pre=0 n_req=91 n_rd=704 n_write=6 bw_util=0.1747
n_activity=2254 dram_eff=0.63
bk0: 0a 8130i bk1: 0a 8131i bk2: 0a 8131i bk3: 8a 8087i bk4: 0a 8129i bk5: 8a 8095i bk6: 0a 8129i bk7: 0a 8131i bk8: 0a 8132i bk9: 8a 8088i bk10: 160a 7606i bk11: 176a 7118i bk12: 176a 7371i bk13: 168a 6896i bk14: 0a 8129i bk15: 0a 8129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.78684
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8130 n_nop=7432 n_act=6 n_pre=0 n_req=88 n_rd=688 n_write=4 bw_util=0.1702
n_activity=2156 dram_eff=0.6419
bk0: 0a 8129i bk1: 0a 8131i bk2: 0a 8131i bk3: 8a 8088i bk4: 0a 8130i bk5: 8a 8086i bk6: 0a 8128i bk7: 0a 8129i bk8: 0a 8131i bk9: 0a 8132i bk10: 160a 7639i bk11: 176a 7161i bk12: 176a 7462i bk13: 160a 7043i bk14: 0a 8128i bk15: 0a 8128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.67023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8130 n_nop=7365 n_act=10 n_pre=3 n_req=97 n_rd=744 n_write=8 bw_util=0.185
n_activity=2435 dram_eff=0.6177
bk0: 0a 8126i bk1: 8a 8086i bk2: 0a 8129i bk3: 0a 8129i bk4: 0a 8129i bk5: 8a 8089i bk6: 0a 8132i bk7: 0a 8133i bk8: 0a 8134i bk9: 0a 8134i bk10: 192a 7375i bk11: 184a 7036i bk12: 176a 7460i bk13: 160a 6948i bk14: 16a 8069i bk15: 0a 8124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.85387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8130 n_nop=7429 n_act=5 n_pre=0 n_req=87 n_rd=696 n_write=0 bw_util=0.1712
n_activity=2166 dram_eff=0.6427
bk0: 0a 8127i bk1: 0a 8128i bk2: 0a 8129i bk3: 0a 8129i bk4: 0a 8130i bk5: 0a 8131i bk6: 0a 8131i bk7: 0a 8131i bk8: 0a 8131i bk9: 0a 8131i bk10: 176a 7574i bk11: 176a 7142i bk12: 176a 7387i bk13: 160a 7026i bk14: 8a 8093i bk15: 0a 8126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.90886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 261
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 138
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58054
	minimum = 6
	maximum = 34
Network latency average = 8.39094
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.48702
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00716691
	minimum = 0.00535714 (at node 0)
	maximum = 0.0125 (at node 15)
Accepted packet rate average = 0.00716691
	minimum = 0.00535714 (at node 0)
	maximum = 0.0125 (at node 15)
Injected flit rate average = 0.0208514
	minimum = 0.00535714 (at node 0)
	maximum = 0.0556818 (at node 15)
Accepted flit rate average= 0.0208514
	minimum = 0.00681818 (at node 19)
	maximum = 0.0444805 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58054 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.39094 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.48702 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00716691 (1 samples)
	minimum = 0.00535714 (1 samples)
	maximum = 0.0125 (1 samples)
Accepted packet rate average = 0.00716691 (1 samples)
	minimum = 0.00535714 (1 samples)
	maximum = 0.0125 (1 samples)
Injected flit rate average = 0.0208514 (1 samples)
	minimum = 0.00535714 (1 samples)
	maximum = 0.0556818 (1 samples)
Accepted flit rate average = 0.0208514 (1 samples)
	minimum = 0.00681818 (1 samples)
	maximum = 0.0444805 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1540 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6160)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6160)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6160)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6160)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6160)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6160)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6160)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(43,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(22,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(58,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,6160), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,6160), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,6160), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,6160)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,6160)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,6160)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,6160), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (379,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(380,6160)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (385,6160), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(386,6160)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (389,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(390,6160)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (391,6160), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(392,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (394,6160), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(395,6160)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (396,6160), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(397,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (397,6160), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(398,6160)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,6160), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (401,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(402,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (402,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(403,6160)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (404,6160), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(405,6160)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (405,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (405,6160), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(406,6160)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(39,0,0) tid=(204,0,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(407,6160)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (411,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (411,6160), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(412,6160)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(412,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (417,6160), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(418,6160)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,6160), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (424,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(425,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (426,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(427,6160)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (428,6160), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(429,6160)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (432,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (432,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (432,6160), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(433,6160)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(434,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (434,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (434,6160), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(435,6160)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(435,6160)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(436,6160)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (437,6160), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(438,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (443,6160), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(444,6160)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (446,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (446,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (446,6160), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(447,6160)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(448,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (448,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (448,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(449,6160)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(449,6160)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(449,6160)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (454,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (454,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (454,6160), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(455,6160)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(455,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (455,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(456,6160)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(456,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (457,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(458,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,6160), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(462,6160)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (465,6160), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(466,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (471,6160), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(472,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (472,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(473,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (473,6160), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(474,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (475,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(476,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (476,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(477,6160)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (479,6160), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(480,6160)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (483,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (483,6160), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(484,6160)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(484,6160)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (490,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(491,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (492,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(493,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (493,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(494,6160)
GPGPU-Sim uArch: cycles simulated: 6660  inst.: 1278989 (ipc=722.5) sim_rate=255797 (inst/sec) elapsed = 0:0:00:05 / Wed May  1 12:43:23 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (511,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(512,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (517,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(518,6160)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(146,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (536,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (536,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(537,6160)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(537,6160)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (556,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (556,6160), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(557,6160)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(558,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (567,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (567,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (567,6160), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(568,6160)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(568,6160)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (568,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (568,6160), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(569,6160)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(569,6160)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (569,6160), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(570,6160)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(570,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (571,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(572,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,6160)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,6160), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,6160)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (574,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (574,6160), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(575,6160)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,6160)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(576,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (582,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (582,6160), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(583,6160)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(584,6160)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(585,6160)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (589,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (589,6160), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(590,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (590,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (590,6160), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(591,6160)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(591,6160)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(592,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (601,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(602,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (605,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(606,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (608,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (608,6160), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(609,6160)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(609,6160)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(110,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (709,6160), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(710,6160)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (736,6160), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(737,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (750,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(751,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (752,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(753,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (757,6160), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(758,6160)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (772,6160), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(773,6160)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(153,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (775,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(776,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (779,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(780,6160)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (781,6160), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(782,6160)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (784,6160), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(785,6160)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (792,6160), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(793,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (793,6160), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(794,6160)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (798,6160), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(799,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (799,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (799,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(800,6160)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(800,6160)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (813,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (813,6160), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(814,6160)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(815,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (818,6160), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(819,6160)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (824,6160), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(825,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (825,6160), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(826,6160)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (827,6160), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(828,6160)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (831,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(832,6160)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (832,6160), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(833,6160)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (848,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (848,6160), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(849,6160)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(850,6160)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (853,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(854,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (855,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(856,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (856,6160), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(857,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (860,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(861,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (865,6160), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(866,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (867,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(868,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (875,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(876,6160)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (876,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (876,6160), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(877,6160)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(877,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (877,6160), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(878,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (885,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(886,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (887,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,6160), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(888,6160)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,6160)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (889,6160), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(890,6160)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (896,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (896,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (896,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (896,6160), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(897,6160)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(898,6160)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(899,6160)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(900,6160)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(199,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (908,6160), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(909,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (909,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(910,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (911,6160), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(912,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (916,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (916,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(917,6160)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(917,6160)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (918,6160), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(919,6160)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (919,6160), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(920,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (923,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(924,6160)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (936,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (936,6160), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(937,6160)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(937,6160)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (939,6160), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(940,6160)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (953,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(954,6160)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (956,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (956,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (956,6160), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(957,6160)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(957,6160)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(958,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (961,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(962,6160)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (965,6160), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(966,6160)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (969,6160), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(970,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (996,6160), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(997,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (999,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1000,6160)
GPGPU-Sim uArch: cycles simulated: 7160  inst.: 1649593 (ipc=731.9) sim_rate=274932 (inst/sec) elapsed = 0:0:00:06 / Wed May  1 12:43:24 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1001,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1002,6160)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1015,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1015,6160), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1016,6160)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1017,6160)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1018,6160), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1019,6160)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1019,6160), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1020,6160)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,6160), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,6160)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1023,6160), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1024,6160)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(159,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1032,6160), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1033,6160)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1033,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1033,6160), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1034,6160)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1035,6160)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1036,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1036,6160), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1037,6160)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1037,6160)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1040,6160), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1041,6160)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1041,6160), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,6160)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1051,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1051,6160), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1052,6160)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1053,6160)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1054,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1054,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1056,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1061,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1066,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1067,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1072,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1074,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1076,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1079,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1079,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1112,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1116,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1128,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1135,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1156,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1157,6160), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(203,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1165,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1167,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1173,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1177,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1181,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1183,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1187,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1195,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1195,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1198,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1200,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1202,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1204,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1206,6160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1221,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1222,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1229,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1237,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1241,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1254,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1254,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1256,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1258,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1260,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1263,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1263,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1268,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1270,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1270,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1274,6160), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1277,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1277,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1283,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1284,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1285,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1288,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1290,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1292,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1293,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1297,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1298,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1299,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1300,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1301,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1304,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1310,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1330,6160), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1340,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1345,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1348,6160), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1350,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1354,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1356,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1356,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1361,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1362,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1364,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1379,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1409,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1411,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1411,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1426,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1426,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3251,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3902,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4262,6160), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4466,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4692,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5552,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6012,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6149,6160), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6150
gpu_sim_insn = 919016
gpu_ipc =     149.4335
gpu_tot_sim_cycle = 12310
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     149.2081
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 334
gpu_stall_icnt2sh    = 445
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38766
	L1I_total_cache_misses = 941
	L1I_total_cache_miss_rate = 0.0243
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4394
L1D_cache:
	L1D_cache_core[0]: Access = 286, Miss = 81, Miss_rate = 0.283, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 156, Miss_rate = 0.348, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[2]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[3]: Access = 318, Miss = 87, Miss_rate = 0.274, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 97, Miss_rate = 0.298, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[7]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 342, Miss = 100, Miss_rate = 0.292, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[10]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 350, Miss = 103, Miss_rate = 0.294, Pending_hits = 222, Reservation_fails = 0
	L1D_cache_core[13]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 350, Miss = 111, Miss_rate = 0.317, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1271
	L1D_total_cache_miss_rate = 0.2765
	L1D_total_cache_pending_hits = 3030
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3652
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1103
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 941
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4394
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 174, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1103
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3652
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3652
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8862	W0_Idle:41381	W0_Scoreboard:65382	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8824 {8:1103,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150008 {136:1103,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 398 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 267 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12309 
mrq_lat_table:233 	18 	5 	68 	34 	38 	104 	78 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	690 	461 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1337 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	921 	190 	7 	0 	0 	0 	0 	2 	9 	31 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1637      3737      6138      4168         0         0         0      4865      2700      3412      2446      2879      1878      1875      1797      3056 
dram[1]:      1251         0         0         0      4281      3054         0      2468       810         0      1655       944      1797      1807      2597      4131 
dram[2]:         0      4672      3829      3226         0      2914         0      5532         0      4479       985       953      1822      2369      2153      3932 
dram[3]:      1131      2979      2326      5304         0      4893      2276      3325      4256      4603       988       956      1837      1972      2397      2235 
dram[4]:      3468      4057         0         0         0      5718      2584         0      5016      2913      1281      2680      1863      1838      3297      2563 
dram[5]:      1366      2163      2290      1737      2746      1491      3404      1168      3837      3576       960       972      1821      1903      5791      1784 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1109       127       161       127    none      none      none         127       181       127       450       631       512       681       275       277
dram[1]:          0    none      none      none         127       127    none         209       281    none         484       639       462       656       282       387
dram[2]:     none         127       128       161    none         181    none         127    none         154       466       666       438       632       425       281
dram[3]:        282       127       125       161    none         198       127       125       127       282       488       694       493       596       275       274
dram[4]:        127       198    none      none      none         161       128    none         181       127       754       591       466       637       309       323
dram[5]:        281       148       127       282       125       282       127       282       127       127       481       674       503       686       324       279
maximum mf latency per bank:
dram[0]:        296       254       254       254         0         0         0       254       282       260       379       650       407       643       282       282
dram[1]:          0         0         0         0       254       254         0       291       281         0       388       628       432       614       282       282
dram[2]:          0       254       256       254         0       281         0       254         0       291       396       632       433       671       282       281
dram[3]:        282       254       254       254         0       254       254       254       254       282       392       662       394       586       282       281
dram[4]:        254       254         0         0         0       254       263         0       281       254       407       678       413       692       282       282
dram[5]:        281       254       254       282       254       282       254       282       254       254       401       665       435       656       298       291

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16247 n_nop=15346 n_act=19 n_pre=6 n_req=117 n_rd=856 n_write=20 bw_util=0.1078
n_activity=3064 dram_eff=0.5718
bk0: 32a 16064i bk1: 8a 16196i bk2: 16a 16164i bk3: 8a 16198i bk4: 0a 16245i bk5: 0a 16246i bk6: 0a 16249i bk7: 8a 16207i bk8: 16a 16161i bk9: 16a 16162i bk10: 168a 15682i bk11: 184a 15197i bk12: 184a 15627i bk13: 176a 15112i bk14: 24a 16168i bk15: 16a 16189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.910445
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16247 n_nop=15382 n_act=14 n_pre=3 n_req=109 n_rd=840 n_write=8 bw_util=0.1044
n_activity=2841 dram_eff=0.597
bk0: 16a 16172i bk1: 0a 16245i bk2: 0a 16246i bk3: 0a 16248i bk4: 8a 16205i bk5: 8a 16205i bk6: 0a 16248i bk7: 24a 16114i bk8: 8a 16212i bk9: 0a 16247i bk10: 168a 15690i bk11: 176a 15270i bk12: 200a 15431i bk13: 184a 14970i bk14: 8a 16209i bk15: 40a 16123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.903305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16247 n_nop=15375 n_act=18 n_pre=6 n_req=115 n_rd=824 n_write=24 bw_util=0.1044
n_activity=3054 dram_eff=0.5553
bk0: 0a 16248i bk1: 8a 16205i bk2: 8a 16203i bk3: 16a 16165i bk4: 0a 16245i bk5: 16a 16157i bk6: 0a 16245i bk7: 8a 16205i bk8: 0a 16249i bk9: 48a 15995i bk10: 160a 15720i bk11: 176a 15235i bk12: 184a 15445i bk13: 184a 14921i bk14: 8a 16210i bk15: 8a 16210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.899243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16247 n_nop=15334 n_act=18 n_pre=3 n_req=119 n_rd=872 n_write=20 bw_util=0.1098
n_activity=3170 dram_eff=0.5628
bk0: 8a 16210i bk1: 8a 16204i bk2: 16a 16167i bk3: 16a 16168i bk4: 0a 16247i bk5: 8a 16204i bk6: 8a 16204i bk7: 16a 16167i bk8: 8a 16204i bk9: 8a 16214i bk10: 168a 15708i bk11: 176a 15275i bk12: 184a 15557i bk13: 176a 15069i bk14: 32a 16144i bk15: 40a 16121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.839232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f37e466ae50 :  mf: uid= 59795, sid14:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12309), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16247 n_nop=15296 n_act=17 n_pre=5 n_req=125 n_rd=907 n_write=22 bw_util=0.1144
n_activity=3273 dram_eff=0.5677
bk0: 8a 16199i bk1: 8a 16202i bk2: 0a 16245i bk3: 0a 16245i bk4: 0a 16247i bk5: 11a 16186i bk6: 16a 16159i bk7: 0a 16250i bk8: 16a 16161i bk9: 8a 16205i bk10: 200a 15443i bk11: 192a 15114i bk12: 176a 15577i bk13: 184a 15000i bk14: 64a 16047i bk15: 24a 16163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16247 n_nop=15335 n_act=19 n_pre=3 n_req=118 n_rd=872 n_write=18 bw_util=0.1096
n_activity=3107 dram_eff=0.5729
bk0: 8a 16209i bk1: 24a 16128i bk2: 8a 16203i bk3: 8a 16210i bk4: 16a 16167i bk5: 8a 16215i bk6: 8a 16204i bk7: 8a 16213i bk8: 8a 16203i bk9: 8a 16204i bk10: 184a 15644i bk11: 176a 15258i bk12: 176a 15506i bk13: 168a 15123i bk14: 32a 16087i bk15: 32a 16116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.959192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142, Miss = 55, Miss_rate = 0.387, Pending_hits = 6, Reservation_fails = 261
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 120, Miss = 51, Miss_rate = 0.425, Pending_hits = 3, Reservation_fails = 138
L2_cache_bank[3]: Access = 105, Miss = 54, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 82, Miss = 45, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 164, Miss = 60, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 103, Miss = 54, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1348
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4800
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 517
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=5966
icnt_total_pkts_simt_to_mem=1534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.95146
	minimum = 6
	maximum = 38
Network latency average = 8.49202
	minimum = 6
	maximum = 33
Slowest packet = 1422
Flit latency average = 7.31647
	minimum = 6
	maximum = 29
Slowest flit = 3968
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00905751
	minimum = 0.00520325 (at node 2)
	maximum = 0.017561 (at node 23)
Accepted packet rate average = 0.00905751
	minimum = 0.00520325 (at node 2)
	maximum = 0.017561 (at node 23)
Injected flit rate average = 0.0242818
	minimum = 0.00520325 (at node 2)
	maximum = 0.0513821 (at node 23)
Accepted flit rate average= 0.0242818
	minimum = 0.00699187 (at node 19)
	maximum = 0.0487805 (at node 1)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.766 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Network latency average = 8.44148 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 6.90175 (2 samples)
	minimum = 6 (2 samples)
	maximum = 31.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00811221 (2 samples)
	minimum = 0.0052802 (2 samples)
	maximum = 0.0150305 (2 samples)
Accepted packet rate average = 0.00811221 (2 samples)
	minimum = 0.0052802 (2 samples)
	maximum = 0.0150305 (2 samples)
Injected flit rate average = 0.0225666 (2 samples)
	minimum = 0.0052802 (2 samples)
	maximum = 0.053532 (2 samples)
Accepted flit rate average = 0.0225666 (2 samples)
	minimum = 0.00690503 (2 samples)
	maximum = 0.0466305 (2 samples)
Injected packet size average = 2.78181 (2 samples)
Accepted packet size average = 2.78181 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 2051 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12310)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12310)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12310)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12310)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12310)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12310)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12310)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(89,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(9,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(81,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (370,12310), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(371,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (373,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(374,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (374,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (374,12310), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(375,12310)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(375,12310)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (375,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(376,12310)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,12310)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (377,12310), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(378,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,12310), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,12310), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,12310)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (389,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (389,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(390,12310)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(390,12310)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (392,12310), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(393,12310)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (395,12310), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(396,12310)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (400,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (400,12310), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(401,12310)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(402,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (403,12310), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(404,12310)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (404,12310), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(405,12310)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (406,12310), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(407,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,12310), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,12310)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (409,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (409,12310), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(410,12310)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(410,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (417,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(418,12310)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (422,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (422,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (422,12310), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(423,12310)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(423,12310)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(424,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,12310), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,12310)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(51,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (441,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (441,12310), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(442,12310)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(443,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (444,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(445,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (446,12310), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(447,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (447,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (447,12310), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(448,12310)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(449,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (449,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(450,12310)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (454,12310), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(455,12310)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (455,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(456,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (456,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (456,12310), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(457,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,12310), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,12310)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(458,12310)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (463,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(464,12310)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (464,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (464,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (464,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,12310)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(465,12310)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(465,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (465,12310), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(466,12310)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(466,12310)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (466,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (466,12310), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(467,12310)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(468,12310)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (469,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(470,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (475,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (475,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(476,12310)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(476,12310)
GPGPU-Sim uArch: cycles simulated: 12810  inst.: 2197334 (ipc=721.2) sim_rate=313904 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 12:43:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (523,12310), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(524,12310)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (532,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(533,12310)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (540,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(541,12310)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(92,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (552,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(553,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (553,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(554,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (562,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (562,12310), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(563,12310)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(564,12310)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (564,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (564,12310), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(565,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (565,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (565,12310), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(566,12310)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(566,12310)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(567,12310)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (567,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (567,12310), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(568,12310)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(569,12310)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (569,12310), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(570,12310)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (570,12310), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(571,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,12310), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (578,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (578,12310), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(579,12310)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(580,12310)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (580,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,12310)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (587,12310), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(588,12310)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (588,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,12310), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(589,12310)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(590,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (590,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(591,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (594,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(595,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (597,12310), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(598,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (616,12310), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(617,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (645,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(646,12310)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (653,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(654,12310)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(143,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (691,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(692,12310)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (700,12310), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(701,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (742,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(743,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (748,12310), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(749,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (759,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(760,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (760,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (760,12310), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(761,12310)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(761,12310)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (761,12310), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(762,12310)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (762,12310), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(763,12310)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (764,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (764,12310), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(765,12310)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(766,12310)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (768,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(769,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (775,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (775,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(776,12310)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(776,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (778,12310), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(779,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (780,12310), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(781,12310)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (790,12310), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(791,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (793,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(794,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (796,12310), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(797,12310)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (801,12310), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(802,12310)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(174,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (820,12310), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(821,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (830,12310), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(831,12310)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (832,12310), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(833,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (834,12310), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(835,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (835,12310), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(836,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (842,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(843,12310)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (847,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(848,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (849,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(850,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (851,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(852,12310)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (857,12310), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(858,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (860,12310), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(861,12310)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (865,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(866,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (869,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(870,12310)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (872,12310), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(873,12310)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (874,12310), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(875,12310)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (881,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(882,12310)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (883,12310), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(884,12310)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (890,12310), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(891,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (896,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (896,12310), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(897,12310)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(898,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (900,12310), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(901,12310)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (903,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (903,12310), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(904,12310)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(905,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (905,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(906,12310)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (913,12310), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(914,12310)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (923,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(924,12310)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(197,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (942,12310), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(943,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (945,12310), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(946,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (956,12310), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(957,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (961,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(962,12310)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (962,12310), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(963,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (963,12310), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(964,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (965,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(966,12310)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (966,12310), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(967,12310)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (973,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(974,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (989,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(990,12310)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (991,12310), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(992,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (992,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(993,12310)
GPGPU-Sim uArch: cycles simulated: 13310  inst.: 2550927 (ipc=714.2) sim_rate=318865 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 12:43:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1010,12310), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1011,12310)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1016,12310), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1017,12310)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1017,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1017,12310), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1018,12310)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1019,12310)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1025,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1025,12310), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1026,12310)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1027,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1030,12310), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1031,12310)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1037,12310), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1038,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1040,12310), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1041,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1046,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1047,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1051,12310), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1052,12310)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1053,12310), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1054,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1056,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1056,12310), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1057,12310)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1058,12310)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(206,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1077,12310), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1078,12310)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1084,12310), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1085,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1085,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1086,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1087,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1088,12310)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1094,12310), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1095,12310)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1106,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1106,12310), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1107,12310)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1107,12310)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1112,12310), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1113,12310)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1129,12310), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1130,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1144,12310), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1145,12310)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1145,12310), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1146,12310)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1155,12310), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1156,12310)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1156,12310), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1157,12310)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1158,12310), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1159,12310)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1162,12310), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1163,12310)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1165,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1170,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1182,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1188,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1188,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1198,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1201,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1203,12310), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(236,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1215,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1216,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1217,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1224,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1240,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1245,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1251,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1253,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1255,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1265,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1266,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1266,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1281,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1284,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1289,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1291,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1295,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1304,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1305,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1308,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1314,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1330,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1331,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1334,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1337,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1355,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1366,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1368,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1380,12310), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1380,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1387,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1390,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1400,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1402,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1404,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1405,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1426,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1449,12310), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1477,12310), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13810  inst.: 2753489 (ipc=611.2) sim_rate=305943 (inst/sec) elapsed = 0:0:00:09 / Wed May  1 12:43:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2730,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2732,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2780,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3289,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3304,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3397,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3528,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3563,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3808,12310), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3833,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3842,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3845,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3990,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4032,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4047,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4073,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4347,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4348,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4436,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4556,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4638,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4667,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4678,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4708,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4871,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4945,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5052,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5055,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5144,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5269,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 17810  inst.: 2762764 (ipc=168.4) sim_rate=276276 (inst/sec) elapsed = 0:0:00:10 / Wed May  1 12:43:28 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5504,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5567,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5614,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5652,12310), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5808,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5844,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6131,12310), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6131,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6224,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6342,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6382,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6678,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7034,12310), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7035
gpu_sim_insn = 926846
gpu_ipc =     131.7478
gpu_tot_sim_cycle = 19345
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     142.8585
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 334
gpu_stall_icnt2sh    = 719
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62261
	L1I_total_cache_misses = 964
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4394
L1D_cache:
	L1D_cache_core[0]: Access = 560, Miss = 182, Miss_rate = 0.325, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 684, Miss = 236, Miss_rate = 0.345, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 586, Miss = 186, Miss_rate = 0.317, Pending_hits = 283, Reservation_fails = 0
	L1D_cache_core[3]: Access = 602, Miss = 195, Miss_rate = 0.324, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[4]: Access = 720, Miss = 256, Miss_rate = 0.356, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[5]: Access = 662, Miss = 232, Miss_rate = 0.350, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[6]: Access = 532, Miss = 160, Miss_rate = 0.301, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[7]: Access = 616, Miss = 206, Miss_rate = 0.334, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 594, Miss = 197, Miss_rate = 0.332, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[9]: Access = 618, Miss = 199, Miss_rate = 0.322, Pending_hits = 303, Reservation_fails = 0
	L1D_cache_core[10]: Access = 594, Miss = 197, Miss_rate = 0.332, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[11]: Access = 654, Miss = 229, Miss_rate = 0.350, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[12]: Access = 702, Miss = 249, Miss_rate = 0.355, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[13]: Access = 532, Miss = 168, Miss_rate = 0.316, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[14]: Access = 640, Miss = 228, Miss_rate = 0.356, Pending_hits = 294, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3120
	L1D_total_cache_miss_rate = 0.3356
	L1D_total_cache_pending_hits = 4471
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3652
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1059
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 964
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4394
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 305, 135, 135, 135, 135, 135, 135, 135, 150, 150, 150, 150, 376, 150, 150, 150, 105, 105, 105, 105, 105, 105, 105, 191, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3686
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2061
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3652
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3652
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9713	W0_Idle:89313	W0_Scoreboard:151412	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16488 {8:2061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 280296 {136:2061,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 398 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 216 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 19344 
mrq_lat_table:754 	144 	21 	99 	114 	87 	114 	79 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2193 	897 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3279 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1702 	361 	13 	0 	0 	0 	0 	2 	9 	31 	813 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23        10         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1637      3737      6138      4168      2610      2971      1519      4865      2700      3412      2446      2879      1878      1875      1797      3056 
dram[1]:      2313      2918      1413      3638      4281      3054      2219      2468      1019      3803      1655      2828      1797      1807      2597      4131 
dram[2]:      1175      4672      3829      3226      2846      2914      2710      5532      2447      4479      2875       953      1822      2369      2153      3932 
dram[3]:      2058      2979      2326      5304      1853      4893      2276      3325      4256      4603      2337       956      1837      1972      2397      2235 
dram[4]:      3468      4057      3212      1410      1042      5718      2584      1463      5016      2913      1281      4503      1863      1838      3297      2563 
dram[5]:      1366      2163      2290      1737      2746      1491      3404      1534      3837      3576      1036       972      1821      1903      5791      1784 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.333333  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1537/263 = 5.844107
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         5         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         5         3         0         0         0         0         0 
total reads: 331
min_bank_accesses = 0!
chip skew: 59/45 = 1.31
average mf latency per bank:
dram[0]:        428       158       173       190       139       148       163       198       171       190       571       717       709       881       392       350
dram[1]:        118       132       159       127       165       141       146       192       195       127       566       749       653       777       353       525
dram[2]:        159       155       160       183       183       187       125       177       139       198       552       901       624       829       343       371
dram[3]:        196       151       177       182       187       190       144       193       178       138       590       844       663       689       384       336
dram[4]:        147       193       129       161       161       174       159       140       197       157      2478       712       602       812       470       366
dram[5]:        161       200       173       200       180       156       172       147       137       172       613       900       627       827       453       331
maximum mf latency per bank:
dram[0]:        296       351       296       291       345       343       284       340       369       402       379       650       407       643       313       335
dram[1]:        301       282       290       254       331       262       403       295       308       273       388       628       432       614       320       308
dram[2]:        313       254       307       307       282       295       258       311       289       298       396       632       433       671       290       286
dram[3]:        298       284       293       299       282       292       261       293       308       298       392       662       394       586       298       308
dram[4]:        297       302       264       302       298       357       274       284       294       273       407       678       413       692       300       341
dram[5]:        281       294       308       316       292       311       298       292       265       296       401       665       435       656       306       296

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25532 n_nop=23734 n_act=41 n_pre=25 n_req=260 n_rd=1616 n_write=116 bw_util=0.1357
n_activity=6434 dram_eff=0.5384
bk0: 72a 25096i bk1: 56a 25047i bk2: 64a 25126i bk3: 40a 25205i bk4: 48a 25124i bk5: 40a 25177i bk6: 40a 25288i bk7: 40a 25149i bk8: 56a 25029i bk9: 48a 25097i bk10: 184a 24892i bk11: 224a 24158i bk12: 216a 24812i bk13: 192a 24285i bk14: 136a 25011i bk15: 160a 24793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.646914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25532 n_nop=23744 n_act=41 n_pre=25 n_req=258 n_rd=1608 n_write=114 bw_util=0.1349
n_activity=6423 dram_eff=0.5362
bk0: 40a 25302i bk1: 24a 25335i bk2: 40a 25179i bk3: 8a 25487i bk4: 56a 25147i bk5: 40a 25251i bk6: 40a 25076i bk7: 128a 24699i bk8: 80a 25101i bk9: 56a 25217i bk10: 200a 24755i bk11: 200a 24390i bk12: 256a 24410i bk13: 224a 24083i bk14: 104a 25115i bk15: 112a 25146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.626077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25532 n_nop=23810 n_act=42 n_pre=26 n_req=248 n_rd=1544 n_write=110 bw_util=0.1296
n_activity=6468 dram_eff=0.5114
bk0: 32a 25294i bk1: 32a 25372i bk2: 56a 25070i bk3: 64a 25005i bk4: 16a 25427i bk5: 56a 25178i bk6: 24a 25407i bk7: 64a 25130i bk8: 48a 25152i bk9: 128a 24675i bk10: 176a 24895i bk11: 184a 24452i bk12: 224a 24550i bk13: 200a 24158i bk14: 112a 25182i bk15: 128a 25133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.616638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25532 n_nop=23830 n_act=46 n_pre=30 n_req=237 n_rd=1536 n_write=90 bw_util=0.1274
n_activity=6292 dram_eff=0.5168
bk0: 64a 25122i bk1: 32a 25257i bk2: 40a 25312i bk3: 40a 25262i bk4: 24a 25387i bk5: 24a 25345i bk6: 32a 25351i bk7: 48a 25240i bk8: 80a 25027i bk9: 80a 24968i bk10: 200a 24838i bk11: 200a 24384i bk12: 216a 24709i bk13: 240a 24054i bk14: 120a 25146i bk15: 96a 25211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.564586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25532 n_nop=23638 n_act=50 n_pre=34 n_req=269 n_rd=1696 n_write=114 bw_util=0.1418
n_activity=6972 dram_eff=0.5192
bk0: 56a 25147i bk1: 48a 25195i bk2: 16a 25430i bk3: 64a 25158i bk4: 72a 25032i bk5: 80a 24859i bk6: 40a 25271i bk7: 56a 25170i bk8: 48a 25274i bk9: 40a 25294i bk10: 208a 24681i bk11: 208a 24302i bk12: 232a 24518i bk13: 216a 24141i bk14: 160a 24975i bk15: 152a 24931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.628505
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25532 n_nop=23696 n_act=43 n_pre=27 n_req=265 n_rd=1648 n_write=118 bw_util=0.1383
n_activity=6725 dram_eff=0.5252
bk0: 48a 25209i bk1: 80a 25065i bk2: 80a 25079i bk3: 56a 25144i bk4: 64a 25131i bk5: 40a 25179i bk6: 40a 25262i bk7: 72a 25090i bk8: 56a 25187i bk9: 40a 25269i bk10: 200a 24724i bk11: 176a 24538i bk12: 208a 24672i bk13: 200a 24237i bk14: 136a 24994i bk15: 152a 24957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.65271

========= L2 cache stats =========
L2_cache_bank[0]: Access = 290, Miss = 102, Miss_rate = 0.352, Pending_hits = 8, Reservation_fails = 261
L2_cache_bank[1]: Access = 250, Miss = 100, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 102, Miss_rate = 0.371, Pending_hits = 7, Reservation_fails = 138
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 195, Miss = 86, Miss_rate = 0.441, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 261, Miss = 107, Miss_rate = 0.410, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 231, Miss = 97, Miss_rate = 0.420, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 95, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 605, Miss = 104, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 248, Miss = 108, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 248, Miss = 104, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 235, Miss = 102, Miss_rate = 0.434, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 3303
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3651
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=11817
icnt_total_pkts_simt_to_mem=4470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.96419
	minimum = 6
	maximum = 32
Network latency average = 7.74271
	minimum = 6
	maximum = 27
Slowest packet = 2908
Flit latency average = 6.72744
	minimum = 6
	maximum = 23
Slowest flit = 7990
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0205849
	minimum = 0.0117982 (at node 1)
	maximum = 0.0626866 (at node 23)
Accepted packet rate average = 0.0205849
	minimum = 0.0117982 (at node 1)
	maximum = 0.0626866 (at node 23)
Injected flit rate average = 0.0462608
	minimum = 0.0166311 (at node 1)
	maximum = 0.113859 (at node 23)
Accepted flit rate average= 0.0462608
	minimum = 0.023312 (at node 19)
	maximum = 0.11258 (at node 23)
Injected packet length average = 2.24731
Accepted packet length average = 2.24731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.49873 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.6667 (3 samples)
Network latency average = 8.20856 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31.3333 (3 samples)
Flit latency average = 6.84364 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0122698 (3 samples)
	minimum = 0.00745285 (3 samples)
	maximum = 0.0309158 (3 samples)
Accepted packet rate average = 0.0122698 (3 samples)
	minimum = 0.00745285 (3 samples)
	maximum = 0.0309158 (3 samples)
Injected flit rate average = 0.0304647 (3 samples)
	minimum = 0.00906384 (3 samples)
	maximum = 0.0736411 (3 samples)
Accepted flit rate average = 0.0304647 (3 samples)
	minimum = 0.012374 (3 samples)
	maximum = 0.0686137 (3 samples)
Injected packet size average = 2.4829 (3 samples)
Accepted packet size average = 2.4829 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1934 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19345)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19345)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19345)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,19345)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,19345)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,19345)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,19345)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(8,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(74,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (372,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(373,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (378,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(379,19345)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (392,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(393,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (400,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (400,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(401,19345)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(401,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (414,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(415,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (420,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(421,19345)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(421,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (421,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(422,19345)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (428,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(429,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (430,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(431,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (439,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(440,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (442,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (442,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(443,19345)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(443,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(448,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (449,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(450,19345)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (455,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(456,19345)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(66,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (468,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (468,19345), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(469,19345)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(470,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (479,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(480,19345)
GPGPU-Sim uArch: cycles simulated: 19845  inst.: 3103471 (ipc=679.7) sim_rate=282133 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 12:43:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (502,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(503,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (514,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(515,19345)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (520,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(521,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (527,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(528,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (529,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(530,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (530,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(531,19345)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (532,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(533,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (534,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (534,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(535,19345)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(535,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (535,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (535,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(536,19345)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(536,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(561,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (642,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(643,19345)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(97,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (666,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(667,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (672,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(673,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (684,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(685,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (702,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(703,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (769,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(770,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (781,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(782,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (784,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(785,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (811,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(812,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (826,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(827,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (835,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(836,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (843,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(844,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (891,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(892,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (967,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(968,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1008,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1009,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1086,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1087,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1105,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1106,19345)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(18,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2237,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2238,19345)
GPGPU-Sim uArch: cycles simulated: 21845  inst.: 3271552 (ipc=203.2) sim_rate=272629 (inst/sec) elapsed = 0:0:00:12 / Wed May  1 12:43:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2567,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2568,19345)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2711,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2712,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2752,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2753,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2919,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2920,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2999,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3000,19345)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3092,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3093,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3154,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3155,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3183,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3184,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3251,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3252,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3435,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3436,19345)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3520,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3521,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3538,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3539,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3570,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3571,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3623,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3624,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3635,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3636,19345)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3673,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3674,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3767,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3768,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3845,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3846,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3943,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3944,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3981,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3982,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3989,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3990,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4007,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4008,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4024,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4025,19345)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4040,19345), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4041,19345)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(162,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4104,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4105,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4164,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4165,19345)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4207,19345), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4208,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4223,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4224,19345)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4244,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4245,19345)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4294,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4295,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4309,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4310,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4462,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4463,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4472,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4473,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4524,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4525,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4606,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4607,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4703,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4704,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4745,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4746,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4747,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4748,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4810,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4811,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4819,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4820,19345)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4821,19345), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4822,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4894,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4895,19345)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4942,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4943,19345)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4960,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4961,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4977,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4978,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4987,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4988,19345)
GPGPU-Sim uArch: cycles simulated: 24345  inst.: 3439967 (ipc=135.3) sim_rate=264612 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 12:43:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5200,19345), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5201,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5202,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5203,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5213,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5214,19345)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(184,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5281,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5282,19345)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5357,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5358,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5388,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5389,19345)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5389,19345), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5390,19345)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5403,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5404,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5421,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5422,19345)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5485,19345), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5486,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5603,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5604,19345)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5613,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5614,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5644,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5645,19345)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5671,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5672,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5688,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5689,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5710,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5711,19345)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5749,19345), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5750,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5753,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5754,19345)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5762,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5763,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5846,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5847,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5872,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5873,19345)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5986,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5986,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5987,19345)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5987,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6067,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6068,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6082,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6083,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6192,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6193,19345)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(206,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6235,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6236,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6272,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6273,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6453,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6454,19345)
GPGPU-Sim uArch: cycles simulated: 25845  inst.: 3561488 (ipc=122.8) sim_rate=254392 (inst/sec) elapsed = 0:0:00:14 / Wed May  1 12:43:32 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6517,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6518,19345)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6520,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6521,19345)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6679,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6680,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6701,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6702,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6727,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6728,19345)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6807,19345), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6808,19345)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6875,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6876,19345)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6988,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6989,19345)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7023,19345), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7024,19345)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7373,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7374,19345)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7375,19345), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7376,19345)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7379,19345), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7380,19345)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7437,19345), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7438,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7780,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7781,19345)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7986,19345), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7987,19345)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8167,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8168,19345)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8323,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8324,19345)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8492,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8493,19345)
GPGPU-Sim uArch: cycles simulated: 27845  inst.: 3635184 (ipc=102.5) sim_rate=242345 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 12:43:33 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8508,19345), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8509,19345)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(231,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9583,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9584,19345)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9795,19345), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9796,19345)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10080,19345), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10081,19345)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10164,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10165,19345)
GPGPU-Sim uArch: cycles simulated: 29845  inst.: 3672228 (ipc=86.5) sim_rate=229514 (inst/sec) elapsed = 0:0:00:16 / Wed May  1 12:43:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10627,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10628,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10641,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(10642,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11081,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11082,19345)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (11160,19345), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(11161,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11376,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11377,19345)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11609,19345), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11610,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11883,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11884,19345)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11889,19345), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11890,19345)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11914,19345), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11915,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12092,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12093,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12202,19345), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12203,19345)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12379,19345), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12380,19345)
GPGPU-Sim uArch: cycles simulated: 31845  inst.: 3727719 (ipc=77.1) sim_rate=219277 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 12:43:35 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12515,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12516,19345)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12516,19345), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12517,19345)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12521,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(12522,19345)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12558,19345), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12559,19345)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(250,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12619,19345), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12620,19345)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12640,19345), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12641,19345)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12650,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13284,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13391,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13804,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13919,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14002,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14150,19345), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 33845  inst.: 3770525 (ipc=69.4) sim_rate=209473 (inst/sec) elapsed = 0:0:00:18 / Wed May  1 12:43:36 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15035,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15046,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15320,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15354,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15474,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15504,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15630,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15693,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15707,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16160,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16212,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16219,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16272,19345), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35845  inst.: 3786947 (ipc=62.0) sim_rate=199313 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 12:43:37 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16503,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16555,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16716,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16735,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16983,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17566,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17648,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17692,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17821,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17919,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18030,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18052,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18116,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18432,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18486,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18506,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18855,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18897,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18987,19345), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 38345  inst.: 3807444 (ipc=54.9) sim_rate=190372 (inst/sec) elapsed = 0:0:00:20 / Wed May  1 12:43:38 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19001,19345), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19010,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19076,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19078,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19082,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19103,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19149,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19173,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19429,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19739,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19884,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19916,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20004,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20274,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20297,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20305,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20445,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20691,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20705,19345), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20819,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20948,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20987,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21270,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21380,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21409,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21491,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21544,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21568,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21594,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(225,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22195,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22213,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22305,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22371,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22494,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 41845  inst.: 3832149 (ipc=47.5) sim_rate=182483 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 12:43:39 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22518,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22526,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22664,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22784,19345), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22975,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23130,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23360,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23643,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23746,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23943,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23966,19345), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24069,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24193,19345), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24296,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24547,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25246,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25729,19345), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25730
gpu_sim_insn = 1075360
gpu_ipc =      41.7940
gpu_tot_sim_cycle = 45075
gpu_tot_sim_insn = 3838958
gpu_tot_ipc =      85.1682
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6576
gpu_stall_icnt2sh    = 18891
gpu_total_sim_rate=182807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149842
	L1I_total_cache_misses = 964
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4394
L1D_cache:
	L1D_cache_core[0]: Access = 4160, Miss = 2288, Miss_rate = 0.550, Pending_hits = 463, Reservation_fails = 10305
	L1D_cache_core[1]: Access = 3288, Miss = 1648, Miss_rate = 0.501, Pending_hits = 411, Reservation_fails = 8265
	L1D_cache_core[2]: Access = 4336, Miss = 2388, Miss_rate = 0.551, Pending_hits = 444, Reservation_fails = 11422
	L1D_cache_core[3]: Access = 3282, Miss = 1611, Miss_rate = 0.491, Pending_hits = 416, Reservation_fails = 5516
	L1D_cache_core[4]: Access = 3678, Miss = 1869, Miss_rate = 0.508, Pending_hits = 462, Reservation_fails = 9504
	L1D_cache_core[5]: Access = 3483, Miss = 1861, Miss_rate = 0.534, Pending_hits = 472, Reservation_fails = 8885
	L1D_cache_core[6]: Access = 3118, Miss = 1619, Miss_rate = 0.519, Pending_hits = 455, Reservation_fails = 9419
	L1D_cache_core[7]: Access = 4030, Miss = 2181, Miss_rate = 0.541, Pending_hits = 459, Reservation_fails = 10224
	L1D_cache_core[8]: Access = 2850, Miss = 1426, Miss_rate = 0.500, Pending_hits = 449, Reservation_fails = 7376
	L1D_cache_core[9]: Access = 2990, Miss = 1449, Miss_rate = 0.485, Pending_hits = 414, Reservation_fails = 7253
	L1D_cache_core[10]: Access = 3006, Miss = 1572, Miss_rate = 0.523, Pending_hits = 427, Reservation_fails = 8420
	L1D_cache_core[11]: Access = 3399, Miss = 1726, Miss_rate = 0.508, Pending_hits = 419, Reservation_fails = 8677
	L1D_cache_core[12]: Access = 3312, Miss = 1663, Miss_rate = 0.502, Pending_hits = 429, Reservation_fails = 7426
	L1D_cache_core[13]: Access = 3577, Miss = 1933, Miss_rate = 0.540, Pending_hits = 436, Reservation_fails = 10403
	L1D_cache_core[14]: Access = 4167, Miss = 2237, Miss_rate = 0.537, Pending_hits = 463, Reservation_fails = 10752
	L1D_total_cache_accesses = 52676
	L1D_total_cache_misses = 27471
	L1D_total_cache_miss_rate = 0.5215
	L1D_total_cache_pending_hits = 6619
	L1D_total_cache_reservation_fails = 133847
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 27209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3652
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82116
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51731
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148878
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 964
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4394
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
307, 720, 522, 623, 391, 363, 595, 578, 677, 774, 180, 507, 180, 520, 333, 423, 350, 380, 322, 294, 602, 350, 180, 180, 337, 653, 195, 438, 929, 449, 421, 804, 135, 406, 135, 135, 576, 135, 135, 391, 292, 460, 404, 150, 348, 150, 150, 150, 
gpgpu_n_tot_thrd_icount = 8501312
gpgpu_n_tot_w_icount = 265666
gpgpu_n_stall_shd_mem = 142785
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11562
gpgpu_n_mem_write_global = 16457
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292546
gpgpu_n_store_insn = 17838
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537650
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3652
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3652
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 139133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216016	W0_Idle:111383	W0_Scoreboard:438049	W1:115073	W2:22182	W3:4615	W4:916	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92496 {8:11562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 658280 {40:16457,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1572432 {136:11562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131656 {8:16457,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 536 
maxdqlatency = 0 
maxmflatency = 986 
averagemflatency = 323 
max_icnt2mem_latency = 608 
max_icnt2sh_latency = 45074 
mrq_lat_table:3361 	499 	133 	274 	656 	627 	541 	314 	206 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9260 	15868 	2906 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7442 	1058 	1400 	4090 	8667 	5414 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5667 	4300 	1539 	71 	0 	0 	0 	2 	9 	31 	813 	8957 	6645 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        14        18        24        19        20        25        30        26        20        22        27        24        17        17 
dram[1]:        14        14        24        14        24        16        22        18        18        20        20        22        25        23        16        11 
dram[2]:        16        19        24        16        22        16        22        17        25        18        20        22        22        22        14        16 
dram[3]:        21        17        18        18        16        23        24        19        29        18        20        22        27        20        15        12 
dram[4]:        24        18        14        26        18        16        14        15        24        28        22        22        22        23        11        14 
dram[5]:         8        10        12        22        20        22        16        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2212      3737      6138     10503      8031      4684      4322      4865      6855      4036      6721      6447      4723      4270      2495      5640 
dram[1]:      2981      4015      3757      3638      4484      4997      3795      5469      4168      4296      4569      3116      7120      5132      5394      4131 
dram[2]:      3257      6685      3829      6344      3813      4522      4168      5532      4329      5344      5442      5201      8229      3446      2842      6106 
dram[3]:      2058      4947      4386      5304      3184      4893      4176      4049      4256      4603      4816      5919      2820      4924      2910      3541 
dram[4]:      5251      5322      3607      9148      4265      7240      3819      4015      5532      4233      5687      4967      2831      2593      3297      3023 
dram[5]:      1679      2163      3106      3473      4048      2985      3939      4816      4248      3576      5639      5973      2488      1903      5791      2803 
average row accesses per activate:
dram[0]:  6.800000  4.400000  4.875000  4.611111  5.714286  4.250000  3.280000  5.058824  4.705883  4.473684  4.363636  3.933333  6.285714  5.500000  3.545455  4.600000 
dram[1]:  4.500000  5.000000  6.818182  3.850000  4.700000  4.000000  4.368421  2.906250  3.370370  5.187500  4.615385  3.750000  5.000000  5.285714  4.100000  3.833333 
dram[2]:  6.909091  6.090909  4.100000  4.000000  4.111111  3.565217  5.187500  3.739130  3.461539  3.869565  6.444445  4.250000  3.461539  4.363636  5.250000  6.000000 
dram[3]:  4.100000  5.307693  3.583333  4.200000  8.000000  5.235294  5.928571  4.045455  4.523809  2.970588  5.083333  4.500000  5.285714  3.909091  5.625000  5.714286 
dram[4]:  5.066667  3.307692  4.600000  5.062500  3.695652  5.066667  4.090909  5.428571  3.760000  4.238095  3.941176  4.416667  3.214286  3.384615  3.727273  4.500000 
dram[5]:  4.352941  3.619048  5.437500  4.333333  3.894737  4.250000  4.650000  4.142857  4.350000  2.866667  4.571429  4.636364  4.333333  3.818182  5.375000  3.666667 
average row locality = 6613/1530 = 4.322222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        46        54        51        54        52        56        51        53        38        51        44        44        39        46 
dram[1]:        41        38        43        47        58        53        52        61        58        55        48        49        39        37        41        46 
dram[2]:        44        36        50        53        45        52        50        56        56        58        46        45        45        47        42        42 
dram[3]:        47        39        53        53        36        55        52        57        63        70        50        45        37        43        45        40 
dram[4]:        43        55        40        51        55        47        59        45        62        57        56        43        45        44        41        36 
dram[5]:        45        49        54        49        45        53        63        56        58        56        52        42        39        42        43        44 
total reads: 4643
bank skew: 70/36 = 1.94
chip skew: 790/756 = 1.04
number of total write accesses:
dram[0]:        29        28        32        29        29        31        30        30        29        32        10         8         0         0         0         0 
dram[1]:        31        27        32        30        36        31        31        32        33        28        12        11         1         0         0         0 
dram[2]:        32        31        32        31        29        30        33        30        34        31        12         6         0         1         0         0 
dram[3]:        35        30        33        31        28        34        31        32        32        31        11         9         0         0         0         0 
dram[4]:        33        31        29        30        30        29        31        31        32        32        11        10         0         0         0         0 
dram[5]:        29        27        33        29        29        32        30        31        29        30        12         9         0         0         0         0 
total reads: 1970
min_bank_accesses = 0!
chip skew: 337/317 = 1.06
average mf latency per bank:
dram[0]:        476       504       484       544       636       613       590       609       740       721      1797      1989      2951      3220      3379      2717
dram[1]:        446       460       456       487       576       521       634       562       686       724      1615      1846      3666      3522      2696      2676
dram[2]:        547       544       539       535       553       462       670       595       705       725      1797      1916      2957      3381      2708      3184
dram[3]:        540       456       544       522       490       516       583       584       711       677      1503      2034      3574      2969      2929      2967
dram[4]:        628       529       675       611       662       517       771       549       921       665     26740      1918      3759      3286      4072      3436
dram[5]:        446       480       554       490       515       519       764       638       848       619      1625      2044      3353      3429      3140      2877
maximum mf latency per bank:
dram[0]:        661       721       712       850       755       821       727       868       756       722       702       664       656       643       704       647
dram[1]:        673       662       638       667       682       695       811       666       798       717       675       852       612       620       735       696
dram[2]:        673       771       738       757       865       670       772       810       687       795       662       632       671       671       706       682
dram[3]:        743       744       732       719       986       700       730       867       792       741       645       724       620       655       738       833
dram[4]:        864       676       789       924       859       816       819       687       928       725       811       678       703       692       736       649
dram[5]:        707       783       708       688       807       789       752       824       683       722       691       665       675       656       601       622

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59495 n_nop=52363 n_act=233 n_pre=217 n_req=1073 n_rd=6048 n_write=634 bw_util=0.2246
n_activity=23551 dram_eff=0.5674
bk0: 312a 56655i bk1: 304a 56758i bk2: 368a 56387i bk3: 432a 55442i bk4: 408a 54963i bk5: 432a 54855i bk6: 416a 54745i bk7: 448a 54780i bk8: 408a 55343i bk9: 424a 55262i bk10: 304a 57299i bk11: 408a 56464i bk12: 352a 57690i bk13: 352a 56755i bk14: 312a 57797i bk15: 368a 57021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.842676
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59495 n_nop=52173 n_act=261 n_pre=245 n_req=1101 n_rd=6128 n_write=688 bw_util=0.2291
n_activity=24220 dram_eff=0.5628
bk0: 328a 55982i bk1: 304a 56309i bk2: 344a 56080i bk3: 376a 55923i bk4: 464a 55070i bk5: 424a 55053i bk6: 416a 55283i bk7: 488a 54731i bk8: 464a 54938i bk9: 440a 55866i bk10: 384a 57383i bk11: 392a 56377i bk12: 312a 57841i bk13: 296a 57626i bk14: 328a 57900i bk15: 368a 57484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.699235
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59495 n_nop=52207 n_act=252 n_pre=236 n_req=1099 n_rd=6136 n_write=664 bw_util=0.2286
n_activity=23975 dram_eff=0.5673
bk0: 352a 55471i bk1: 288a 56373i bk2: 400a 55369i bk3: 424a 54410i bk4: 360a 54650i bk5: 416a 54996i bk6: 400a 54968i bk7: 448a 54506i bk8: 448a 54828i bk9: 464a 55412i bk10: 368a 56381i bk11: 360a 56848i bk12: 360a 57614i bk13: 376a 57124i bk14: 336a 57467i bk15: 336a 57710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.91806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59495 n_nop=52045 n_act=250 n_pre=234 n_req=1122 n_rd=6280 n_write=686 bw_util=0.2342
n_activity=24699 dram_eff=0.5641
bk0: 376a 55541i bk1: 312a 56008i bk2: 424a 54929i bk3: 424a 55093i bk4: 288a 55307i bk5: 440a 55087i bk6: 416a 55536i bk7: 456a 54616i bk8: 504a 55669i bk9: 560a 55259i bk10: 400a 57399i bk11: 360a 56887i bk12: 296a 57963i bk13: 344a 57141i bk14: 360a 57546i bk15: 320a 57409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.815346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59495 n_nop=52087 n_act=267 n_pre=251 n_req=1108 n_rd=6232 n_write=658 bw_util=0.2316
n_activity=24961 dram_eff=0.5521
bk0: 344a 56623i bk1: 440a 55311i bk2: 320a 56018i bk3: 408a 55006i bk4: 440a 55635i bk5: 376a 55271i bk6: 472a 55792i bk7: 360a 55892i bk8: 496a 55012i bk9: 456a 54935i bk10: 448a 56380i bk11: 344a 56785i bk12: 360a 57581i bk13: 352a 56974i bk14: 328a 57828i bk15: 288a 57904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.839499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59495 n_nop=52017 n_act=267 n_pre=251 n_req=1110 n_rd=6320 n_write=640 bw_util=0.234
n_activity=24607 dram_eff=0.5657
bk0: 360a 56337i bk1: 392a 56125i bk2: 432a 55997i bk3: 392a 55453i bk4: 360a 56232i bk5: 424a 54904i bk6: 504a 55046i bk7: 448a 55034i bk8: 464a 55970i bk9: 448a 55580i bk10: 416a 57236i bk11: 336a 56481i bk12: 312a 57941i bk13: 336a 57082i bk14: 344a 57727i bk15: 352a 57049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.705538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1964, Miss = 360, Miss_rate = 0.183, Pending_hits = 16, Reservation_fails = 261
L2_cache_bank[1]: Access = 2038, Miss = 396, Miss_rate = 0.194, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1976, Miss = 380, Miss_rate = 0.192, Pending_hits = 14, Reservation_fails = 138
L2_cache_bank[3]: Access = 1909, Miss = 386, Miss_rate = 0.202, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 1931, Miss = 378, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 2011, Miss = 389, Miss_rate = 0.193, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 383, Miss_rate = 0.199, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 1917, Miss = 402, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 6459, Miss = 401, Miss_rate = 0.062, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 1960, Miss = 378, Miss_rate = 0.193, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 2057, Miss = 399, Miss_rate = 0.194, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1947, Miss = 391, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 28094
L2_total_cache_misses = 4643
L2_total_cache_miss_rate = 0.1653
L2_total_cache_pending_hits = 99
L2_total_cache_reservation_fails = 399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2742
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1896
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=74612
icnt_total_pkts_simt_to_mem=44551
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.4573
	minimum = 6
	maximum = 445
Network latency average = 34.8398
	minimum = 6
	maximum = 368
Slowest packet = 9853
Flit latency average = 28.1864
	minimum = 6
	maximum = 368
Slowest flit = 97780
Fragmentation average = 0.0362228
	minimum = 0
	maximum = 209
Injected packet rate average = 0.0713708
	minimum = 0.0488535 (at node 8)
	maximum = 0.227517 (at node 23)
Accepted packet rate average = 0.0713708
	minimum = 0.0488535 (at node 8)
	maximum = 0.227517 (at node 23)
Injected flit rate average = 0.148085
	minimum = 0.0793237 (at node 8)
	maximum = 0.350797 (at node 23)
Accepted flit rate average= 0.148085
	minimum = 0.0992616 (at node 15)
	maximum = 0.424213 (at node 23)
Injected packet length average = 2.07487
Accepted packet length average = 2.07487
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4884 (4 samples)
	minimum = 6 (4 samples)
	maximum = 137.25 (4 samples)
Network latency average = 14.8664 (4 samples)
	minimum = 6 (4 samples)
	maximum = 115.5 (4 samples)
Flit latency average = 12.1793 (4 samples)
	minimum = 6 (4 samples)
	maximum = 113.5 (4 samples)
Fragmentation average = 0.00905571 (4 samples)
	minimum = 0 (4 samples)
	maximum = 52.25 (4 samples)
Injected packet rate average = 0.027045 (4 samples)
	minimum = 0.017803 (4 samples)
	maximum = 0.080066 (4 samples)
Accepted packet rate average = 0.027045 (4 samples)
	minimum = 0.017803 (4 samples)
	maximum = 0.080066 (4 samples)
Injected flit rate average = 0.0598697 (4 samples)
	minimum = 0.0266288 (4 samples)
	maximum = 0.14293 (4 samples)
Accepted flit rate average = 0.0598697 (4 samples)
	minimum = 0.0340959 (4 samples)
	maximum = 0.157513 (4 samples)
Injected packet size average = 2.2137 (4 samples)
Accepted packet size average = 2.2137 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 182807 (inst/sec)
gpgpu_simulation_rate = 2146 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45075)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45075)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45075)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,45075)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,45075)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,45075)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,45075)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(39,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(41,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 45575  inst.: 4142365 (ipc=606.8) sim_rate=188289 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 12:43:40 2019
GPGPU-Sim uArch: cycles simulated: 47075  inst.: 4157084 (ipc=159.1) sim_rate=180742 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 12:43:41 2019
GPGPU-Sim uArch: cycles simulated: 49075  inst.: 4164590 (ipc=81.4) sim_rate=173524 (inst/sec) elapsed = 0:0:00:24 / Wed May  1 12:43:42 2019
GPGPU-Sim uArch: cycles simulated: 50575  inst.: 4172851 (ipc=60.7) sim_rate=166914 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 12:43:43 2019
GPGPU-Sim uArch: cycles simulated: 52575  inst.: 4186375 (ipc=46.3) sim_rate=161014 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 12:43:44 2019
GPGPU-Sim uArch: cycles simulated: 54575  inst.: 4201267 (ipc=38.1) sim_rate=155602 (inst/sec) elapsed = 0:0:00:27 / Wed May  1 12:43:45 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(15,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 56075  inst.: 4212785 (ipc=34.0) sim_rate=150456 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 12:43:46 2019
GPGPU-Sim uArch: cycles simulated: 58075  inst.: 4227340 (ipc=29.9) sim_rate=145770 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 12:43:47 2019
GPGPU-Sim uArch: cycles simulated: 60075  inst.: 4243201 (ipc=26.9) sim_rate=141440 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 12:43:48 2019
GPGPU-Sim uArch: cycles simulated: 61575  inst.: 4254381 (ipc=25.2) sim_rate=137238 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 12:43:49 2019
GPGPU-Sim uArch: cycles simulated: 63575  inst.: 4269461 (ipc=23.3) sim_rate=133420 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 12:43:50 2019
GPGPU-Sim uArch: cycles simulated: 65575  inst.: 4283778 (ipc=21.7) sim_rate=129811 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 12:43:51 2019
GPGPU-Sim uArch: cycles simulated: 67075  inst.: 4294473 (ipc=20.7) sim_rate=126308 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 12:43:52 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(70,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 69075  inst.: 4309388 (ipc=19.6) sim_rate=123125 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 12:43:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25188,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25189,45075)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25463,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25464,45075)
GPGPU-Sim uArch: cycles simulated: 71075  inst.: 4328341 (ipc=18.8) sim_rate=120231 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 12:43:54 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26007,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26008,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27274,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27275,45075)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27910,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27911,45075)
GPGPU-Sim uArch: cycles simulated: 73075  inst.: 4353695 (ipc=18.4) sim_rate=117667 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 12:43:55 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28358,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(28359,45075)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29025,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29026,45075)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29123,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29124,45075)
GPGPU-Sim uArch: cycles simulated: 75075  inst.: 4379169 (ipc=18.0) sim_rate=115241 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 12:43:56 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30284,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30285,45075)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30582,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30583,45075)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(90,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31153,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31154,45075)
GPGPU-Sim uArch: cycles simulated: 76575  inst.: 4399318 (ipc=17.8) sim_rate=112803 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 12:43:57 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31685,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31686,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32150,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32151,45075)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33076,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33077,45075)
GPGPU-Sim uArch: cycles simulated: 78575  inst.: 4427767 (ipc=17.6) sim_rate=110694 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 12:43:58 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34428,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34429,45075)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34675,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34676,45075)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35405,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35406,45075)
GPGPU-Sim uArch: cycles simulated: 80575  inst.: 4452837 (ipc=17.3) sim_rate=108605 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 12:43:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35883,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35884,45075)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36280,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36281,45075)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36672,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36673,45075)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37234,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37235,45075)
GPGPU-Sim uArch: cycles simulated: 82575  inst.: 4481886 (ipc=17.1) sim_rate=106711 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 12:44:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37558,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37559,45075)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37936,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37937,45075)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(112,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38016,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38017,45075)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38609,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38610,45075)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38822,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38823,45075)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38891,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38892,45075)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39132,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39133,45075)
GPGPU-Sim uArch: cycles simulated: 84575  inst.: 4519721 (ipc=17.2) sim_rate=105109 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 12:44:01 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39758,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39759,45075)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39823,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39824,45075)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40475,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(40476,45075)
GPGPU-Sim uArch: cycles simulated: 86575  inst.: 4546815 (ipc=17.1) sim_rate=103336 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 12:44:02 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41533,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(41534,45075)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42389,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42390,45075)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42484,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42485,45075)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42799,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42800,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42964,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(42965,45075)
GPGPU-Sim uArch: cycles simulated: 88575  inst.: 4577741 (ipc=17.0) sim_rate=101727 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 12:44:03 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(90,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44306,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44307,45075)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44993,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44994,45075)
GPGPU-Sim uArch: cycles simulated: 90575  inst.: 4600888 (ipc=16.7) sim_rate=100019 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 12:44:04 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46867,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(46868,45075)
GPGPU-Sim uArch: cycles simulated: 92575  inst.: 4621401 (ipc=16.5) sim_rate=98327 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 12:44:05 2019
GPGPU-Sim uArch: cycles simulated: 94575  inst.: 4643247 (ipc=16.2) sim_rate=96734 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 12:44:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (50116,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(50117,45075)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (50733,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(50734,45075)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (50836,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(50837,45075)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (50927,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(50928,45075)
GPGPU-Sim uArch: cycles simulated: 96575  inst.: 4668704 (ipc=16.1) sim_rate=95279 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 12:44:07 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(129,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (52275,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(52276,45075)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (52586,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(52587,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (53049,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(53050,45075)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (53087,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(53088,45075)
GPGPU-Sim uArch: cycles simulated: 98575  inst.: 4698970 (ipc=16.1) sim_rate=93979 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 12:44:08 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (53582,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(53583,45075)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54119,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(54120,45075)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (54205,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(54206,45075)
GPGPU-Sim uArch: cycles simulated: 100075  inst.: 4723251 (ipc=16.1) sim_rate=92612 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 12:44:09 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (55266,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(55267,45075)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (55430,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(55431,45075)
GPGPU-Sim uArch: cycles simulated: 102075  inst.: 4751982 (ipc=16.0) sim_rate=91384 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 12:44:10 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (57897,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(57898,45075)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(119,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (58975,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(58976,45075)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (58999,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(59000,45075)
GPGPU-Sim uArch: cycles simulated: 104075  inst.: 4777081 (ipc=15.9) sim_rate=90133 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 12:44:11 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (59197,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(59198,45075)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60309,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60310,45075)
GPGPU-Sim uArch: cycles simulated: 106075  inst.: 4804279 (ipc=15.8) sim_rate=88968 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 12:44:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (61869,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(61870,45075)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (62631,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(62632,45075)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62833,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(62834,45075)
GPGPU-Sim uArch: cycles simulated: 108075  inst.: 4830914 (ipc=15.7) sim_rate=87834 (inst/sec) elapsed = 0:0:00:55 / Wed May  1 12:44:13 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (63557,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(63558,45075)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63878,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(63879,45075)
GPGPU-Sim uArch: cycles simulated: 110075  inst.: 4859564 (ipc=15.7) sim_rate=86777 (inst/sec) elapsed = 0:0:00:56 / Wed May  1 12:44:14 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(127,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (66291,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(66292,45075)
GPGPU-Sim uArch: cycles simulated: 111575  inst.: 4877331 (ipc=15.6) sim_rate=85567 (inst/sec) elapsed = 0:0:00:57 / Wed May  1 12:44:15 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (67655,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(67656,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (67676,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(67677,45075)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (68029,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(68030,45075)
GPGPU-Sim uArch: cycles simulated: 113575  inst.: 4907119 (ipc=15.6) sim_rate=84605 (inst/sec) elapsed = 0:0:00:58 / Wed May  1 12:44:16 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (70132,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(70133,45075)
GPGPU-Sim uArch: cycles simulated: 115575  inst.: 4932100 (ipc=15.5) sim_rate=83594 (inst/sec) elapsed = 0:0:00:59 / Wed May  1 12:44:17 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (71079,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(71080,45075)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (71536,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(71537,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (71720,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(71721,45075)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (71822,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(71823,45075)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(153,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 117575  inst.: 4966074 (ipc=15.5) sim_rate=82767 (inst/sec) elapsed = 0:0:01:00 / Wed May  1 12:44:18 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (73387,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(73388,45075)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (73437,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(73438,45075)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (73722,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(73723,45075)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (74185,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(74186,45075)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (74349,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(74350,45075)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (74460,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(74461,45075)
GPGPU-Sim uArch: cycles simulated: 119575  inst.: 5003321 (ipc=15.6) sim_rate=82021 (inst/sec) elapsed = 0:0:01:01 / Wed May  1 12:44:19 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (75162,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(75163,45075)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (75955,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(75956,45075)
GPGPU-Sim uArch: cycles simulated: 121075  inst.: 5027550 (ipc=15.6) sim_rate=81089 (inst/sec) elapsed = 0:0:01:02 / Wed May  1 12:44:20 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (76278,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(76279,45075)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (76459,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(76460,45075)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (76750,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(76751,45075)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (77306,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(77307,45075)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(160,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 123075  inst.: 5060864 (ipc=15.7) sim_rate=80331 (inst/sec) elapsed = 0:0:01:03 / Wed May  1 12:44:21 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (79531,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(79532,45075)
GPGPU-Sim uArch: cycles simulated: 125075  inst.: 5082811 (ipc=15.5) sim_rate=79418 (inst/sec) elapsed = 0:0:01:04 / Wed May  1 12:44:22 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (81480,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(81481,45075)
GPGPU-Sim uArch: cycles simulated: 127075  inst.: 5109168 (ipc=15.5) sim_rate=78602 (inst/sec) elapsed = 0:0:01:05 / Wed May  1 12:44:23 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (82165,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(82166,45075)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (82379,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(82380,45075)
GPGPU-Sim uArch: cycles simulated: 129075  inst.: 5139742 (ipc=15.5) sim_rate=77874 (inst/sec) elapsed = 0:0:01:06 / Wed May  1 12:44:24 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(90,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (85145,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(85146,45075)
GPGPU-Sim uArch: cycles simulated: 131075  inst.: 5164058 (ipc=15.4) sim_rate=77075 (inst/sec) elapsed = 0:0:01:07 / Wed May  1 12:44:25 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (86632,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(86633,45075)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (86975,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(86976,45075)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (87866,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(87867,45075)
GPGPU-Sim uArch: cycles simulated: 133075  inst.: 5193979 (ipc=15.4) sim_rate=76382 (inst/sec) elapsed = 0:0:01:08 / Wed May  1 12:44:26 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (88365,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(88366,45075)
GPGPU-Sim uArch: cycles simulated: 135075  inst.: 5223294 (ipc=15.4) sim_rate=75699 (inst/sec) elapsed = 0:0:01:09 / Wed May  1 12:44:27 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(102,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 137075  inst.: 5249617 (ipc=15.3) sim_rate=74994 (inst/sec) elapsed = 0:0:01:10 / Wed May  1 12:44:28 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (92007,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(92008,45075)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (92194,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(92195,45075)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (93100,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(93101,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (93798,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(93799,45075)
GPGPU-Sim uArch: cycles simulated: 139075  inst.: 5279288 (ipc=15.3) sim_rate=74356 (inst/sec) elapsed = 0:0:01:11 / Wed May  1 12:44:29 2019
GPGPU-Sim uArch: cycles simulated: 141075  inst.: 5302214 (ipc=15.2) sim_rate=73641 (inst/sec) elapsed = 0:0:01:12 / Wed May  1 12:44:30 2019
GPGPU-Sim uArch: cycles simulated: 143075  inst.: 5326242 (ipc=15.2) sim_rate=72962 (inst/sec) elapsed = 0:0:01:13 / Wed May  1 12:44:31 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (99024,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(99025,45075)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(185,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (99734,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(99735,45075)
GPGPU-Sim uArch: cycles simulated: 145075  inst.: 5349195 (ipc=15.1) sim_rate=72286 (inst/sec) elapsed = 0:0:01:14 / Wed May  1 12:44:32 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (100615,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(100616,45075)
GPGPU-Sim uArch: cycles simulated: 146575  inst.: 5371626 (ipc=15.1) sim_rate=71621 (inst/sec) elapsed = 0:0:01:15 / Wed May  1 12:44:33 2019
GPGPU-Sim uArch: cycles simulated: 149075  inst.: 5401344 (ipc=15.0) sim_rate=71070 (inst/sec) elapsed = 0:0:01:16 / Wed May  1 12:44:34 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (105352,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(105353,45075)
GPGPU-Sim uArch: cycles simulated: 151075  inst.: 5425945 (ipc=15.0) sim_rate=70466 (inst/sec) elapsed = 0:0:01:17 / Wed May  1 12:44:35 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (106256,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(106257,45075)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(180,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (107310,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(107311,45075)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (107654,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(107655,45075)
GPGPU-Sim uArch: cycles simulated: 153075  inst.: 5453390 (ipc=14.9) sim_rate=69915 (inst/sec) elapsed = 0:0:01:18 / Wed May  1 12:44:36 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109555,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(109556,45075)
GPGPU-Sim uArch: cycles simulated: 155075  inst.: 5478822 (ipc=14.9) sim_rate=69352 (inst/sec) elapsed = 0:0:01:19 / Wed May  1 12:44:37 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (110983,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(110984,45075)
GPGPU-Sim uArch: cycles simulated: 156575  inst.: 5499858 (ipc=14.9) sim_rate=68748 (inst/sec) elapsed = 0:0:01:20 / Wed May  1 12:44:38 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (113013,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(113014,45075)
GPGPU-Sim uArch: cycles simulated: 158575  inst.: 5527891 (ipc=14.9) sim_rate=68245 (inst/sec) elapsed = 0:0:01:21 / Wed May  1 12:44:39 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(189,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114387,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(114388,45075)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (114584,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(114585,45075)
GPGPU-Sim uArch: cycles simulated: 160575  inst.: 5555588 (ipc=14.9) sim_rate=67751 (inst/sec) elapsed = 0:0:01:22 / Wed May  1 12:44:40 2019
GPGPU-Sim uArch: cycles simulated: 162575  inst.: 5582354 (ipc=14.8) sim_rate=67257 (inst/sec) elapsed = 0:0:01:23 / Wed May  1 12:44:41 2019
GPGPU-Sim uArch: cycles simulated: 165075  inst.: 5610104 (ipc=14.8) sim_rate=66786 (inst/sec) elapsed = 0:0:01:24 / Wed May  1 12:44:42 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(133,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 167075  inst.: 5631578 (ipc=14.7) sim_rate=66253 (inst/sec) elapsed = 0:0:01:25 / Wed May  1 12:44:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (122758,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(122759,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (123912,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(123913,45075)
GPGPU-Sim uArch: cycles simulated: 169075  inst.: 5661952 (ipc=14.7) sim_rate=65836 (inst/sec) elapsed = 0:0:01:26 / Wed May  1 12:44:44 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (124444,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(124445,45075)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (124745,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(124746,45075)
GPGPU-Sim uArch: cycles simulated: 171075  inst.: 5693120 (ipc=14.7) sim_rate=65438 (inst/sec) elapsed = 0:0:01:27 / Wed May  1 12:44:45 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126094,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(126095,45075)
GPGPU-Sim uArch: cycles simulated: 173075  inst.: 5719081 (ipc=14.7) sim_rate=64989 (inst/sec) elapsed = 0:0:01:28 / Wed May  1 12:44:46 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(200,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (129552,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(129553,45075)
GPGPU-Sim uArch: cycles simulated: 175075  inst.: 5744078 (ipc=14.7) sim_rate=64540 (inst/sec) elapsed = 0:0:01:29 / Wed May  1 12:44:47 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (130333,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(130334,45075)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (130926,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(130927,45075)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (131913,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(131914,45075)
GPGPU-Sim uArch: cycles simulated: 177075  inst.: 5773132 (ipc=14.7) sim_rate=64145 (inst/sec) elapsed = 0:0:01:30 / Wed May  1 12:44:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (133475,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(133476,45075)
GPGPU-Sim uArch: cycles simulated: 179075  inst.: 5800865 (ipc=14.6) sim_rate=63745 (inst/sec) elapsed = 0:0:01:31 / Wed May  1 12:44:49 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(152,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135744,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(135745,45075)
GPGPU-Sim uArch: cycles simulated: 181075  inst.: 5825631 (ipc=14.6) sim_rate=63322 (inst/sec) elapsed = 0:0:01:32 / Wed May  1 12:44:50 2019
GPGPU-Sim uArch: cycles simulated: 183075  inst.: 5851722 (ipc=14.6) sim_rate=62921 (inst/sec) elapsed = 0:0:01:33 / Wed May  1 12:44:51 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (139743,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(139744,45075)
GPGPU-Sim uArch: cycles simulated: 185075  inst.: 5874922 (ipc=14.5) sim_rate=62499 (inst/sec) elapsed = 0:0:01:34 / Wed May  1 12:44:52 2019
GPGPU-Sim uArch: cycles simulated: 187075  inst.: 5899492 (ipc=14.5) sim_rate=62099 (inst/sec) elapsed = 0:0:01:35 / Wed May  1 12:44:53 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (142671,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(142672,45075)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(163,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 189075  inst.: 5922923 (ipc=14.5) sim_rate=61697 (inst/sec) elapsed = 0:0:01:36 / Wed May  1 12:44:54 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (145742,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(145743,45075)
GPGPU-Sim uArch: cycles simulated: 191075  inst.: 5947957 (ipc=14.4) sim_rate=61319 (inst/sec) elapsed = 0:0:01:37 / Wed May  1 12:44:55 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (146178,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(146179,45075)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (146975,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(146976,45075)
GPGPU-Sim uArch: cycles simulated: 193075  inst.: 5975914 (ipc=14.4) sim_rate=60978 (inst/sec) elapsed = 0:0:01:38 / Wed May  1 12:44:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (149620,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(149621,45075)
GPGPU-Sim uArch: cycles simulated: 195075  inst.: 6005084 (ipc=14.4) sim_rate=60657 (inst/sec) elapsed = 0:0:01:39 / Wed May  1 12:44:57 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(206,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (150450,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(150451,45075)
GPGPU-Sim uArch: cycles simulated: 197075  inst.: 6033154 (ipc=14.4) sim_rate=60331 (inst/sec) elapsed = 0:0:01:40 / Wed May  1 12:44:58 2019
GPGPU-Sim uArch: cycles simulated: 199575  inst.: 6063550 (ipc=14.4) sim_rate=60035 (inst/sec) elapsed = 0:0:01:41 / Wed May  1 12:44:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (154711,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(154712,45075)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (154976,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(154977,45075)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (155122,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(155123,45075)
GPGPU-Sim uArch: cycles simulated: 201075  inst.: 6089463 (ipc=14.4) sim_rate=59700 (inst/sec) elapsed = 0:0:01:42 / Wed May  1 12:45:00 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(171,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (157181,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(157182,45075)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (157371,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(157372,45075)
GPGPU-Sim uArch: cycles simulated: 203075  inst.: 6118649 (ipc=14.4) sim_rate=59404 (inst/sec) elapsed = 0:0:01:43 / Wed May  1 12:45:01 2019
GPGPU-Sim uArch: cycles simulated: 205075  inst.: 6142434 (ipc=14.4) sim_rate=59061 (inst/sec) elapsed = 0:0:01:44 / Wed May  1 12:45:02 2019
GPGPU-Sim uArch: cycles simulated: 207575  inst.: 6176816 (ipc=14.4) sim_rate=58826 (inst/sec) elapsed = 0:0:01:45 / Wed May  1 12:45:03 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (163526,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(163527,45075)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(215,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 209575  inst.: 6204406 (ipc=14.4) sim_rate=58532 (inst/sec) elapsed = 0:0:01:46 / Wed May  1 12:45:04 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (165290,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(165291,45075)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (165727,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(165728,45075)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (166124,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(166125,45075)
GPGPU-Sim uArch: cycles simulated: 211575  inst.: 6240609 (ipc=14.4) sim_rate=58323 (inst/sec) elapsed = 0:0:01:47 / Wed May  1 12:45:05 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (166515,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(166516,45075)
GPGPU-Sim uArch: cycles simulated: 213575  inst.: 6273823 (ipc=14.5) sim_rate=58090 (inst/sec) elapsed = 0:0:01:48 / Wed May  1 12:45:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (168584,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(168585,45075)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (169412,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(169413,45075)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(226,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (169518,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(169519,45075)
GPGPU-Sim uArch: cycles simulated: 215575  inst.: 6309708 (ipc=14.5) sim_rate=57887 (inst/sec) elapsed = 0:0:01:49 / Wed May  1 12:45:07 2019
GPGPU-Sim uArch: cycles simulated: 217575  inst.: 6338133 (ipc=14.5) sim_rate=57619 (inst/sec) elapsed = 0:0:01:50 / Wed May  1 12:45:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (173416,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(173417,45075)
GPGPU-Sim uArch: cycles simulated: 219575  inst.: 6364683 (ipc=14.5) sim_rate=57339 (inst/sec) elapsed = 0:0:01:51 / Wed May  1 12:45:09 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (175396,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(175397,45075)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (175584,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(175585,45075)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(225,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 221075  inst.: 6390551 (ipc=14.5) sim_rate=57058 (inst/sec) elapsed = 0:0:01:52 / Wed May  1 12:45:10 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (176291,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(176292,45075)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (176906,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(176907,45075)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (177341,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(177342,45075)
GPGPU-Sim uArch: cycles simulated: 223075  inst.: 6424470 (ipc=14.5) sim_rate=56853 (inst/sec) elapsed = 0:0:01:53 / Wed May  1 12:45:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (178087,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(178088,45075)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (178846,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(178847,45075)
GPGPU-Sim uArch: cycles simulated: 225075  inst.: 6457087 (ipc=14.5) sim_rate=56641 (inst/sec) elapsed = 0:0:01:54 / Wed May  1 12:45:12 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(226,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 227075  inst.: 6488364 (ipc=14.6) sim_rate=56420 (inst/sec) elapsed = 0:0:01:55 / Wed May  1 12:45:13 2019
GPGPU-Sim uArch: cycles simulated: 229075  inst.: 6512344 (ipc=14.5) sim_rate=56140 (inst/sec) elapsed = 0:0:01:56 / Wed May  1 12:45:14 2019
GPGPU-Sim uArch: cycles simulated: 231075  inst.: 6538310 (ipc=14.5) sim_rate=55882 (inst/sec) elapsed = 0:0:01:57 / Wed May  1 12:45:15 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (187633,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(187634,45075)
GPGPU-Sim uArch: cycles simulated: 233075  inst.: 6568296 (ipc=14.5) sim_rate=55663 (inst/sec) elapsed = 0:0:01:58 / Wed May  1 12:45:16 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (188274,45075), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(188275,45075)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(166,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (188491,45075), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(188492,45075)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (188996,45075), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(188997,45075)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (189610,45075), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(189611,45075)
GPGPU-Sim uArch: cycles simulated: 235075  inst.: 6605755 (ipc=14.6) sim_rate=55510 (inst/sec) elapsed = 0:0:01:59 / Wed May  1 12:45:17 2019
GPGPU-Sim uArch: cycles simulated: 237075  inst.: 6632753 (ipc=14.6) sim_rate=55272 (inst/sec) elapsed = 0:0:02:00 / Wed May  1 12:45:18 2019
GPGPU-Sim uArch: cycles simulated: 238575  inst.: 6653569 (ipc=14.5) sim_rate=54988 (inst/sec) elapsed = 0:0:02:01 / Wed May  1 12:45:19 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(173,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (195053,45075), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(195054,45075)
GPGPU-Sim uArch: cycles simulated: 240575  inst.: 6683867 (ipc=14.6) sim_rate=54785 (inst/sec) elapsed = 0:0:02:02 / Wed May  1 12:45:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (197350,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(197351,45075)
GPGPU-Sim uArch: cycles simulated: 242575  inst.: 6712035 (ipc=14.5) sim_rate=54569 (inst/sec) elapsed = 0:0:02:03 / Wed May  1 12:45:21 2019
GPGPU-Sim uArch: cycles simulated: 244575  inst.: 6741550 (ipc=14.5) sim_rate=54367 (inst/sec) elapsed = 0:0:02:04 / Wed May  1 12:45:22 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (200381,45075), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(200382,45075)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (200649,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(200650,45075)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(245,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (201379,45075), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(201380,45075)
GPGPU-Sim uArch: cycles simulated: 246575  inst.: 6774071 (ipc=14.6) sim_rate=54192 (inst/sec) elapsed = 0:0:02:05 / Wed May  1 12:45:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (201657,45075), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(201658,45075)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (202147,45075), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(202148,45075)
GPGPU-Sim uArch: cycles simulated: 248575  inst.: 6810566 (ipc=14.6) sim_rate=54052 (inst/sec) elapsed = 0:0:02:06 / Wed May  1 12:45:24 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (205107,45075), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(205108,45075)
GPGPU-Sim uArch: cycles simulated: 250575  inst.: 6840043 (ipc=14.6) sim_rate=53858 (inst/sec) elapsed = 0:0:02:07 / Wed May  1 12:45:25 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (206156,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(206157,45075)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(195,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 252575  inst.: 6868814 (ipc=14.6) sim_rate=53662 (inst/sec) elapsed = 0:0:02:08 / Wed May  1 12:45:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (208188,45075), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(208189,45075)
GPGPU-Sim uArch: cycles simulated: 254575  inst.: 6896548 (ipc=14.6) sim_rate=53461 (inst/sec) elapsed = 0:0:02:09 / Wed May  1 12:45:27 2019
GPGPU-Sim uArch: cycles simulated: 256575  inst.: 6924048 (ipc=14.6) sim_rate=53261 (inst/sec) elapsed = 0:0:02:10 / Wed May  1 12:45:28 2019
GPGPU-Sim uArch: cycles simulated: 258575  inst.: 6953068 (ipc=14.6) sim_rate=53076 (inst/sec) elapsed = 0:0:02:11 / Wed May  1 12:45:29 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(178,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (214195,45075), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(214196,45075)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (215437,45075), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(215438,45075)
GPGPU-Sim uArch: cycles simulated: 260575  inst.: 6984043 (ipc=14.6) sim_rate=52909 (inst/sec) elapsed = 0:0:02:12 / Wed May  1 12:45:30 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (215948,45075), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(215949,45075)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (216212,45075), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(216213,45075)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (216539,45075), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (216606,45075), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 262575  inst.: 7022366 (ipc=14.6) sim_rate=52799 (inst/sec) elapsed = 0:0:02:13 / Wed May  1 12:45:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (218787,45075), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (219313,45075), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(205,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 264575  inst.: 7051815 (ipc=14.6) sim_rate=52625 (inst/sec) elapsed = 0:0:02:14 / Wed May  1 12:45:32 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (219619,45075), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 266575  inst.: 7081242 (ipc=14.6) sim_rate=52453 (inst/sec) elapsed = 0:0:02:15 / Wed May  1 12:45:33 2019
GPGPU-Sim uArch: cycles simulated: 268575  inst.: 7111414 (ipc=14.6) sim_rate=52289 (inst/sec) elapsed = 0:0:02:16 / Wed May  1 12:45:34 2019
GPGPU-Sim uArch: cycles simulated: 270575  inst.: 7144756 (ipc=14.7) sim_rate=52151 (inst/sec) elapsed = 0:0:02:17 / Wed May  1 12:45:35 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(197,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 272575  inst.: 7173385 (ipc=14.7) sim_rate=51981 (inst/sec) elapsed = 0:0:02:18 / Wed May  1 12:45:36 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (228038,45075), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (228990,45075), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (229495,45075), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 274575  inst.: 7198285 (ipc=14.6) sim_rate=51786 (inst/sec) elapsed = 0:0:02:19 / Wed May  1 12:45:37 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (230193,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (231703,45075), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 277075  inst.: 7234956 (ipc=14.6) sim_rate=51678 (inst/sec) elapsed = 0:0:02:20 / Wed May  1 12:45:38 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(205,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (233102,45075), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 279075  inst.: 7264762 (ipc=14.6) sim_rate=51523 (inst/sec) elapsed = 0:0:02:21 / Wed May  1 12:45:39 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (234259,45075), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 281075  inst.: 7289818 (ipc=14.6) sim_rate=51336 (inst/sec) elapsed = 0:0:02:22 / Wed May  1 12:45:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (237921,45075), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 283575  inst.: 7322370 (ipc=14.6) sim_rate=51205 (inst/sec) elapsed = 0:0:02:23 / Wed May  1 12:45:41 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (238856,45075), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(210,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (240415,45075), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 285575  inst.: 7351071 (ipc=14.6) sim_rate=51049 (inst/sec) elapsed = 0:0:02:24 / Wed May  1 12:45:42 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (242227,45075), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 287575  inst.: 7382451 (ipc=14.6) sim_rate=50913 (inst/sec) elapsed = 0:0:02:25 / Wed May  1 12:45:43 2019
GPGPU-Sim uArch: cycles simulated: 290075  inst.: 7415054 (ipc=14.6) sim_rate=50788 (inst/sec) elapsed = 0:0:02:26 / Wed May  1 12:45:44 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (245791,45075), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(210,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (246590,45075), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292075  inst.: 7443879 (ipc=14.6) sim_rate=50638 (inst/sec) elapsed = 0:0:02:27 / Wed May  1 12:45:45 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (247538,45075), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 294575  inst.: 7475622 (ipc=14.6) sim_rate=50510 (inst/sec) elapsed = 0:0:02:28 / Wed May  1 12:45:46 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (249822,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (250169,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (250551,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (250811,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (251263,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (251296,45075), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 296575  inst.: 7506118 (ipc=14.6) sim_rate=50376 (inst/sec) elapsed = 0:0:02:29 / Wed May  1 12:45:47 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(225,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 299075  inst.: 7538555 (ipc=14.6) sim_rate=50257 (inst/sec) elapsed = 0:0:02:30 / Wed May  1 12:45:48 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (255203,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (255298,45075), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 301075  inst.: 7563008 (ipc=14.5) sim_rate=50086 (inst/sec) elapsed = 0:0:02:31 / Wed May  1 12:45:49 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (256817,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (257550,45075), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 303575  inst.: 7595819 (ipc=14.5) sim_rate=49972 (inst/sec) elapsed = 0:0:02:32 / Wed May  1 12:45:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (258613,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (259083,45075), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 305575  inst.: 7621230 (ipc=14.5) sim_rate=49811 (inst/sec) elapsed = 0:0:02:33 / Wed May  1 12:45:51 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(241,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 308075  inst.: 7652906 (ipc=14.5) sim_rate=49694 (inst/sec) elapsed = 0:0:02:34 / Wed May  1 12:45:52 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (263365,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (264469,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (265400,45075), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 310575  inst.: 7682756 (ipc=14.5) sim_rate=49566 (inst/sec) elapsed = 0:0:02:35 / Wed May  1 12:45:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (265634,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (267445,45075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 313075  inst.: 7712166 (ipc=14.5) sim_rate=49436 (inst/sec) elapsed = 0:0:02:36 / Wed May  1 12:45:54 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (268168,45075), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(249,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 315575  inst.: 7743467 (ipc=14.4) sim_rate=49321 (inst/sec) elapsed = 0:0:02:37 / Wed May  1 12:45:55 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (271340,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (271859,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (272160,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (272183,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (272590,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (272669,45075), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 318075  inst.: 7772959 (ipc=14.4) sim_rate=49195 (inst/sec) elapsed = 0:0:02:38 / Wed May  1 12:45:56 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (273439,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (274887,45075), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 320575  inst.: 7804368 (ipc=14.4) sim_rate=49084 (inst/sec) elapsed = 0:0:02:39 / Wed May  1 12:45:57 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (276289,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (276405,45075), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(216,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (277034,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (277042,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (277709,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 323075  inst.: 7836410 (ipc=14.4) sim_rate=48977 (inst/sec) elapsed = 0:0:02:40 / Wed May  1 12:45:58 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (278773,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (279586,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (279749,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (279763,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (280393,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (280413,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (280953,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 326075  inst.: 7872704 (ipc=14.4) sim_rate=48898 (inst/sec) elapsed = 0:0:02:41 / Wed May  1 12:45:59 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (281449,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (281523,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (281867,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (282149,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (282246,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (282335,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (282580,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (283538,45075), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (284384,45075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 329575  inst.: 7909452 (ipc=14.3) sim_rate=48823 (inst/sec) elapsed = 0:0:02:42 / Wed May  1 12:46:00 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(254,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (285244,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (285496,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (285756,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (286844,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (286947,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (286988,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (287186,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (287961,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (288137,45075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 334075  inst.: 7945076 (ipc=14.2) sim_rate=48742 (inst/sec) elapsed = 0:0:02:43 / Wed May  1 12:46:01 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (289000,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (289574,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (290973,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (291098,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (292489,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (292725,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (294308,45075), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 340575  inst.: 7977237 (ipc=14.0) sim_rate=48641 (inst/sec) elapsed = 0:0:02:44 / Wed May  1 12:46:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (296675,45075), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (297247,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (297661,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (298553,45075), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (299786,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (300929,45075), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (301278,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (301416,45075), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 301417
gpu_sim_insn = 4152895
gpu_ipc =      13.7779
gpu_tot_sim_cycle = 346492
gpu_tot_sim_insn = 7991853
gpu_tot_ipc =      23.0650
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 588392
gpu_stall_icnt2sh    = 1654871
gpu_total_sim_rate=48730

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 478543
	L1I_total_cache_misses = 964
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4394
L1D_cache:
	L1D_cache_core[0]: Access = 37540, Miss = 30469, Miss_rate = 0.812, Pending_hits = 2273, Reservation_fails = 255482
	L1D_cache_core[1]: Access = 36985, Miss = 30061, Miss_rate = 0.813, Pending_hits = 2241, Reservation_fails = 256288
	L1D_cache_core[2]: Access = 36509, Miss = 29378, Miss_rate = 0.805, Pending_hits = 2268, Reservation_fails = 247506
	L1D_cache_core[3]: Access = 35468, Miss = 28611, Miss_rate = 0.807, Pending_hits = 2136, Reservation_fails = 244803
	L1D_cache_core[4]: Access = 37220, Miss = 30061, Miss_rate = 0.808, Pending_hits = 2204, Reservation_fails = 256855
	L1D_cache_core[5]: Access = 36441, Miss = 29551, Miss_rate = 0.811, Pending_hits = 2246, Reservation_fails = 251723
	L1D_cache_core[6]: Access = 35085, Miss = 28631, Miss_rate = 0.816, Pending_hits = 2151, Reservation_fails = 248289
	L1D_cache_core[7]: Access = 37223, Miss = 30034, Miss_rate = 0.807, Pending_hits = 2251, Reservation_fails = 251105
	L1D_cache_core[8]: Access = 35587, Miss = 28809, Miss_rate = 0.810, Pending_hits = 2202, Reservation_fails = 246345
	L1D_cache_core[9]: Access = 34616, Miss = 28056, Miss_rate = 0.810, Pending_hits = 2103, Reservation_fails = 240664
	L1D_cache_core[10]: Access = 35905, Miss = 29233, Miss_rate = 0.814, Pending_hits = 2208, Reservation_fails = 251068
	L1D_cache_core[11]: Access = 38155, Miss = 31272, Miss_rate = 0.820, Pending_hits = 2290, Reservation_fails = 260368
	L1D_cache_core[12]: Access = 39803, Miss = 32440, Miss_rate = 0.815, Pending_hits = 2405, Reservation_fails = 263091
	L1D_cache_core[13]: Access = 37315, Miss = 30313, Miss_rate = 0.812, Pending_hits = 2261, Reservation_fails = 255479
	L1D_cache_core[14]: Access = 41113, Miss = 33566, Miss_rate = 0.816, Pending_hits = 2406, Reservation_fails = 266316
	L1D_total_cache_accesses = 554965
	L1D_total_cache_misses = 450485
	L1D_total_cache_miss_rate = 0.8117
	L1D_total_cache_pending_hits = 33645
	L1D_total_cache_reservation_fails = 3795382
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 75753
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3652
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2393768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75273
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 91
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1401614
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 477579
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 964
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4394
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
888, 1594, 1626, 1744, 1305, 972, 1380, 1581, 1910, 1542, 1245, 1432, 1049, 1456, 1286, 1426, 1219, 1090, 1191, 1443, 1616, 1140, 750, 1155, 1108, 1352, 1086, 1391, 1798, 1413, 1357, 1902, 746, 1073, 690, 735, 1243, 606, 464, 1293, 1357, 1553, 1273, 974, 1379, 1058, 1136, 1114, 
gpgpu_n_tot_thrd_icount = 28319712
gpgpu_n_tot_w_icount = 884991
gpgpu_n_stall_shd_mem = 4140435
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224619
gpgpu_n_mem_write_global = 227549
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 937231
gpgpu_n_store_insn = 339009
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 915211
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3652
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3652
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4136783
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6663164	W0_Idle:705935	W0_Scoreboard:1416444	W1:254093	W2:109722	W3:67364	W4:44999	W5:32777	W6:29831	W7:24930	W8:21848	W9:19801	W10:17540	W11:17757	W12:14369	W13:12626	W14:11092	W15:9055	W16:8228	W17:6799	W18:6656	W19:4798	W20:3780	W21:3505	W22:3392	W23:2052	W24:1566	W25:1117	W26:810	W27:471	W28:216	W29:156	W30:41	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1796952 {8:224619,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9111208 {40:227430,72:34,136:85,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30548184 {136:224619,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1820392 {8:227549,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1849 
maxdqlatency = 0 
maxmflatency = 3558 
averagemflatency = 388 
max_icnt2mem_latency = 1259 
max_icnt2sh_latency = 346491 
mrq_lat_table:14748 	1285 	418 	1517 	3029 	2417 	1115 	583 	446 	212 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64520 	313950 	72794 	826 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22862 	9958 	32733 	155634 	97914 	130802 	2317 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22540 	95924 	97880 	8135 	155 	0 	0 	2 	9 	31 	813 	8957 	17147 	43854 	98691 	58045 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	607 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24        22        18        24        28        22        25        30        29        20        24        27        31        32        31 
dram[1]:        24        26        26        22        24        16        22        20        18        20        28        39        25        30        16        19 
dram[2]:        28        19        30        32        32        32        33        32        25        23        29        25        22        29        17        22 
dram[3]:        23        20        18        26        27        23        25        24        29        22        20        22        27        25        19        12 
dram[4]:        32        30        20        26        23        24        21        16        32        32        22        22        30        23        18        32 
dram[5]:        26        13        24        22        20        22        19        28        19        19        28        22        25        27        16        18 
maximum service time to same row:
dram[0]:     42653     32578     29964     38136     34735     52896     21042     36931     70707     71296     46645     58361     36563     70972     71667     74938 
dram[1]:     58766     58431     17927     34946     18281     22865     16434     45094     39403     63981     67048    105030    102082     83133     19692     43837 
dram[2]:     44362     45340     68059     50235     27161     19005     48571     48650     28773     31306     53454     89645     45431     64125     46469     58942 
dram[3]:     41299     37522     33411     60084     32416     25131     41840     42569     22656     44235     46806     45012     47463     48820     46335     63575 
dram[4]:     45231     67441     40716     68437     44349     63257     50946     37783     40154     39999     37321     41167     52056     36770     40675     46864 
dram[5]:     26872     34132     32081     31643     21071     38401     44073     49044     34119     30046     42791     43058     48190     76397     51892     73763 
average row accesses per activate:
dram[0]:  4.893617  2.967033  4.257143  3.600000  4.981482  3.833333  2.991735  3.670455  5.698113  4.924242  3.964912  4.096154  4.243243  5.090909  7.409091  6.222222 
dram[1]:  4.929824  4.966102  3.711340  3.372340  3.135593  2.983607  3.031250  2.947368  3.592233  3.898990  4.156250  3.359375  4.685714  4.735294  3.754717  4.452381 
dram[2]:  4.258065  3.821918  3.657895  3.736111  4.603448  3.740741  4.776119  4.746032  3.584270  3.304762  3.615385  4.416667  4.219512  4.136364  5.833333  7.761905 
dram[3]:  3.337349  3.287500  4.071429  3.956522  4.963636  3.875000  4.890625  4.458333  3.556701  3.292453  3.347826  3.109589  5.888889  5.257143  6.178571  4.621622 
dram[4]:  3.975000  3.779221  3.407408  3.444444  3.049505  3.961539  3.323810  4.314286  4.384615  4.533333  4.000000  3.888889  4.828571  4.647059  4.971428  5.533333 
dram[5]:  2.821782  2.903509  3.178947  2.776860  3.633333  3.077586  4.280000  4.209302  3.105691  3.170940  3.927273  3.227273  4.022727  4.044445  3.755556  4.119048 
average row locality = 25785/6737 = 3.827371
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       176       194       215       226       215       231       267       246       229       245       185       185       156       165       163       168 
dram[1]:       197       208       243       224       261       271       278       283       272       280       212       190       160       159       196       186 
dram[2]:       196       207       208       200       209       228       242       231       249       266       198       190       169       175       172       162 
dram[3]:       200       196       212       208       203       224       238       242       265       269       203       199       155       178       173       171 
dram[4]:       223       215       207       208       232       225       258       226       258       254       204       183       166       156       173       166 
dram[5]:       210       230       234       242       233       255       241       270       285       278       197       187       169       175       169       173 
total reads: 20426
bank skew: 285/155 = 1.84
chip skew: 3620/3266 = 1.11
number of total write accesses:
dram[0]:        54        76        83        80        54        91        95        77        73        80        41        28         1         3         0         0 
dram[1]:        84        85       117        93       109        93       110       109        98       106        54        25         4         2         3         1 
dram[2]:        68        72        70        69        58        75        78        68        70        81        37        22         4         7         3         1 
dram[3]:        77        67        73        65        70        86        75        79        80        80        28        28         4         6         0         0 
dram[4]:        95        76        69        71        76        84        91        76        84        86        32        27         3         2         1         0 
dram[5]:        75       101        68        94        94       102        80        92        97        93        19        26         8         7         0         0 
total reads: 5359
min_bank_accesses = 0!
chip skew: 1093/783 = 1.40
average mf latency per bank:
dram[0]:       4257      3814      3828      3511      3977      3265      2860      3174      3503      3310      9359     10386     15823     15413     18239     17630
dram[1]:       3547      3681      3044      3646      3007      3257      2929      2944      3026      2936      8117     10648     15530     16675     15324     16708
dram[2]:       4025      3796      3859      3989      3965      3594      3328      3560      3513      3282      9251     10988     15122     14363     17158     18469
dram[3]:       3799      3900      3906      4033      3806      3330      3432      3237      3256      3142      9649     10083     16517     14450     17554     17870
dram[4]:       4289      3711      5178      3945      4682      3523      4151      3389      4194      3195     61583     11088     20529     16561     23895     18450
dram[5]:       3705      3359      3727      3422      3293      3154      3233      3107      2854      3022     10656     10773     14794     14854     18070     17965
maximum mf latency per bank:
dram[0]:       1477      1472      1391      1833      1715      1386      1503      2132      1324      1250      1512      1815      2357      2904      1919      2668
dram[1]:       1095      1579      1321       880      1181       869      1313      1435      1225      1217      1182      1261       900      1309      1179      1007
dram[2]:       2156      1819      3558      2400      2605      1970      2559      2837      2121      2020      2211      2415      2404      2300      2213      2019
dram[3]:       1012      1120       924      1178      1215       965      1100      1161       902       927      1040      1177      1178      1269       960      1209
dram[4]:       1606      1482      1602      1521      1674      2064      1598      2482      1659      1445      1608      2093      2343      2253      2599      2674
dram[5]:        976      1077      1043      1170      1045      1187       851      1212       938       898       849      1046      1138      1219      1013      1102

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457365 n_nop=426203 n_act=987 n_pre=971 n_req=4102 n_rd=26128 n_write=3076 bw_util=0.1277
n_activity=109591 dram_eff=0.533
bk0: 1408a 448160i bk1: 1552a 444053i bk2: 1720a 445269i bk3: 1808a 443271i bk4: 1720a 445390i bk5: 1848a 442823i bk6: 2136a 441620i bk7: 1968a 439509i bk8: 1832a 444550i bk9: 1960a 444166i bk10: 1480a 447649i bk11: 1480a 447355i bk12: 1248a 449963i bk13: 1320a 447506i bk14: 1304a 450256i bk15: 1344a 447967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.377445
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457365 n_nop=421471 n_act=1302 n_pre=1286 n_req=4713 n_rd=28960 n_write=4346 bw_util=0.1456
n_activity=126307 dram_eff=0.5274
bk0: 1576a 446774i bk1: 1664a 444210i bk2: 1944a 441447i bk3: 1792a 443825i bk4: 2088a 440920i bk5: 2168a 440400i bk6: 2224a 439058i bk7: 2264a 438395i bk8: 2176a 442627i bk9: 2240a 441429i bk10: 1696a 446500i bk11: 1520a 447497i bk12: 1280a 450085i bk13: 1272a 449388i bk14: 1568a 448753i bk15: 1488a 449120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.309562
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457365 n_nop=426179 n_act=995 n_pre=979 n_req=4085 n_rd=26416 n_write=2796 bw_util=0.1277
n_activity=107784 dram_eff=0.542
bk0: 1568a 445856i bk1: 1656a 444707i bk2: 1664a 442148i bk3: 1600a 442174i bk4: 1672a 444503i bk5: 1824a 443116i bk6: 1936a 442313i bk7: 1848a 441337i bk8: 1992a 444091i bk9: 2128a 440802i bk10: 1584a 446253i bk11: 1520a 445686i bk12: 1352a 449162i bk13: 1400a 448064i bk14: 1376a 449429i bk15: 1296a 450243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.436022
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457365 n_nop=425629 n_act=1045 n_pre=1029 n_req=4154 n_rd=26688 n_write=2974 bw_util=0.1297
n_activity=112278 dram_eff=0.5284
bk0: 1600a 446205i bk1: 1568a 446346i bk2: 1696a 445665i bk3: 1664a 445627i bk4: 1624a 445989i bk5: 1792a 444174i bk6: 1904a 443750i bk7: 1936a 442939i bk8: 2120a 444450i bk9: 2152a 442734i bk10: 1624a 448264i bk11: 1592a 447566i bk12: 1240a 451063i bk13: 1424a 449439i bk14: 1384a 450422i bk15: 1368a 450085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.252151
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457365 n_nop=425161 n_act=1073 n_pre=1057 n_req=4227 n_rd=26832 n_write=3242 bw_util=0.1315
n_activity=114720 dram_eff=0.5243
bk0: 1784a 445091i bk1: 1720a 445267i bk2: 1656a 446011i bk3: 1664a 445317i bk4: 1856a 443694i bk5: 1800a 442932i bk6: 2064a 438916i bk7: 1808a 442419i bk8: 2064a 442843i bk9: 2032a 443551i bk10: 1632a 447120i bk11: 1464a 446596i bk12: 1328a 449425i bk13: 1248a 449057i bk14: 1384a 449496i bk15: 1328a 449535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.371987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457365 n_nop=422651 n_act=1335 n_pre=1319 n_req=4504 n_rd=28384 n_write=3676 bw_util=0.1402
n_activity=123228 dram_eff=0.5203
bk0: 1680a 445195i bk1: 1840a 443668i bk2: 1872a 444790i bk3: 1936a 442518i bk4: 1864a 443025i bk5: 2040a 441448i bk6: 1928a 443794i bk7: 2160a 441283i bk8: 2280a 442914i bk9: 2224a 442136i bk10: 1576a 449208i bk11: 1496a 447168i bk12: 1352a 449922i bk13: 1400a 448835i bk14: 1352a 450241i bk15: 1384a 449599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.292576

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35209, Miss = 1606, Miss_rate = 0.046, Pending_hits = 20, Reservation_fails = 266
L2_cache_bank[1]: Access = 35455, Miss = 1660, Miss_rate = 0.047, Pending_hits = 10, Reservation_fails = 1109
L2_cache_bank[2]: Access = 35587, Miss = 1819, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 138
L2_cache_bank[3]: Access = 36200, Miss = 1801, Miss_rate = 0.050, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 35054, Miss = 1643, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 126
L2_cache_bank[5]: Access = 35639, Miss = 1659, Miss_rate = 0.047, Pending_hits = 11, Reservation_fails = 1777
L2_cache_bank[6]: Access = 35815, Miss = 1649, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 35828, Miss = 1687, Miss_rate = 0.047, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 59354, Miss = 1721, Miss_rate = 0.029, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[9]: Access = 35910, Miss = 1633, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 820
L2_cache_bank[10]: Access = 36162, Miss = 1738, Miss_rate = 0.048, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 36030, Miss = 1810, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 452243
L2_total_cache_misses = 20426
L2_total_cache_miss_rate = 0.0452
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 4237
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3837
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1350989
icnt_total_pkts_simt_to_mem=680081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.4429
	minimum = 6
	maximum = 1216
Network latency average = 39.301
	minimum = 6
	maximum = 1199
Slowest packet = 61906
Flit latency average = 29.653
	minimum = 6
	maximum = 1199
Slowest flit = 132378
Fragmentation average = 0.0930027
	minimum = 0
	maximum = 484
Injected packet rate average = 0.104236
	minimum = 0.0885219 (at node 9)
	maximum = 0.175488 (at node 23)
Accepted packet rate average = 0.104236
	minimum = 0.0885219 (at node 9)
	maximum = 0.175488 (at node 23)
Injected flit rate average = 0.234928
	minimum = 0.132693 (at node 9)
	maximum = 0.410498 (at node 23)
Accepted flit rate average= 0.234928
	minimum = 0.162101 (at node 19)
	maximum = 0.313131 (at node 14)
Injected packet length average = 2.25382
Accepted packet length average = 2.25382
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.0793 (5 samples)
	minimum = 6 (5 samples)
	maximum = 353 (5 samples)
Network latency average = 19.7533 (5 samples)
	minimum = 6 (5 samples)
	maximum = 332.2 (5 samples)
Flit latency average = 15.6741 (5 samples)
	minimum = 6 (5 samples)
	maximum = 330.6 (5 samples)
Fragmentation average = 0.0258451 (5 samples)
	minimum = 0 (5 samples)
	maximum = 138.6 (5 samples)
Injected packet rate average = 0.0424832 (5 samples)
	minimum = 0.0319468 (5 samples)
	maximum = 0.0991504 (5 samples)
Accepted packet rate average = 0.0424832 (5 samples)
	minimum = 0.0319468 (5 samples)
	maximum = 0.0991504 (5 samples)
Injected flit rate average = 0.0948814 (5 samples)
	minimum = 0.0478417 (5 samples)
	maximum = 0.196444 (5 samples)
Accepted flit rate average = 0.0948814 (5 samples)
	minimum = 0.0596969 (5 samples)
	maximum = 0.188637 (5 samples)
Injected packet size average = 2.23339 (5 samples)
Accepted packet size average = 2.23339 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 44 sec (164 sec)
gpgpu_simulation_rate = 48730 (inst/sec)
gpgpu_simulation_rate = 2112 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,346492)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,346492)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,346492)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,346492)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,346492)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,346492)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,346492)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(41,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(28,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(73,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(14,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 346992  inst.: 8329067 (ipc=674.4) sim_rate=50479 (inst/sec) elapsed = 0:0:02:45 / Wed May  1 12:46:03 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 347492  inst.: 8366848 (ipc=375.0) sim_rate=50402 (inst/sec) elapsed = 0:0:02:46 / Wed May  1 12:46:04 2019
GPGPU-Sim uArch: cycles simulated: 349492  inst.: 8422418 (ipc=143.5) sim_rate=50433 (inst/sec) elapsed = 0:0:02:47 / Wed May  1 12:46:05 2019
GPGPU-Sim uArch: cycles simulated: 351492  inst.: 8439923 (ipc=89.6) sim_rate=50237 (inst/sec) elapsed = 0:0:02:48 / Wed May  1 12:46:06 2019
GPGPU-Sim uArch: cycles simulated: 353492  inst.: 8453584 (ipc=66.0) sim_rate=50021 (inst/sec) elapsed = 0:0:02:49 / Wed May  1 12:46:07 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 354992  inst.: 8469335 (ipc=56.2) sim_rate=49819 (inst/sec) elapsed = 0:0:02:50 / Wed May  1 12:46:08 2019
GPGPU-Sim uArch: cycles simulated: 356992  inst.: 8499103 (ipc=48.3) sim_rate=49702 (inst/sec) elapsed = 0:0:02:51 / Wed May  1 12:46:09 2019
GPGPU-Sim uArch: cycles simulated: 358992  inst.: 8525295 (ipc=42.7) sim_rate=49565 (inst/sec) elapsed = 0:0:02:52 / Wed May  1 12:46:10 2019
GPGPU-Sim uArch: cycles simulated: 360492  inst.: 8545267 (ipc=39.5) sim_rate=49394 (inst/sec) elapsed = 0:0:02:53 / Wed May  1 12:46:11 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(25,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 362492  inst.: 8570137 (ipc=36.1) sim_rate=49253 (inst/sec) elapsed = 0:0:02:54 / Wed May  1 12:46:12 2019
GPGPU-Sim uArch: cycles simulated: 364492  inst.: 8595281 (ipc=33.5) sim_rate=49115 (inst/sec) elapsed = 0:0:02:55 / Wed May  1 12:46:13 2019
GPGPU-Sim uArch: cycles simulated: 365992  inst.: 8616628 (ipc=32.0) sim_rate=48958 (inst/sec) elapsed = 0:0:02:56 / Wed May  1 12:46:14 2019
GPGPU-Sim uArch: cycles simulated: 367992  inst.: 8639813 (ipc=30.1) sim_rate=48812 (inst/sec) elapsed = 0:0:02:57 / Wed May  1 12:46:15 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(20,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 369992  inst.: 8665086 (ipc=28.6) sim_rate=48680 (inst/sec) elapsed = 0:0:02:58 / Wed May  1 12:46:16 2019
GPGPU-Sim uArch: cycles simulated: 371492  inst.: 8684972 (ipc=27.7) sim_rate=48519 (inst/sec) elapsed = 0:0:02:59 / Wed May  1 12:46:17 2019
GPGPU-Sim uArch: cycles simulated: 373492  inst.: 8711204 (ipc=26.6) sim_rate=48395 (inst/sec) elapsed = 0:0:03:00 / Wed May  1 12:46:18 2019
GPGPU-Sim uArch: cycles simulated: 375492  inst.: 8734916 (ipc=25.6) sim_rate=48259 (inst/sec) elapsed = 0:0:03:01 / Wed May  1 12:46:19 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(8,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 376992  inst.: 8752171 (ipc=24.9) sim_rate=48088 (inst/sec) elapsed = 0:0:03:02 / Wed May  1 12:46:20 2019
GPGPU-Sim uArch: cycles simulated: 378992  inst.: 8776543 (ipc=24.1) sim_rate=47959 (inst/sec) elapsed = 0:0:03:03 / Wed May  1 12:46:21 2019
GPGPU-Sim uArch: cycles simulated: 380992  inst.: 8799248 (ipc=23.4) sim_rate=47822 (inst/sec) elapsed = 0:0:03:04 / Wed May  1 12:46:22 2019
GPGPU-Sim uArch: cycles simulated: 382492  inst.: 8817986 (ipc=22.9) sim_rate=47664 (inst/sec) elapsed = 0:0:03:05 / Wed May  1 12:46:23 2019
GPGPU-Sim uArch: cycles simulated: 384492  inst.: 8842346 (ipc=22.4) sim_rate=47539 (inst/sec) elapsed = 0:0:03:06 / Wed May  1 12:46:24 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(9,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 386492  inst.: 8865631 (ipc=21.8) sim_rate=47409 (inst/sec) elapsed = 0:0:03:07 / Wed May  1 12:46:25 2019
GPGPU-Sim uArch: cycles simulated: 388492  inst.: 8888568 (ipc=21.4) sim_rate=47279 (inst/sec) elapsed = 0:0:03:08 / Wed May  1 12:46:26 2019
GPGPU-Sim uArch: cycles simulated: 389992  inst.: 8905345 (ipc=21.0) sim_rate=47118 (inst/sec) elapsed = 0:0:03:09 / Wed May  1 12:46:27 2019
GPGPU-Sim uArch: cycles simulated: 391992  inst.: 8928683 (ipc=20.6) sim_rate=46993 (inst/sec) elapsed = 0:0:03:10 / Wed May  1 12:46:28 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(58,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 393492  inst.: 8946434 (ipc=20.3) sim_rate=46839 (inst/sec) elapsed = 0:0:03:11 / Wed May  1 12:46:29 2019
GPGPU-Sim uArch: cycles simulated: 395492  inst.: 8969414 (ipc=20.0) sim_rate=46715 (inst/sec) elapsed = 0:0:03:12 / Wed May  1 12:46:30 2019
GPGPU-Sim uArch: cycles simulated: 396992  inst.: 8987605 (ipc=19.7) sim_rate=46567 (inst/sec) elapsed = 0:0:03:13 / Wed May  1 12:46:31 2019
GPGPU-Sim uArch: cycles simulated: 398992  inst.: 9012552 (ipc=19.4) sim_rate=46456 (inst/sec) elapsed = 0:0:03:14 / Wed May  1 12:46:32 2019
GPGPU-Sim uArch: cycles simulated: 400492  inst.: 9029329 (ipc=19.2) sim_rate=46304 (inst/sec) elapsed = 0:0:03:15 / Wed May  1 12:46:33 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(36,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 402492  inst.: 9058951 (ipc=19.1) sim_rate=46219 (inst/sec) elapsed = 0:0:03:16 / Wed May  1 12:46:34 2019
GPGPU-Sim uArch: cycles simulated: 403992  inst.: 9076476 (ipc=18.9) sim_rate=46073 (inst/sec) elapsed = 0:0:03:17 / Wed May  1 12:46:35 2019
GPGPU-Sim uArch: cycles simulated: 405992  inst.: 9103395 (ipc=18.7) sim_rate=45976 (inst/sec) elapsed = 0:0:03:18 / Wed May  1 12:46:36 2019
GPGPU-Sim uArch: cycles simulated: 407992  inst.: 9130039 (ipc=18.5) sim_rate=45879 (inst/sec) elapsed = 0:0:03:19 / Wed May  1 12:46:37 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(73,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 409492  inst.: 9148528 (ipc=18.4) sim_rate=45742 (inst/sec) elapsed = 0:0:03:20 / Wed May  1 12:46:38 2019
GPGPU-Sim uArch: cycles simulated: 411492  inst.: 9176396 (ipc=18.2) sim_rate=45653 (inst/sec) elapsed = 0:0:03:21 / Wed May  1 12:46:39 2019
GPGPU-Sim uArch: cycles simulated: 412992  inst.: 9198814 (ipc=18.1) sim_rate=45538 (inst/sec) elapsed = 0:0:03:22 / Wed May  1 12:46:40 2019
GPGPU-Sim uArch: cycles simulated: 414992  inst.: 9221537 (ipc=18.0) sim_rate=45426 (inst/sec) elapsed = 0:0:03:23 / Wed May  1 12:46:41 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(53,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 416992  inst.: 9247068 (ipc=17.8) sim_rate=45328 (inst/sec) elapsed = 0:0:03:24 / Wed May  1 12:46:42 2019
GPGPU-Sim uArch: cycles simulated: 418992  inst.: 9275477 (ipc=17.7) sim_rate=45246 (inst/sec) elapsed = 0:0:03:25 / Wed May  1 12:46:43 2019
GPGPU-Sim uArch: cycles simulated: 420492  inst.: 9297278 (ipc=17.6) sim_rate=45132 (inst/sec) elapsed = 0:0:03:26 / Wed May  1 12:46:44 2019
GPGPU-Sim uArch: cycles simulated: 422492  inst.: 9321925 (ipc=17.5) sim_rate=45033 (inst/sec) elapsed = 0:0:03:27 / Wed May  1 12:46:45 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(7,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 424492  inst.: 9349683 (ipc=17.4) sim_rate=44950 (inst/sec) elapsed = 0:0:03:28 / Wed May  1 12:46:46 2019
GPGPU-Sim uArch: cycles simulated: 426492  inst.: 9372015 (ipc=17.3) sim_rate=44842 (inst/sec) elapsed = 0:0:03:29 / Wed May  1 12:46:47 2019
GPGPU-Sim uArch: cycles simulated: 428492  inst.: 9395447 (ipc=17.1) sim_rate=44740 (inst/sec) elapsed = 0:0:03:30 / Wed May  1 12:46:48 2019
GPGPU-Sim uArch: cycles simulated: 429992  inst.: 9414661 (ipc=17.0) sim_rate=44619 (inst/sec) elapsed = 0:0:03:31 / Wed May  1 12:46:49 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(69,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 431992  inst.: 9439675 (ipc=16.9) sim_rate=44526 (inst/sec) elapsed = 0:0:03:32 / Wed May  1 12:46:50 2019
GPGPU-Sim uArch: cycles simulated: 433992  inst.: 9465444 (ipc=16.8) sim_rate=44438 (inst/sec) elapsed = 0:0:03:33 / Wed May  1 12:46:51 2019
GPGPU-Sim uArch: cycles simulated: 435492  inst.: 9483229 (ipc=16.8) sim_rate=44314 (inst/sec) elapsed = 0:0:03:34 / Wed May  1 12:46:52 2019
GPGPU-Sim uArch: cycles simulated: 437492  inst.: 9509437 (ipc=16.7) sim_rate=44229 (inst/sec) elapsed = 0:0:03:35 / Wed May  1 12:46:53 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(86,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 439492  inst.: 9529163 (ipc=16.5) sim_rate=44116 (inst/sec) elapsed = 0:0:03:36 / Wed May  1 12:46:54 2019
GPGPU-Sim uArch: cycles simulated: 441492  inst.: 9553542 (ipc=16.4) sim_rate=44025 (inst/sec) elapsed = 0:0:03:37 / Wed May  1 12:46:55 2019
GPGPU-Sim uArch: cycles simulated: 442992  inst.: 9570747 (ipc=16.4) sim_rate=43902 (inst/sec) elapsed = 0:0:03:38 / Wed May  1 12:46:56 2019
GPGPU-Sim uArch: cycles simulated: 444992  inst.: 9595657 (ipc=16.3) sim_rate=43815 (inst/sec) elapsed = 0:0:03:39 / Wed May  1 12:46:57 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(80,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 446992  inst.: 9619936 (ipc=16.2) sim_rate=43726 (inst/sec) elapsed = 0:0:03:40 / Wed May  1 12:46:58 2019
GPGPU-Sim uArch: cycles simulated: 448992  inst.: 9642990 (ipc=16.1) sim_rate=43633 (inst/sec) elapsed = 0:0:03:41 / Wed May  1 12:46:59 2019
GPGPU-Sim uArch: cycles simulated: 450492  inst.: 9660902 (ipc=16.0) sim_rate=43517 (inst/sec) elapsed = 0:0:03:42 / Wed May  1 12:47:00 2019
GPGPU-Sim uArch: cycles simulated: 452492  inst.: 9687595 (ipc=16.0) sim_rate=43442 (inst/sec) elapsed = 0:0:03:43 / Wed May  1 12:47:01 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (106501,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(106502,346492)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(84,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 454492  inst.: 9718665 (ipc=16.0) sim_rate=43386 (inst/sec) elapsed = 0:0:03:44 / Wed May  1 12:47:02 2019
GPGPU-Sim uArch: cycles simulated: 456492  inst.: 9743444 (ipc=15.9) sim_rate=43304 (inst/sec) elapsed = 0:0:03:45 / Wed May  1 12:47:03 2019
GPGPU-Sim uArch: cycles simulated: 458492  inst.: 9773001 (ipc=15.9) sim_rate=43243 (inst/sec) elapsed = 0:0:03:46 / Wed May  1 12:47:04 2019
GPGPU-Sim uArch: cycles simulated: 460492  inst.: 9799394 (ipc=15.9) sim_rate=43169 (inst/sec) elapsed = 0:0:03:47 / Wed May  1 12:47:05 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(38,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 462492  inst.: 9829289 (ipc=15.8) sim_rate=43110 (inst/sec) elapsed = 0:0:03:48 / Wed May  1 12:47:06 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (117024,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(117025,346492)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (117868,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(117869,346492)
GPGPU-Sim uArch: cycles simulated: 464492  inst.: 9856575 (ipc=15.8) sim_rate=43041 (inst/sec) elapsed = 0:0:03:49 / Wed May  1 12:47:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (118311,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(118312,346492)
GPGPU-Sim uArch: cycles simulated: 465992  inst.: 9877235 (ipc=15.8) sim_rate=42944 (inst/sec) elapsed = 0:0:03:50 / Wed May  1 12:47:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (120092,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(120093,346492)
GPGPU-Sim uArch: cycles simulated: 467992  inst.: 9907495 (ipc=15.8) sim_rate=42889 (inst/sec) elapsed = 0:0:03:51 / Wed May  1 12:47:09 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(77,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122889,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(122890,346492)
GPGPU-Sim uArch: cycles simulated: 469992  inst.: 9935862 (ipc=15.7) sim_rate=42826 (inst/sec) elapsed = 0:0:03:52 / Wed May  1 12:47:10 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124911,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124912,346492)
GPGPU-Sim uArch: cycles simulated: 471492  inst.: 9960576 (ipc=15.7) sim_rate=42749 (inst/sec) elapsed = 0:0:03:53 / Wed May  1 12:47:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (125250,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(125251,346492)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126181,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(126182,346492)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126751,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126752,346492)
GPGPU-Sim uArch: cycles simulated: 473492  inst.: 9995553 (ipc=15.8) sim_rate=42716 (inst/sec) elapsed = 0:0:03:54 / Wed May  1 12:47:12 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(99,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (128251,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(128252,346492)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (128782,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(128783,346492)
GPGPU-Sim uArch: cycles simulated: 475492  inst.: 10028616 (ipc=15.8) sim_rate=42674 (inst/sec) elapsed = 0:0:03:55 / Wed May  1 12:47:13 2019
GPGPU-Sim uArch: cycles simulated: 477492  inst.: 10059672 (ipc=15.8) sim_rate=42625 (inst/sec) elapsed = 0:0:03:56 / Wed May  1 12:47:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (132807,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(132808,346492)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (132826,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(132827,346492)
GPGPU-Sim uArch: cycles simulated: 479492  inst.: 10087415 (ipc=15.8) sim_rate=42562 (inst/sec) elapsed = 0:0:03:57 / Wed May  1 12:47:15 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(100,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 480992  inst.: 10110387 (ipc=15.8) sim_rate=42480 (inst/sec) elapsed = 0:0:03:58 / Wed May  1 12:47:16 2019
GPGPU-Sim uArch: cycles simulated: 482992  inst.: 10136800 (ipc=15.7) sim_rate=42413 (inst/sec) elapsed = 0:0:03:59 / Wed May  1 12:47:17 2019
GPGPU-Sim uArch: cycles simulated: 484992  inst.: 10160742 (ipc=15.7) sim_rate=42336 (inst/sec) elapsed = 0:0:04:00 / Wed May  1 12:47:18 2019
GPGPU-Sim uArch: cycles simulated: 486992  inst.: 10188479 (ipc=15.6) sim_rate=42275 (inst/sec) elapsed = 0:0:04:01 / Wed May  1 12:47:19 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(29,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 488992  inst.: 10212934 (ipc=15.6) sim_rate=42202 (inst/sec) elapsed = 0:0:04:02 / Wed May  1 12:47:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (142506,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(142507,346492)
GPGPU-Sim uArch: cycles simulated: 490992  inst.: 10239890 (ipc=15.6) sim_rate=42139 (inst/sec) elapsed = 0:0:04:03 / Wed May  1 12:47:21 2019
GPGPU-Sim uArch: cycles simulated: 492992  inst.: 10264232 (ipc=15.5) sim_rate=42066 (inst/sec) elapsed = 0:0:04:04 / Wed May  1 12:47:22 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (147479,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(147480,346492)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(81,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 494992  inst.: 10292754 (ipc=15.5) sim_rate=42011 (inst/sec) elapsed = 0:0:04:05 / Wed May  1 12:47:23 2019
GPGPU-Sim uArch: cycles simulated: 496992  inst.: 10320640 (ipc=15.5) sim_rate=41953 (inst/sec) elapsed = 0:0:04:06 / Wed May  1 12:47:24 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (150925,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(150926,346492)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (152068,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(152069,346492)
GPGPU-Sim uArch: cycles simulated: 498992  inst.: 10348977 (ipc=15.5) sim_rate=41898 (inst/sec) elapsed = 0:0:04:07 / Wed May  1 12:47:25 2019
GPGPU-Sim uArch: cycles simulated: 501492  inst.: 10384405 (ipc=15.4) sim_rate=41872 (inst/sec) elapsed = 0:0:04:08 / Wed May  1 12:47:26 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(48,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (155427,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(155428,346492)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (156041,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(156042,346492)
GPGPU-Sim uArch: cycles simulated: 503492  inst.: 10418242 (ipc=15.5) sim_rate=41840 (inst/sec) elapsed = 0:0:04:09 / Wed May  1 12:47:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (157534,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(157535,346492)
GPGPU-Sim uArch: cycles simulated: 505492  inst.: 10445913 (ipc=15.4) sim_rate=41783 (inst/sec) elapsed = 0:0:04:10 / Wed May  1 12:47:28 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (160030,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(160031,346492)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (160157,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(160158,346492)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (160427,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(160428,346492)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (160549,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(160550,346492)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (160964,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(160965,346492)
GPGPU-Sim uArch: cycles simulated: 507492  inst.: 10476363 (ipc=15.4) sim_rate=41738 (inst/sec) elapsed = 0:0:04:11 / Wed May  1 12:47:29 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(110,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 508992  inst.: 10501705 (ipc=15.4) sim_rate=41673 (inst/sec) elapsed = 0:0:04:12 / Wed May  1 12:47:30 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (163761,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(163762,346492)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (164147,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(164148,346492)
GPGPU-Sim uArch: cycles simulated: 510992  inst.: 10533164 (ipc=15.4) sim_rate=41633 (inst/sec) elapsed = 0:0:04:13 / Wed May  1 12:47:31 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (165651,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(165652,346492)
GPGPU-Sim uArch: cycles simulated: 512992  inst.: 10564867 (ipc=15.5) sim_rate=41593 (inst/sec) elapsed = 0:0:04:14 / Wed May  1 12:47:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (166500,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(166501,346492)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(119,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (168403,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(168404,346492)
GPGPU-Sim uArch: cycles simulated: 514992  inst.: 10596589 (ipc=15.5) sim_rate=41555 (inst/sec) elapsed = 0:0:04:15 / Wed May  1 12:47:33 2019
GPGPU-Sim uArch: cycles simulated: 516992  inst.: 10622304 (ipc=15.4) sim_rate=41493 (inst/sec) elapsed = 0:0:04:16 / Wed May  1 12:47:34 2019
GPGPU-Sim uArch: cycles simulated: 518992  inst.: 10647374 (ipc=15.4) sim_rate=41429 (inst/sec) elapsed = 0:0:04:17 / Wed May  1 12:47:35 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (173862,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(173863,346492)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (174147,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(174148,346492)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(53,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 520992  inst.: 10675533 (ipc=15.4) sim_rate=41378 (inst/sec) elapsed = 0:0:04:18 / Wed May  1 12:47:36 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (174696,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(174697,346492)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (175659,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(175660,346492)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (176086,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(176087,346492)
GPGPU-Sim uArch: cycles simulated: 522992  inst.: 10705211 (ipc=15.4) sim_rate=41332 (inst/sec) elapsed = 0:0:04:19 / Wed May  1 12:47:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (178250,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(178251,346492)
GPGPU-Sim uArch: cycles simulated: 524992  inst.: 10736108 (ipc=15.4) sim_rate=41292 (inst/sec) elapsed = 0:0:04:20 / Wed May  1 12:47:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (178994,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(178995,346492)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (179010,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(179011,346492)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(105,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 526992  inst.: 10772269 (ipc=15.4) sim_rate=41273 (inst/sec) elapsed = 0:0:04:21 / Wed May  1 12:47:39 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (182336,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(182337,346492)
GPGPU-Sim uArch: cycles simulated: 528992  inst.: 10798000 (ipc=15.4) sim_rate=41213 (inst/sec) elapsed = 0:0:04:22 / Wed May  1 12:47:40 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (183528,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(183529,346492)
GPGPU-Sim uArch: cycles simulated: 530992  inst.: 10825560 (ipc=15.4) sim_rate=41161 (inst/sec) elapsed = 0:0:04:23 / Wed May  1 12:47:41 2019
GPGPU-Sim uArch: cycles simulated: 532992  inst.: 10853208 (ipc=15.3) sim_rate=41110 (inst/sec) elapsed = 0:0:04:24 / Wed May  1 12:47:42 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(71,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (188138,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(188139,346492)
GPGPU-Sim uArch: cycles simulated: 534992  inst.: 10881712 (ipc=15.3) sim_rate=41063 (inst/sec) elapsed = 0:0:04:25 / Wed May  1 12:47:43 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (189387,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(189388,346492)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (190391,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(190392,346492)
GPGPU-Sim uArch: cycles simulated: 536992  inst.: 10908529 (ipc=15.3) sim_rate=41009 (inst/sec) elapsed = 0:0:04:26 / Wed May  1 12:47:44 2019
GPGPU-Sim uArch: cycles simulated: 538992  inst.: 10936035 (ipc=15.3) sim_rate=40958 (inst/sec) elapsed = 0:0:04:27 / Wed May  1 12:47:45 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (193277,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(193278,346492)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(134,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 540992  inst.: 10961845 (ipc=15.3) sim_rate=40902 (inst/sec) elapsed = 0:0:04:28 / Wed May  1 12:47:46 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (195411,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(195412,346492)
GPGPU-Sim uArch: cycles simulated: 542492  inst.: 10984816 (ipc=15.3) sim_rate=40835 (inst/sec) elapsed = 0:0:04:29 / Wed May  1 12:47:47 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (197873,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(197874,346492)
GPGPU-Sim uArch: cycles simulated: 544492  inst.: 11013952 (ipc=15.3) sim_rate=40792 (inst/sec) elapsed = 0:0:04:30 / Wed May  1 12:47:48 2019
GPGPU-Sim uArch: cycles simulated: 546492  inst.: 11040646 (ipc=15.2) sim_rate=40740 (inst/sec) elapsed = 0:0:04:31 / Wed May  1 12:47:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (200065,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(200066,346492)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(122,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 548492  inst.: 11069677 (ipc=15.2) sim_rate=40697 (inst/sec) elapsed = 0:0:04:32 / Wed May  1 12:47:50 2019
GPGPU-Sim uArch: cycles simulated: 550492  inst.: 11103821 (ipc=15.3) sim_rate=40673 (inst/sec) elapsed = 0:0:04:33 / Wed May  1 12:47:51 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (204702,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(204703,346492)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (205274,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(205275,346492)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (205380,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(205381,346492)
GPGPU-Sim uArch: cycles simulated: 552492  inst.: 11138662 (ipc=15.3) sim_rate=40652 (inst/sec) elapsed = 0:0:04:34 / Wed May  1 12:47:52 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (206801,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(206802,346492)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(134,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (207051,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(207052,346492)
GPGPU-Sim uArch: cycles simulated: 553992  inst.: 11160794 (ipc=15.3) sim_rate=40584 (inst/sec) elapsed = 0:0:04:35 / Wed May  1 12:47:53 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (207526,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(207527,346492)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (208543,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(208544,346492)
GPGPU-Sim uArch: cycles simulated: 555992  inst.: 11198963 (ipc=15.3) sim_rate=40575 (inst/sec) elapsed = 0:0:04:36 / Wed May  1 12:47:54 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (210825,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(210826,346492)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (210927,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(210928,346492)
GPGPU-Sim uArch: cycles simulated: 557992  inst.: 11232594 (ipc=15.3) sim_rate=40550 (inst/sec) elapsed = 0:0:04:37 / Wed May  1 12:47:55 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (211832,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(211833,346492)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(132,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (212734,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(212735,346492)
GPGPU-Sim uArch: cycles simulated: 559992  inst.: 11271530 (ipc=15.4) sim_rate=40545 (inst/sec) elapsed = 0:0:04:38 / Wed May  1 12:47:56 2019
GPGPU-Sim uArch: cycles simulated: 561492  inst.: 11292175 (ipc=15.4) sim_rate=40473 (inst/sec) elapsed = 0:0:04:39 / Wed May  1 12:47:57 2019
GPGPU-Sim uArch: cycles simulated: 563492  inst.: 11319902 (ipc=15.3) sim_rate=40428 (inst/sec) elapsed = 0:0:04:40 / Wed May  1 12:47:58 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (217775,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(217776,346492)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(140,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 565492  inst.: 11347947 (ipc=15.3) sim_rate=40384 (inst/sec) elapsed = 0:0:04:41 / Wed May  1 12:47:59 2019
GPGPU-Sim uArch: cycles simulated: 567492  inst.: 11374155 (ipc=15.3) sim_rate=40333 (inst/sec) elapsed = 0:0:04:42 / Wed May  1 12:48:00 2019
GPGPU-Sim uArch: cycles simulated: 569492  inst.: 11398687 (ipc=15.3) sim_rate=40278 (inst/sec) elapsed = 0:0:04:43 / Wed May  1 12:48:01 2019
GPGPU-Sim uArch: cycles simulated: 571492  inst.: 11427062 (ipc=15.3) sim_rate=40236 (inst/sec) elapsed = 0:0:04:44 / Wed May  1 12:48:02 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(120,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 573492  inst.: 11457985 (ipc=15.3) sim_rate=40203 (inst/sec) elapsed = 0:0:04:45 / Wed May  1 12:48:03 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (227010,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(227011,346492)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (227429,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(227430,346492)
GPGPU-Sim uArch: cycles simulated: 575492  inst.: 11490021 (ipc=15.3) sim_rate=40174 (inst/sec) elapsed = 0:0:04:46 / Wed May  1 12:48:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (230655,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(230656,346492)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (230929,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(230930,346492)
GPGPU-Sim uArch: cycles simulated: 577492  inst.: 11523736 (ipc=15.3) sim_rate=40152 (inst/sec) elapsed = 0:0:04:47 / Wed May  1 12:48:05 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(82,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (232115,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(232116,346492)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (232211,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(232212,346492)
GPGPU-Sim uArch: cycles simulated: 579492  inst.: 11553521 (ipc=15.3) sim_rate=40116 (inst/sec) elapsed = 0:0:04:48 / Wed May  1 12:48:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (233150,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(233151,346492)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (234708,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(234709,346492)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (234988,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(234989,346492)
GPGPU-Sim uArch: cycles simulated: 581492  inst.: 11592914 (ipc=15.3) sim_rate=40113 (inst/sec) elapsed = 0:0:04:49 / Wed May  1 12:48:07 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (235211,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(235212,346492)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (235820,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(235821,346492)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (236115,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(236116,346492)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(143,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 583492  inst.: 11634446 (ipc=15.4) sim_rate=40118 (inst/sec) elapsed = 0:0:04:50 / Wed May  1 12:48:08 2019
GPGPU-Sim uArch: cycles simulated: 584992  inst.: 11656447 (ipc=15.4) sim_rate=40056 (inst/sec) elapsed = 0:0:04:51 / Wed May  1 12:48:09 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (238595,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(238596,346492)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (238621,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(238622,346492)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (240418,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(240419,346492)
GPGPU-Sim uArch: cycles simulated: 586992  inst.: 11689489 (ipc=15.4) sim_rate=40032 (inst/sec) elapsed = 0:0:04:52 / Wed May  1 12:48:10 2019
GPGPU-Sim uArch: cycles simulated: 588992  inst.: 11717482 (ipc=15.4) sim_rate=39991 (inst/sec) elapsed = 0:0:04:53 / Wed May  1 12:48:11 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(157,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 590992  inst.: 11741195 (ipc=15.3) sim_rate=39936 (inst/sec) elapsed = 0:0:04:54 / Wed May  1 12:48:12 2019
GPGPU-Sim uArch: cycles simulated: 592992  inst.: 11765832 (ipc=15.3) sim_rate=39884 (inst/sec) elapsed = 0:0:04:55 / Wed May  1 12:48:13 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (247878,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(247879,346492)
GPGPU-Sim uArch: cycles simulated: 594492  inst.: 11787789 (ipc=15.3) sim_rate=39823 (inst/sec) elapsed = 0:0:04:56 / Wed May  1 12:48:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (248034,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(248035,346492)
GPGPU-Sim uArch: cycles simulated: 596492  inst.: 11817726 (ipc=15.3) sim_rate=39790 (inst/sec) elapsed = 0:0:04:57 / Wed May  1 12:48:15 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(97,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (250806,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(250807,346492)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (251919,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(251920,346492)
GPGPU-Sim uArch: cycles simulated: 598492  inst.: 11844523 (ipc=15.3) sim_rate=39746 (inst/sec) elapsed = 0:0:04:58 / Wed May  1 12:48:16 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (252126,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(252127,346492)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (253459,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(253460,346492)
GPGPU-Sim uArch: cycles simulated: 600492  inst.: 11876022 (ipc=15.3) sim_rate=39719 (inst/sec) elapsed = 0:0:04:59 / Wed May  1 12:48:17 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (255062,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(255063,346492)
GPGPU-Sim uArch: cycles simulated: 602492  inst.: 11909815 (ipc=15.3) sim_rate=39699 (inst/sec) elapsed = 0:0:05:00 / Wed May  1 12:48:18 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (256041,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(256042,346492)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(171,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (257843,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(257844,346492)
GPGPU-Sim uArch: cycles simulated: 604492  inst.: 11939146 (ipc=15.3) sim_rate=39664 (inst/sec) elapsed = 0:0:05:01 / Wed May  1 12:48:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (258962,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(258963,346492)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (259270,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(259271,346492)
GPGPU-Sim uArch: cycles simulated: 605992  inst.: 11961453 (ipc=15.3) sim_rate=39607 (inst/sec) elapsed = 0:0:05:02 / Wed May  1 12:48:20 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (260954,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(260955,346492)
GPGPU-Sim uArch: cycles simulated: 607992  inst.: 11987307 (ipc=15.3) sim_rate=39562 (inst/sec) elapsed = 0:0:05:03 / Wed May  1 12:48:21 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (261598,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(261599,346492)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (261641,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(261642,346492)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(168,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 609992  inst.: 12022104 (ipc=15.3) sim_rate=39546 (inst/sec) elapsed = 0:0:05:04 / Wed May  1 12:48:22 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (264688,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(264689,346492)
GPGPU-Sim uArch: cycles simulated: 611992  inst.: 12048382 (ipc=15.3) sim_rate=39502 (inst/sec) elapsed = 0:0:05:05 / Wed May  1 12:48:23 2019
GPGPU-Sim uArch: cycles simulated: 613992  inst.: 12075398 (ipc=15.3) sim_rate=39462 (inst/sec) elapsed = 0:0:05:06 / Wed May  1 12:48:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (268075,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(268076,346492)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (268164,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(268165,346492)
GPGPU-Sim uArch: cycles simulated: 615492  inst.: 12102097 (ipc=15.3) sim_rate=39420 (inst/sec) elapsed = 0:0:05:07 / Wed May  1 12:48:25 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(179,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (269453,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(269454,346492)
GPGPU-Sim uArch: cycles simulated: 617492  inst.: 12131080 (ipc=15.3) sim_rate=39386 (inst/sec) elapsed = 0:0:05:08 / Wed May  1 12:48:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (272118,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(272119,346492)
GPGPU-Sim uArch: cycles simulated: 619492  inst.: 12158722 (ipc=15.3) sim_rate=39348 (inst/sec) elapsed = 0:0:05:09 / Wed May  1 12:48:27 2019
GPGPU-Sim uArch: cycles simulated: 621492  inst.: 12185985 (ipc=15.3) sim_rate=39309 (inst/sec) elapsed = 0:0:05:10 / Wed May  1 12:48:28 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(165,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (276395,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(276396,346492)
GPGPU-Sim uArch: cycles simulated: 623492  inst.: 12211660 (ipc=15.2) sim_rate=39265 (inst/sec) elapsed = 0:0:05:11 / Wed May  1 12:48:29 2019
GPGPU-Sim uArch: cycles simulated: 625492  inst.: 12239195 (ipc=15.2) sim_rate=39228 (inst/sec) elapsed = 0:0:05:12 / Wed May  1 12:48:30 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (279769,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(279770,346492)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (279814,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(279815,346492)
GPGPU-Sim uArch: cycles simulated: 627492  inst.: 12267976 (ipc=15.2) sim_rate=39194 (inst/sec) elapsed = 0:0:05:13 / Wed May  1 12:48:31 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (281506,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(281507,346492)
GPGPU-Sim uArch: cycles simulated: 628992  inst.: 12289231 (ipc=15.2) sim_rate=39137 (inst/sec) elapsed = 0:0:05:14 / Wed May  1 12:48:32 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (282629,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(282630,346492)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(100,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (283088,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(283089,346492)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (283135,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(283136,346492)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (283664,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(283665,346492)
GPGPU-Sim uArch: cycles simulated: 630992  inst.: 12320847 (ipc=15.2) sim_rate=39113 (inst/sec) elapsed = 0:0:05:15 / Wed May  1 12:48:33 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (285934,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(285935,346492)
GPGPU-Sim uArch: cycles simulated: 632992  inst.: 12346183 (ipc=15.2) sim_rate=39070 (inst/sec) elapsed = 0:0:05:16 / Wed May  1 12:48:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (287188,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(287189,346492)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (287731,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(287732,346492)
GPGPU-Sim uArch: cycles simulated: 634992  inst.: 12371096 (ipc=15.2) sim_rate=39025 (inst/sec) elapsed = 0:0:05:17 / Wed May  1 12:48:35 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (288664,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(288665,346492)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (289613,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(289614,346492)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (289952,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(289953,346492)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(197,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 636492  inst.: 12393172 (ipc=15.2) sim_rate=38972 (inst/sec) elapsed = 0:0:05:18 / Wed May  1 12:48:36 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (291477,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(291478,346492)
GPGPU-Sim uArch: cycles simulated: 638492  inst.: 12418364 (ipc=15.2) sim_rate=38929 (inst/sec) elapsed = 0:0:05:19 / Wed May  1 12:48:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (293596,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(293597,346492)
GPGPU-Sim uArch: cycles simulated: 640492  inst.: 12443015 (ipc=15.1) sim_rate=38884 (inst/sec) elapsed = 0:0:05:20 / Wed May  1 12:48:38 2019
GPGPU-Sim uArch: cycles simulated: 641992  inst.: 12463200 (ipc=15.1) sim_rate=38826 (inst/sec) elapsed = 0:0:05:21 / Wed May  1 12:48:39 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (296111,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(296112,346492)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(147,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 643992  inst.: 12489841 (ipc=15.1) sim_rate=38788 (inst/sec) elapsed = 0:0:05:22 / Wed May  1 12:48:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (297681,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(297682,346492)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (298421,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(298422,346492)
GPGPU-Sim uArch: cycles simulated: 645992  inst.: 12521570 (ipc=15.1) sim_rate=38766 (inst/sec) elapsed = 0:0:05:23 / Wed May  1 12:48:41 2019
GPGPU-Sim uArch: cycles simulated: 647992  inst.: 12542434 (ipc=15.1) sim_rate=38711 (inst/sec) elapsed = 0:0:05:24 / Wed May  1 12:48:42 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (303436,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(303437,346492)
GPGPU-Sim uArch: cycles simulated: 649992  inst.: 12564355 (ipc=15.1) sim_rate=38659 (inst/sec) elapsed = 0:0:05:25 / Wed May  1 12:48:43 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (304630,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(304631,346492)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(123,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 651992  inst.: 12591415 (ipc=15.1) sim_rate=38623 (inst/sec) elapsed = 0:0:05:26 / Wed May  1 12:48:44 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (305655,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(305656,346492)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (306146,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(306147,346492)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (306749,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(306750,346492)
GPGPU-Sim uArch: cycles simulated: 653492  inst.: 12613557 (ipc=15.1) sim_rate=38573 (inst/sec) elapsed = 0:0:05:27 / Wed May  1 12:48:45 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (307740,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(307741,346492)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (308666,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(308667,346492)
GPGPU-Sim uArch: cycles simulated: 655492  inst.: 12643140 (ipc=15.1) sim_rate=38546 (inst/sec) elapsed = 0:0:05:28 / Wed May  1 12:48:46 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (310411,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(310412,346492)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (310439,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(310440,346492)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (310535,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(310536,346492)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (310665,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(310666,346492)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (310910,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(310911,346492)
GPGPU-Sim uArch: cycles simulated: 657492  inst.: 12673485 (ipc=15.1) sim_rate=38521 (inst/sec) elapsed = 0:0:05:29 / Wed May  1 12:48:47 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(184,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 659492  inst.: 12699969 (ipc=15.0) sim_rate=38484 (inst/sec) elapsed = 0:0:05:30 / Wed May  1 12:48:48 2019
GPGPU-Sim uArch: cycles simulated: 660992  inst.: 12718864 (ipc=15.0) sim_rate=38425 (inst/sec) elapsed = 0:0:05:31 / Wed May  1 12:48:49 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (314855,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(314856,346492)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (315128,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(315129,346492)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (316058,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(316059,346492)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (316442,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(316443,346492)
GPGPU-Sim uArch: cycles simulated: 662992  inst.: 12745114 (ipc=15.0) sim_rate=38388 (inst/sec) elapsed = 0:0:05:32 / Wed May  1 12:48:50 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (316625,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(316626,346492)
GPGPU-Sim uArch: cycles simulated: 664992  inst.: 12773831 (ipc=15.0) sim_rate=38359 (inst/sec) elapsed = 0:0:05:33 / Wed May  1 12:48:51 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(216,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (318668,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(318669,346492)
GPGPU-Sim uArch: cycles simulated: 666492  inst.: 12795836 (ipc=15.0) sim_rate=38310 (inst/sec) elapsed = 0:0:05:34 / Wed May  1 12:48:52 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (320904,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(320905,346492)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (321894,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(321895,346492)
GPGPU-Sim uArch: cycles simulated: 668492  inst.: 12826625 (ipc=15.0) sim_rate=38288 (inst/sec) elapsed = 0:0:05:35 / Wed May  1 12:48:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (322493,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(322494,346492)
GPGPU-Sim uArch: cycles simulated: 670492  inst.: 12852963 (ipc=15.0) sim_rate=38252 (inst/sec) elapsed = 0:0:05:36 / Wed May  1 12:48:54 2019
GPGPU-Sim uArch: cycles simulated: 671992  inst.: 12869954 (ipc=15.0) sim_rate=38189 (inst/sec) elapsed = 0:0:05:37 / Wed May  1 12:48:55 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(184,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (326078,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(326079,346492)
GPGPU-Sim uArch: cycles simulated: 673992  inst.: 12895965 (ipc=15.0) sim_rate=38153 (inst/sec) elapsed = 0:0:05:38 / Wed May  1 12:48:56 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (327540,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(327541,346492)
GPGPU-Sim uArch: cycles simulated: 675992  inst.: 12923056 (ipc=15.0) sim_rate=38121 (inst/sec) elapsed = 0:0:05:39 / Wed May  1 12:48:57 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (330822,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(330823,346492)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (331348,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(331349,346492)
GPGPU-Sim uArch: cycles simulated: 677992  inst.: 12950958 (ipc=15.0) sim_rate=38091 (inst/sec) elapsed = 0:0:05:40 / Wed May  1 12:48:58 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (332373,346492), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(332374,346492)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(218,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 679492  inst.: 12972951 (ipc=15.0) sim_rate=38043 (inst/sec) elapsed = 0:0:05:41 / Wed May  1 12:48:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (333025,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(333026,346492)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (333556,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(333557,346492)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (333557,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(333558,346492)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (333609,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(333610,346492)
GPGPU-Sim uArch: cycles simulated: 681492  inst.: 13010087 (ipc=15.0) sim_rate=38041 (inst/sec) elapsed = 0:0:05:42 / Wed May  1 12:49:00 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (335318,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(335319,346492)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (335806,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(335807,346492)
GPGPU-Sim uArch: cycles simulated: 682992  inst.: 13033414 (ipc=15.0) sim_rate=37998 (inst/sec) elapsed = 0:0:05:43 / Wed May  1 12:49:01 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (337366,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(337367,346492)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (338359,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(338360,346492)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(174,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 684992  inst.: 13063556 (ipc=15.0) sim_rate=37975 (inst/sec) elapsed = 0:0:05:44 / Wed May  1 12:49:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (338958,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(338959,346492)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (339184,346492), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(339185,346492)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (340094,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(340095,346492)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (340332,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(340333,346492)
GPGPU-Sim uArch: cycles simulated: 686992  inst.: 13100294 (ipc=15.0) sim_rate=37971 (inst/sec) elapsed = 0:0:05:45 / Wed May  1 12:49:03 2019
GPGPU-Sim uArch: cycles simulated: 688492  inst.: 13124630 (ipc=15.0) sim_rate=37932 (inst/sec) elapsed = 0:0:05:46 / Wed May  1 12:49:04 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (342365,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(342366,346492)
GPGPU-Sim uArch: cycles simulated: 690492  inst.: 13153626 (ipc=15.0) sim_rate=37906 (inst/sec) elapsed = 0:0:05:47 / Wed May  1 12:49:05 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(241,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (344822,346492), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(344823,346492)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (345337,346492), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(345338,346492)
GPGPU-Sim uArch: cycles simulated: 692492  inst.: 13186158 (ipc=15.0) sim_rate=37891 (inst/sec) elapsed = 0:0:05:48 / Wed May  1 12:49:06 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (346222,346492), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(346223,346492)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (346990,346492), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(346991,346492)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (347493,346492), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(347494,346492)
GPGPU-Sim uArch: cycles simulated: 693992  inst.: 13209082 (ipc=15.0) sim_rate=37848 (inst/sec) elapsed = 0:0:05:49 / Wed May  1 12:49:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (347708,346492), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(347709,346492)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (348405,346492), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(348406,346492)
GPGPU-Sim uArch: cycles simulated: 695992  inst.: 13243222 (ipc=15.0) sim_rate=37837 (inst/sec) elapsed = 0:0:05:50 / Wed May  1 12:49:08 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(238,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (350650,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(350651,346492)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (350693,346492), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(350694,346492)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (351433,346492), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(351434,346492)
GPGPU-Sim uArch: cycles simulated: 697992  inst.: 13275588 (ipc=15.0) sim_rate=37822 (inst/sec) elapsed = 0:0:05:51 / Wed May  1 12:49:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (352030,346492), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(352031,346492)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (352092,346492), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(352093,346492)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (352951,346492), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(352952,346492)
GPGPU-Sim uArch: cycles simulated: 699492  inst.: 13301056 (ipc=15.0) sim_rate=37787 (inst/sec) elapsed = 0:0:05:52 / Wed May  1 12:49:10 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (353695,346492), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(353696,346492)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (353756,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (354101,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (354997,346492), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 701492  inst.: 13330444 (ipc=15.0) sim_rate=37763 (inst/sec) elapsed = 0:0:05:53 / Wed May  1 12:49:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (356097,346492), 4 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(248,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 703492  inst.: 13353618 (ipc=15.0) sim_rate=37722 (inst/sec) elapsed = 0:0:05:54 / Wed May  1 12:49:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (357062,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (357883,346492), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 705492  inst.: 13379930 (ipc=15.0) sim_rate=37689 (inst/sec) elapsed = 0:0:05:55 / Wed May  1 12:49:13 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (360808,346492), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 707492  inst.: 13402295 (ipc=15.0) sim_rate=37646 (inst/sec) elapsed = 0:0:05:56 / Wed May  1 12:49:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (361110,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (361254,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (361783,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (361905,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (362036,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (362930,346492), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 709492  inst.: 13430183 (ipc=15.0) sim_rate=37619 (inst/sec) elapsed = 0:0:05:57 / Wed May  1 12:49:15 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (363152,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (363414,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (363532,346492), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(252,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (364397,346492), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 711492  inst.: 13453809 (ipc=15.0) sim_rate=37580 (inst/sec) elapsed = 0:0:05:58 / Wed May  1 12:49:16 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (365077,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (365319,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (365603,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (365741,346492), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (366227,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (366362,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (367290,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (367354,346492), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 713992  inst.: 13486598 (ipc=15.0) sim_rate=37567 (inst/sec) elapsed = 0:0:05:59 / Wed May  1 12:49:17 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (367788,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (367811,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (368423,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (368651,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (368778,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (369169,346492), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 715992  inst.: 13507903 (ipc=14.9) sim_rate=37521 (inst/sec) elapsed = 0:0:06:00 / Wed May  1 12:49:18 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (369605,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (369627,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (369746,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (369799,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (369813,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (369847,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (370413,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (370550,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (370731,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (370905,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (370942,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (371330,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (371540,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (371651,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (371759,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (371935,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (371952,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (371985,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (372056,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (372080,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (372099,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (372133,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 718992  inst.: 13536651 (ipc=14.9) sim_rate=37497 (inst/sec) elapsed = 0:0:06:01 / Wed May  1 12:49:19 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (372767,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (372902,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(206,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (373094,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (373188,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373226,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (373266,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (373891,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (373966,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (374046,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (374419,346492), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (374473,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (374580,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (374753,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (374889,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (375002,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (375043,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (375122,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (375570,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (375597,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (375738,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (375760,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (375766,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (376270,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (376288,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (376301,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (376393,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 722992  inst.: 13560289 (ipc=14.8) sim_rate=37459 (inst/sec) elapsed = 0:0:06:02 / Wed May  1 12:49:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (376570,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (376778,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (377108,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (377605,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (377630,346492), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (377897,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (378021,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (378203,346492), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (378738,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (379535,346492), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (379567,346492), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 379568
gpu_sim_insn = 5573006
gpu_ipc =      14.6825
gpu_tot_sim_cycle = 726060
gpu_tot_sim_insn = 13564859
gpu_tot_ipc =      18.6828
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1798537
gpu_stall_icnt2sh    = 4403770
gpu_total_sim_rate=37471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 792191
	L1I_total_cache_misses = 964
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4394
L1D_cache:
	L1D_cache_core[0]: Access = 77252, Miss = 64998, Miss_rate = 0.841, Pending_hits = 4412, Reservation_fails = 580074
	L1D_cache_core[1]: Access = 76794, Miss = 64677, Miss_rate = 0.842, Pending_hits = 4377, Reservation_fails = 580631
	L1D_cache_core[2]: Access = 77790, Miss = 65231, Miss_rate = 0.839, Pending_hits = 4497, Reservation_fails = 579552
	L1D_cache_core[3]: Access = 74542, Miss = 62596, Miss_rate = 0.840, Pending_hits = 4308, Reservation_fails = 566712
	L1D_cache_core[4]: Access = 77378, Miss = 64958, Miss_rate = 0.839, Pending_hits = 4462, Reservation_fails = 584023
	L1D_cache_core[5]: Access = 76621, Miss = 64457, Miss_rate = 0.841, Pending_hits = 4445, Reservation_fails = 574284
	L1D_cache_core[6]: Access = 76277, Miss = 64519, Miss_rate = 0.846, Pending_hits = 4367, Reservation_fails = 579002
	L1D_cache_core[7]: Access = 77673, Miss = 65231, Miss_rate = 0.840, Pending_hits = 4467, Reservation_fails = 578903
	L1D_cache_core[8]: Access = 76778, Miss = 64636, Miss_rate = 0.842, Pending_hits = 4440, Reservation_fails = 572750
	L1D_cache_core[9]: Access = 74859, Miss = 63014, Miss_rate = 0.842, Pending_hits = 4254, Reservation_fails = 566896
	L1D_cache_core[10]: Access = 76447, Miss = 64394, Miss_rate = 0.842, Pending_hits = 4412, Reservation_fails = 576207
	L1D_cache_core[11]: Access = 78388, Miss = 66249, Miss_rate = 0.845, Pending_hits = 4458, Reservation_fails = 588286
	L1D_cache_core[12]: Access = 80405, Miss = 67881, Miss_rate = 0.844, Pending_hits = 4557, Reservation_fails = 591022
	L1D_cache_core[13]: Access = 77890, Miss = 65634, Miss_rate = 0.843, Pending_hits = 4509, Reservation_fails = 585173
	L1D_cache_core[14]: Access = 81440, Miss = 68694, Miss_rate = 0.843, Pending_hits = 4614, Reservation_fails = 589754
	L1D_total_cache_accesses = 1160534
	L1D_total_cache_misses = 977169
	L1D_total_cache_miss_rate = 0.8420
	L1D_total_cache_pending_hits = 66579
	L1D_total_cache_reservation_fails = 8693269
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117851
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3652
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6255616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117371
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2437653
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 791227
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 964
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4394
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1835, 2524, 2589, 2651, 2128, 1817, 2377, 2481, 2761, 2443, 2264, 2271, 1912, 2312, 2198, 2332, 2065, 1879, 2115, 2249, 2467, 1974, 1691, 1871, 2003, 2129, 1898, 2152, 2654, 2158, 2230, 2606, 1507, 1834, 1579, 1445, 1998, 1306, 1415, 2097, 1967, 2124, 1856, 1645, 1917, 1584, 1685, 1651, 
gpgpu_n_tot_thrd_icount = 46921760
gpgpu_n_tot_w_icount = 1466305
gpgpu_n_stall_shd_mem = 9494279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571416
gpgpu_n_mem_write_global = 408364
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1818599
gpgpu_n_store_insn = 664261
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332691
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3652
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3652
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9490627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15864283	W0_Idle:799031	W0_Scoreboard:2800245	W1:355476	W2:165002	W3:108134	W4:77346	W5:61635	W6:53992	W7:47562	W8:43433	W9:40506	W10:36856	W11:35994	W12:30169	W13:25993	W14:23087	W15:19008	W16:17077	W17:14271	W18:14305	W19:12983	W20:11915	W21:12743	W22:12993	W23:12911	W24:13894	W25:11417	W26:9218	W27:7235	W28:4374	W29:1879	W30:525	W31:52	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4571328 {8:571416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16354112 {40:408105,72:83,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77712576 {136:571416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3266912 {8:408364,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2406 
maxdqlatency = 0 
maxmflatency = 4176 
averagemflatency = 401 
max_icnt2mem_latency = 2018 
max_icnt2sh_latency = 725752 
mrq_lat_table:30753 	2716 	883 	3096 	6641 	5304 	2201 	1045 	800 	466 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122399 	673161 	181905 	1946 	380 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66574 	27091 	75935 	315733 	225457 	263707 	5192 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37900 	263327 	252416 	17593 	195 	0 	0 	2 	9 	31 	813 	8957 	17147 	43854 	98691 	166933 	71927 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	1341 	12 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        31        22        21        24        28        32        33        32        32        31        25        33        35        33        34 
dram[1]:        29        30        36        35        24        21        30        30        21        20        28        39        32        32        41        35 
dram[2]:        31        25        54        32        32        32        33        35        30        32        29        25        33        34        45        55 
dram[3]:        29        25        31        33        30        34        28        26        29        24        21        22        32        33        33        34 
dram[4]:        32        30        36        26        27        24        32        32        33        32        22        22        31        36        33        33 
dram[5]:        31        23        45        22        20        22        30        28        19        25        29        31        32        30        32        32 
maximum service time to same row:
dram[0]:     58397     56689     71235     38136     70317     52896     43491     51464     70707     71296     47979     58361     94816    102427     97834     88452 
dram[1]:     58766     73126     70769     50263     70772     73068     39964     47121     42409     63981     67048    105030    102082    100197     75267     90931 
dram[2]:     58024     45340     68059     55526     56272     64915     48571     58543     52978     61572     53454     89645     92459     81428    142280    146878 
dram[3]:     54331     37522     85107     99780     89685     51291     59182     42569     41210     44235     46806     51938     69034     99078     70800     73609 
dram[4]:     61744     67441     56269     79992     71910     63257     73579     64105     79484     59144     37321     45359     92250     92343     68349     97835 
dram[5]:     52454     43935     63152     44956    122153     53844     45847     53823     68172     36607     56584     43058     93984     76397    133284    133528 
average row accesses per activate:
dram[0]:  3.771812  2.995575  3.597701  3.596685  4.261905  3.777778  3.226415  3.939024  4.872000  5.068702  3.629921  3.360544  5.200000  5.514706  8.575000  6.100000 
dram[1]:  4.510345  4.364780  3.868132  3.859459  3.345361  3.235000  3.318584  3.201754  3.323944  3.635897  4.112676  3.244048  4.321429  5.040541  4.975308  6.370968 
dram[2]:  3.558140  3.606936  4.390411  4.328859  4.108527  4.350746  4.781690  4.585714  3.741176  3.484043  2.926471  3.252874  5.347826  5.449275  7.408163  8.452381 
dram[3]:  3.468750  3.214286  4.012048  4.206666  4.149254  4.019608  4.143750  4.012270  3.502618  3.326923  2.934010  3.057471  5.069445  5.803030  7.018868  6.135593 
dram[4]:  4.094594  4.026490  3.790123  4.033333  3.358382  3.818182  3.617143  4.084507  4.503356  4.011494  3.542484  3.874016  5.013889  5.982456  6.471698  8.250000 
dram[5]:  3.340314  3.328639  3.602210  2.949367  3.693252  3.291667  4.727273  4.486842  3.221198  3.383886  3.642857  3.033149  4.782051  4.470588  5.593220  6.200000 
average row locality = 53946/13760 = 3.920494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       410       463       442       459       415       443       512       490       463       494       394       414       329       354       343       366 
dram[1]:       446       466       471       480       466       486       558       547       525       522       442       427       346       349       400       394 
dram[2]:       434       444       451       449       415       441       507       486       490       510       466       463       357       354       360       354 
dram[3]:       455       458       463       441       417       448       505       494       506       523       459       429       341       366       372       362 
dram[4]:       428       431       440       432       437       434       490       447       503       516       429       400       345       330       342       330 
dram[5]:       447       475       470       489       437       465       472       509       520       523       427       436       347       356       330       341 
total reads: 41914
bank skew: 558/329 = 1.70
chip skew: 7325/6734 = 1.09
number of total write accesses:
dram[0]:       152       214       184       192       122       169       172       156       146       170        67        80         9        21         0         0 
dram[1]:       208       228       233       234       183       161       192       183       183       187       142       118        17        24         3         1 
dram[2]:       178       180       190       196       115       142       172       156       146       145       131       103        12        22         3         1 
dram[3]:       211       217       203       190       139       167       158       160       163       169       119       103        24        17         0         0 
dram[4]:       178       177       174       173       144       154       143       133       168       182       113        92        16        11         1         0 
dram[5]:       191       234       182       210       165       167       152       173       179       191        83       113        26        24         0         0 
total reads: 12032
min_bank_accesses = 0!
chip skew: 2297/1854 = 1.24
average mf latency per bank:
dram[0]:       3449      2946      3479      3412      4175      3631      3472      3644      3539      3397      8716      8520     18222     16863     24547     23366
dram[1]:       2995      2954      3128      3254      3564      3748      3292      3505      3176      3248      6756      7889     17130     17370     21220     22660
dram[2]:       3294      3183      3429      3408      4323      4077      3593      3799      3549      3623      6854      7823     16908     17325     23214     24301
dram[3]:       3041      2872      3297      3492      4023      3691      3609      3698      3286      3169      7021      7871     17201     16801     22821     23729
dram[4]:       4333      3409      4705      3710      5186      4021      5008      4130      4447      3219     46988      8873     23253     19307     33506     26426
dram[5]:       3049      2905      3291      3288      3627      3681      3525      3559      3036      3112      8120      7903     16198     17232     25077     25397
maximum mf latency per bank:
dram[0]:       1477      3317      1391      1833      1715      1386      1503      2132      1633      4160      1873      2546      2357      3051      2071      2668
dram[1]:       1095      1579      1321      1130      1352      1339      1313      1435      1225      1217      1182      1429      1114      1309      1179      1221
dram[2]:       2156      1819      3558      2400      2605      1970      2559      2837      2121      2289      2211      2618      2404      3169      2213      2019
dram[3]:       1388      1215      1499      1287      1215      1199      1100      1937       928      2259      1385      1177      1178      1269      1479      1209
dram[4]:       3289      3466      4176      1521      1674      3562      1598      2482      3498      2434      3058      2665      3148      2561      3308      2875
dram[5]:       1284      1737      1926      1170      1045      1447      1056      1401      2606       898      1221      1339      1138      1512      1462      1644

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958394 n_nop=891338 n_act=2157 n_pre=2141 n_req=8645 n_rd=54328 n_write=8430 bw_util=0.131
n_activity=238424 dram_eff=0.5264
bk0: 3280a 936464i bk1: 3704a 926827i bk2: 3536a 932884i bk3: 3672a 925798i bk4: 3320a 934405i bk5: 3544a 932565i bk6: 4096a 927010i bk7: 3920a 921885i bk8: 3704a 933563i bk9: 3952a 927338i bk10: 3152a 938935i bk11: 3312a 935581i bk12: 2632a 942510i bk13: 2832a 939437i bk14: 2744a 943734i bk15: 2928a 940654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.364946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958394 n_nop=884224 n_act=2538 n_pre=2522 n_req=9622 n_rd=58600 n_write=10510 bw_util=0.1442
n_activity=263453 dram_eff=0.5246
bk0: 3568a 933427i bk1: 3728a 929225i bk2: 3768a 927531i bk3: 3840a 928604i bk4: 3728a 929215i bk5: 3888a 928646i bk6: 4464a 924604i bk7: 4376a 923761i bk8: 4200a 930542i bk9: 4176a 928376i bk10: 3536a 934913i bk11: 3416a 933887i bk12: 2768a 943504i bk13: 2792a 941489i bk14: 3200a 943011i bk15: 3152a 942210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.2726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958394 n_nop=889768 n_act=2150 n_pre=2134 n_req=8873 n_rd=55848 n_write=8494 bw_util=0.1343
n_activity=242385 dram_eff=0.5309
bk0: 3472a 933754i bk1: 3552a 931301i bk2: 3608a 929325i bk3: 3592a 927374i bk4: 3320a 934853i bk5: 3528a 931596i bk6: 4056a 927425i bk7: 3888a 925777i bk8: 3920a 933303i bk9: 4080a 928951i bk10: 3728a 930305i bk11: 3704a 930516i bk12: 2856a 941569i bk13: 2832a 940545i bk14: 2880a 944537i bk15: 2832a 944122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.375833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958394 n_nop=888150 n_act=2348 n_pre=2332 n_req=9079 n_rd=56312 n_write=9252 bw_util=0.1368
n_activity=250207 dram_eff=0.5241
bk0: 3640a 931264i bk1: 3664a 929767i bk2: 3704a 931557i bk3: 3528a 930488i bk4: 3336a 933888i bk5: 3584a 932629i bk6: 4040a 927891i bk7: 3952a 926153i bk8: 4048a 928382i bk9: 4184a 924731i bk10: 3672a 933791i bk11: 3432a 934277i bk12: 2728a 943064i bk13: 2928a 941721i bk14: 2976a 943720i bk15: 2896a 943928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.273588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958394 n_nop=891960 n_act=2080 n_pre=2064 n_req=8593 n_rd=53872 n_write=8418 bw_util=0.13
n_activity=239616 dram_eff=0.5199
bk0: 3424a 935198i bk1: 3448a 931155i bk2: 3520a 932918i bk3: 3456a 927931i bk4: 3496a 930690i bk5: 3472a 926893i bk6: 3920a 925256i bk7: 3576a 929796i bk8: 4024a 928218i bk9: 4128a 926592i bk10: 3432a 932778i bk11: 3200a 934457i bk12: 2760a 941700i bk13: 2640a 941925i bk14: 2736a 943363i bk15: 2640a 943479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.382566
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958394 n_nop=887558 n_act=2487 n_pre=2471 n_req=9134 n_rd=56352 n_write=9526 bw_util=0.1375
n_activity=251856 dram_eff=0.5231
bk0: 3576a 931997i bk1: 3800a 923020i bk2: 3760a 926906i bk3: 3912a 927682i bk4: 3496a 928925i bk5: 3720a 930198i bk6: 3776a 927541i bk7: 4072a 925014i bk8: 4160a 925781i bk9: 4184a 924479i bk10: 3416a 937673i bk11: 3488a 933809i bk12: 2776a 942369i bk13: 2848a 939583i bk14: 2640a 944577i bk15: 2728a 943309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.320914

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77575, Miss = 3308, Miss_rate = 0.043, Pending_hits = 25, Reservation_fails = 2021
L2_cache_bank[1]: Access = 78348, Miss = 3483, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 5083
L2_cache_bank[2]: Access = 77842, Miss = 3654, Miss_rate = 0.047, Pending_hits = 28, Reservation_fails = 138
L2_cache_bank[3]: Access = 78861, Miss = 3671, Miss_rate = 0.047, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[4]: Access = 77324, Miss = 3480, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 1167
L2_cache_bank[5]: Access = 78827, Miss = 3501, Miss_rate = 0.044, Pending_hits = 15, Reservation_fails = 5045
L2_cache_bank[6]: Access = 78237, Miss = 3518, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[7]: Access = 78801, Miss = 3521, Miss_rate = 0.045, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 117539, Miss = 3414, Miss_rate = 0.029, Pending_hits = 19, Reservation_fails = 948
L2_cache_bank[9]: Access = 79028, Miss = 3320, Miss_rate = 0.042, Pending_hits = 16, Reservation_fails = 4023
L2_cache_bank[10]: Access = 78216, Miss = 3450, Miss_rate = 0.044, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[11]: Access = 79257, Miss = 3594, Miss_rate = 0.045, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 979855
L2_total_cache_misses = 41914
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 226
L2_total_cache_reservation_fails = 18425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18022
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.294
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3265789
icnt_total_pkts_simt_to_mem=1388830
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.6522
	minimum = 6
	maximum = 1411
Network latency average = 40.6084
	minimum = 6
	maximum = 1411
Slowest packet = 909141
Flit latency average = 27.7812
	minimum = 6
	maximum = 1411
Slowest flit = 2041596
Fragmentation average = 0.102184
	minimum = 0
	maximum = 467
Injected packet rate average = 0.102965
	minimum = 0.0896835 (at node 3)
	maximum = 0.153293 (at node 23)
Accepted packet rate average = 0.102965
	minimum = 0.0896835 (at node 3)
	maximum = 0.153293 (at node 23)
Injected flit rate average = 0.255998
	minimum = 0.120816 (at node 3)
	maximum = 0.452064 (at node 23)
Accepted flit rate average= 0.255998
	minimum = 0.146759 (at node 25)
	maximum = 0.347 (at node 2)
Injected packet length average = 2.48625
Accepted packet length average = 2.48625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.3414 (6 samples)
	minimum = 6 (6 samples)
	maximum = 529.333 (6 samples)
Network latency average = 23.2291 (6 samples)
	minimum = 6 (6 samples)
	maximum = 512 (6 samples)
Flit latency average = 17.6919 (6 samples)
	minimum = 6 (6 samples)
	maximum = 510.667 (6 samples)
Fragmentation average = 0.0385683 (6 samples)
	minimum = 0 (6 samples)
	maximum = 193.333 (6 samples)
Injected packet rate average = 0.0525636 (6 samples)
	minimum = 0.0415696 (6 samples)
	maximum = 0.108174 (6 samples)
Accepted packet rate average = 0.0525636 (6 samples)
	minimum = 0.0415696 (6 samples)
	maximum = 0.108174 (6 samples)
Injected flit rate average = 0.121734 (6 samples)
	minimum = 0.0600041 (6 samples)
	maximum = 0.239047 (6 samples)
Accepted flit rate average = 0.121734 (6 samples)
	minimum = 0.0742073 (6 samples)
	maximum = 0.215031 (6 samples)
Injected packet size average = 2.31594 (6 samples)
Accepted packet size average = 2.31594 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 2 sec (362 sec)
gpgpu_simulation_rate = 37471 (inst/sec)
gpgpu_simulation_rate = 2005 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,726060)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,726060)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,726060)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,726060)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,726060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,726060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,726060)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(80,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 726560  inst.: 13870313 (ipc=610.9) sim_rate=38210 (inst/sec) elapsed = 0:0:06:03 / Wed May  1 12:49:21 2019
GPGPU-Sim uArch: cycles simulated: 728060  inst.: 13889460 (ipc=162.3) sim_rate=38157 (inst/sec) elapsed = 0:0:06:04 / Wed May  1 12:49:22 2019
GPGPU-Sim uArch: cycles simulated: 730060  inst.: 13898240 (ipc=83.3) sim_rate=38077 (inst/sec) elapsed = 0:0:06:05 / Wed May  1 12:49:23 2019
GPGPU-Sim uArch: cycles simulated: 732060  inst.: 13906050 (ipc=56.9) sim_rate=37994 (inst/sec) elapsed = 0:0:06:06 / Wed May  1 12:49:24 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(13,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 733560  inst.: 13919212 (ipc=47.2) sim_rate=37927 (inst/sec) elapsed = 0:0:06:07 / Wed May  1 12:49:25 2019
GPGPU-Sim uArch: cycles simulated: 735560  inst.: 13938643 (ipc=39.3) sim_rate=37876 (inst/sec) elapsed = 0:0:06:08 / Wed May  1 12:49:26 2019
GPGPU-Sim uArch: cycles simulated: 737060  inst.: 13953925 (ipc=35.4) sim_rate=37815 (inst/sec) elapsed = 0:0:06:09 / Wed May  1 12:49:27 2019
GPGPU-Sim uArch: cycles simulated: 739060  inst.: 13974389 (ipc=31.5) sim_rate=37768 (inst/sec) elapsed = 0:0:06:10 / Wed May  1 12:49:28 2019
GPGPU-Sim uArch: cycles simulated: 740560  inst.: 13992363 (ipc=29.5) sim_rate=37715 (inst/sec) elapsed = 0:0:06:11 / Wed May  1 12:49:29 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(50,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 742560  inst.: 14017548 (ipc=27.4) sim_rate=37681 (inst/sec) elapsed = 0:0:06:12 / Wed May  1 12:49:30 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17055,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17056,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17822,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17823,726060)
GPGPU-Sim uArch: cycles simulated: 744060  inst.: 14037631 (ipc=26.3) sim_rate=37634 (inst/sec) elapsed = 0:0:06:13 / Wed May  1 12:49:31 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18264,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18265,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19694,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19695,726060)
GPGPU-Sim uArch: cycles simulated: 746060  inst.: 14068998 (ipc=25.2) sim_rate=37617 (inst/sec) elapsed = 0:0:06:14 / Wed May  1 12:49:32 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20708,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(20709,726060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20929,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20930,726060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20975,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20976,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21313,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21314,726060)
GPGPU-Sim uArch: cycles simulated: 747560  inst.: 14095223 (ipc=24.7) sim_rate=37587 (inst/sec) elapsed = 0:0:06:15 / Wed May  1 12:49:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21512,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21513,726060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21537,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21538,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21545,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21546,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21590,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21591,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21734,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21735,726060)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(102,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21834,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21835,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22451,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22452,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22527,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22528,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23026,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23027,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23056,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23057,726060)
GPGPU-Sim uArch: cycles simulated: 749560  inst.: 14142695 (ipc=24.6) sim_rate=37613 (inst/sec) elapsed = 0:0:06:16 / Wed May  1 12:49:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23775,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23776,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23860,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23861,726060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24417,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24418,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24473,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24474,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24634,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24635,726060)
GPGPU-Sim uArch: cycles simulated: 751060  inst.: 14170432 (ipc=24.2) sim_rate=37587 (inst/sec) elapsed = 0:0:06:17 / Wed May  1 12:49:35 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26458,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26459,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26501,726060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26502,726060)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(96,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26713,726060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(26714,726060)
GPGPU-Sim uArch: cycles simulated: 753060  inst.: 14207363 (ipc=23.8) sim_rate=37585 (inst/sec) elapsed = 0:0:06:18 / Wed May  1 12:49:36 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27006,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27007,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27817,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27818,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28999,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29000,726060)
GPGPU-Sim uArch: cycles simulated: 755060  inst.: 14249646 (ipc=23.6) sim_rate=37598 (inst/sec) elapsed = 0:0:06:19 / Wed May  1 12:49:37 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29028,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29029,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29797,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29798,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (30023,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(30024,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30398,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30399,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30498,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(30499,726060)
GPGPU-Sim uArch: cycles simulated: 756560  inst.: 14292798 (ipc=23.9) sim_rate=37612 (inst/sec) elapsed = 0:0:06:20 / Wed May  1 12:49:38 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(123,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30527,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30528,726060)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30928,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(30929,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31455,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31456,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31784,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31785,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31988,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31989,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32077,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32078,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32194,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32195,726060)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32420,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32421,726060)
GPGPU-Sim uArch: cycles simulated: 758560  inst.: 14352162 (ipc=24.2) sim_rate=37669 (inst/sec) elapsed = 0:0:06:21 / Wed May  1 12:49:39 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32652,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32653,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32696,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32697,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33274,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33275,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33443,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33444,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33497,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33498,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33549,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33550,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33561,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33562,726060)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(108,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33934,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33935,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34018,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34019,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34100,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34101,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34120,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34121,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (34318,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(34319,726060)
GPGPU-Sim uArch: cycles simulated: 760560  inst.: 14420512 (ipc=24.8) sim_rate=37750 (inst/sec) elapsed = 0:0:06:22 / Wed May  1 12:49:40 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (35068,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(35069,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35099,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35100,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35268,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35269,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35342,726060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35343,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35405,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35406,726060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35439,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35440,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35776,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35777,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35812,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35813,726060)
GPGPU-Sim uArch: cycles simulated: 762060  inst.: 14472671 (ipc=25.2) sim_rate=37787 (inst/sec) elapsed = 0:0:06:23 / Wed May  1 12:49:41 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36117,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36118,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36120,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36121,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (36128,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(36129,726060)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(153,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36196,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36197,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36329,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36330,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36338,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36339,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36408,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36409,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36461,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36462,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36484,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36485,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36541,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36542,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36967,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36968,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37017,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37018,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37216,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37217,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37217,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37218,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37363,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37364,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37420,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37421,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37674,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37675,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37788,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37789,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37981,726060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37982,726060)
GPGPU-Sim uArch: cycles simulated: 764060  inst.: 14560232 (ipc=26.2) sim_rate=37917 (inst/sec) elapsed = 0:0:06:24 / Wed May  1 12:49:42 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38063,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38064,726060)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38273,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38274,726060)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(171,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38577,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38578,726060)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (38614,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(38615,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38698,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38699,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38702,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(38703,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38725,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38726,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38778,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38779,726060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38827,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38828,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38905,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38906,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39178,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39179,726060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39249,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39250,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39270,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39271,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39292,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39293,726060)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39311,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39312,726060)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39334,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39335,726060)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39343,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39344,726060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39409,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39410,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39462,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39463,726060)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39478,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39479,726060)
GPGPU-Sim uArch: cycles simulated: 765560  inst.: 14643262 (ipc=27.3) sim_rate=38034 (inst/sec) elapsed = 0:0:06:25 / Wed May  1 12:49:43 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39559,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(39560,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39647,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(39648,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39706,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(39707,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39905,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39906,726060)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(194,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39961,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39962,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40057,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40058,726060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40192,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40193,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40214,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(40215,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40357,726060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40358,726060)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40483,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40484,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40523,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40524,726060)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40632,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40633,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40740,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(40741,726060)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40857,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(40858,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40886,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(40887,726060)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40917,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(40918,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40998,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(40999,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41088,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(41089,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41118,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41119,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41179,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(41180,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41251,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(41252,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41310,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(41311,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41408,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41409,726060)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41443,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41444,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41461,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(41462,726060)
GPGPU-Sim uArch: cycles simulated: 767560  inst.: 14759835 (ipc=28.8) sim_rate=38237 (inst/sec) elapsed = 0:0:06:26 / Wed May  1 12:49:44 2019
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(212,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41545,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(41546,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41600,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(41601,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41624,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(41625,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41719,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(41720,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41786,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(41787,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41869,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(41870,726060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41871,726060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(41872,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41933,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41933,726060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(41934,726060)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(41934,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42004,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(42005,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42021,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(42022,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42029,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(42030,726060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42050,726060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42051,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42054,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42055,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42132,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42133,726060)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42276,726060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42277,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42334,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(42335,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42351,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(42352,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42401,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42402,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42418,726060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42419,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42443,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(42444,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42476,726060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42477,726060)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(233,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42629,726060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(42630,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42647,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42648,726060)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42697,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(42698,726060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42716,726060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42717,726060)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42753,726060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(42754,726060)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42765,726060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42766,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42796,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42796,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(42797,726060)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(42797,726060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42814,726060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(42815,726060)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (42896,726060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(42897,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (42909,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(42910,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42927,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(42928,726060)
GPGPU-Sim uArch: cycles simulated: 769060  inst.: 14901228 (ipc=31.1) sim_rate=38504 (inst/sec) elapsed = 0:0:06:27 / Wed May  1 12:49:45 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (43004,726060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(43005,726060)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43021,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43021,726060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43022,726060)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43022,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43037,726060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(43038,726060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43078,726060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(43079,726060)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43111,726060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(43112,726060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43146,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43147,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (43167,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43218,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43263,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43268,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (43330,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43345,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (43371,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (43379,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (43398,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43418,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (43424,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43430,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43434,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (43454,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43454,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43498,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43538,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (43551,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43605,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43640,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43719,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43730,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (43787,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43832,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (43841,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43857,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (43868,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (43915,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43933,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (44002,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (44003,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (44030,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (44036,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (44041,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (44094,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44111,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44176,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (44198,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (44215,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44229,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44230,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (44250,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44258,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44277,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (44349,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (44426,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (44465,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44500,726060), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44516,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (44524,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (44556,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44565,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44622,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (44627,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (44673,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (44697,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44697,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44709,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (44757,726060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (44804,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44818,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44823,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (44850,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44854,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (44860,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44877,726060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (44908,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (44947,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44963,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45039,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45086,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45128,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45165,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45175,726060), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45184,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45199,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45205,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (45261,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (45300,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45326,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45345,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45370,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45425,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45450,726060), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45456,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45500,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45582,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45994,726060), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 45995
gpu_sim_insn = 1388910
gpu_ipc =      30.1970
gpu_tot_sim_cycle = 772055
gpu_tot_sim_insn = 14953769
gpu_tot_ipc =      19.3688
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1936976
gpu_stall_icnt2sh    = 4703782
gpu_total_sim_rate=38540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 901578
	L1I_total_cache_misses = 964
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4394
L1D_cache:
	L1D_cache_core[0]: Access = 81859, Miss = 68378, Miss_rate = 0.835, Pending_hits = 4613, Reservation_fails = 613738
	L1D_cache_core[1]: Access = 81431, Miss = 68032, Miss_rate = 0.835, Pending_hits = 4598, Reservation_fails = 614323
	L1D_cache_core[2]: Access = 82592, Miss = 68594, Miss_rate = 0.831, Pending_hits = 4700, Reservation_fails = 610590
	L1D_cache_core[3]: Access = 79215, Miss = 65958, Miss_rate = 0.833, Pending_hits = 4514, Reservation_fails = 600857
	L1D_cache_core[4]: Access = 82026, Miss = 68202, Miss_rate = 0.831, Pending_hits = 4668, Reservation_fails = 614627
	L1D_cache_core[5]: Access = 81152, Miss = 67752, Miss_rate = 0.835, Pending_hits = 4650, Reservation_fails = 608661
	L1D_cache_core[6]: Access = 80941, Miss = 67887, Miss_rate = 0.839, Pending_hits = 4582, Reservation_fails = 610328
	L1D_cache_core[7]: Access = 82108, Miss = 68437, Miss_rate = 0.833, Pending_hits = 4649, Reservation_fails = 612515
	L1D_cache_core[8]: Access = 81384, Miss = 67879, Miss_rate = 0.834, Pending_hits = 4628, Reservation_fails = 603881
	L1D_cache_core[9]: Access = 79585, Miss = 66317, Miss_rate = 0.833, Pending_hits = 4440, Reservation_fails = 598807
	L1D_cache_core[10]: Access = 81216, Miss = 67815, Miss_rate = 0.835, Pending_hits = 4599, Reservation_fails = 611097
	L1D_cache_core[11]: Access = 83157, Miss = 69552, Miss_rate = 0.836, Pending_hits = 4680, Reservation_fails = 618233
	L1D_cache_core[12]: Access = 85287, Miss = 71294, Miss_rate = 0.836, Pending_hits = 4767, Reservation_fails = 623326
	L1D_cache_core[13]: Access = 82641, Miss = 68964, Miss_rate = 0.835, Pending_hits = 4746, Reservation_fails = 616074
	L1D_cache_core[14]: Access = 86117, Miss = 72016, Miss_rate = 0.836, Pending_hits = 4811, Reservation_fails = 621899
	L1D_total_cache_accesses = 1230711
	L1D_total_cache_misses = 1027077
	L1D_total_cache_miss_rate = 0.8345
	L1D_total_cache_pending_hits = 69645
	L1D_total_cache_reservation_fails = 9178956
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 127483
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3652
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6735737
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 127003
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2443219
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 900614
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 964
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4394
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2122, 2885, 2895, 3001, 2360, 1969, 2548, 2735, 2972, 2676, 2481, 2537, 2101, 2427, 2442, 2665, 2349, 2138, 2336, 2577, 2778, 2239, 1810, 2177, 2161, 2270, 2156, 2332, 2947, 2495, 2405, 2983, 1617, 2111, 1683, 1593, 2246, 1561, 1618, 2245, 2143, 2272, 2112, 1782, 2043, 1850, 1789, 1884, 
gpgpu_n_tot_thrd_icount = 52866272
gpgpu_n_tot_w_icount = 1652071
gpgpu_n_stall_shd_mem = 10017679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 617412
gpgpu_n_mem_write_global = 412939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1964099
gpgpu_n_store_insn = 678573
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483926
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3652
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3652
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10014027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16702102	W0_Idle:813993	W0_Scoreboard:3119934	W1:419332	W2:193047	W3:124599	W4:90160	W5:71019	W6:60620	W7:52382	W8:47097	W9:42720	W10:38281	W11:37303	W12:30835	W13:26533	W14:23569	W15:19469	W16:17559	W17:14622	W18:14718	W19:13235	W20:12071	W21:12869	W22:13100	W23:13026	W24:13998	W25:11502	W26:9259	W27:7276	W28:4374	W29:1879	W30:525	W31:52	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4939296 {8:617412,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16537112 {40:412680,72:83,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83968032 {136:617412,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303512 {8:412939,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2406 
maxdqlatency = 0 
maxmflatency = 4176 
averagemflatency = 401 
max_icnt2mem_latency = 2018 
max_icnt2sh_latency = 769730 
mrq_lat_table:35842 	2809 	978 	3425 	7392 	6148 	2827 	1531 	1331 	721 	65 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135090 	700616 	191090 	2785 	781 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84227 	29978 	79942 	325186 	235375 	269684 	5820 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41934 	289155 	268050 	18092 	196 	0 	0 	2 	9 	31 	813 	8957 	17147 	43854 	98691 	166933 	76502 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	103 	1409 	18 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        31        22        21        24        28        32        33        32        32        31        25        33        35        33        34 
dram[1]:        29        30        51        35        24        21        30        30        21        20        28        39        32        32        41        35 
dram[2]:        31        25        54        32        32        32        33        35        30        32        29        25        33        34        45        55 
dram[3]:        29        25        31        33        30        34        28        26        29        24        21        22        32        33        33        34 
dram[4]:        32        30        36        26        27        24        32        32        33        32        22        22        31        36        33        33 
dram[5]:        31        23        45        22        20        22        30        28        19        25        29        31        32        30        32        32 
maximum service time to same row:
dram[0]:     58397     56689     71235     38136     70317     52896     43491     51464     70707     71296     47979     58361     94816    102427     97834     88452 
dram[1]:     58766     73126     70769     50263     70772     73068     39964     47121     42409     63981     67048    105030    102082    100197     75267     90931 
dram[2]:     58024     45340     68059     55526     56272     64915     48571     58543     52978     61572     53454     89645     92459     81428    142280    146878 
dram[3]:     54331     37522     85107     99780     89685     51291     59182     42569     41210     44235     46806     51938     69034     99078     70800     73609 
dram[4]:     61744     67441     56269     79992     71910     63257     73579     64105     79484     59144     37321     45359     92250     92343     68349     97835 
dram[5]:     52454     43935     63152     44956    122153     53844     45847     53823     68172     36607     56584     43058     93984     76397    133284    133528 
average row accesses per activate:
dram[0]:  3.642458  2.996047  3.461539  3.502304  4.204082  3.788889  3.419214  4.100559  4.547771  4.642424  3.289017  3.129534  4.567010  4.495327  7.263158  5.973333 
dram[1]:  4.304598  4.061856  3.657408  3.831731  3.271493  3.226667  3.406504  3.282869  3.302905  3.404255  3.883978  3.245000  3.932203  4.580952  5.085106  6.293334 
dram[2]:  3.400966  3.517241  4.198864  4.218391  4.248175  4.258065  4.529412  4.687898  3.620690  3.568720  2.888430  3.076576  4.366071  4.513762  6.183099  7.767857 
dram[3]:  3.372807  3.253165  3.889447  3.896739  4.000000  3.845304  4.076503  4.133333  3.459091  3.292373  2.851240  2.972973  4.345133  5.060606  6.863636  6.470588 
dram[4]:  4.091429  4.163743  3.675258  3.671875  3.335000  3.834286  3.780105  4.117284  4.477012  4.076923  3.362245  3.465909  4.032787  4.914894  6.822581  8.446809 
dram[5]:  3.313636  3.244000  3.414747  2.878572  3.602094  3.304545  4.810811  4.435028  3.175299  3.270492  3.349462  2.960000  4.066667  3.984127  6.156250  6.677419 
average row locality = 63073/16526 = 3.816592
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       481       529       516       533       486       507       597       568       542       570       480       500       420       444       414       448 
dram[1]:       522       540       534       541       529       556       633       631       592       593       538       512       430       446       475       471 
dram[2]:       506       509       519       510       465       509       580       565       563       583       553       556       461       457       436       434 
dram[3]:       535       534       544       508       476       519       575       577       577       587       547       530       454       466       453       440 
dram[4]:       512       511       514       504       514       505       568       520       585       590       521       494       457       436       422       397 
dram[5]:       515       553       538       565       511       549       552       593       598       587       519       529       448       462       394       414 
total reads: 49483
bank skew: 633/394 = 1.61
chip skew: 8543/8035 = 1.06
number of total write accesses:
dram[0]:       171       229       204       227       132       175       186       166       172       196        89       104        23        37         0         0 
dram[1]:       227       248       256       256       194       170       205       193       204       207       165       137        34        35         3         1 
dram[2]:       198       205       220       224       117       151       190       171       172       170       146       127        28        35         3         1 
dram[3]:       234       237       230       209       148       177       171       167       184       190       143       130        37        35         0         0 
dram[4]:       204       201       199       201       153       166       154       147       194       205       138       116        35        26         1         0 
dram[5]:       214       258       203       241       177       178       160       192       199       211       104       137        40        40         0         0 
total reads: 13590
min_bank_accesses = 0!
chip skew: 2535/2111 = 1.20
average mf latency per bank:
dram[0]:       3114      2755      3156      3035      3746      3398      3148      3332      3173      3085      7385      7257     14654     13854     21912     20469
dram[1]:       2745      2710      2867      3006      3273      3435      3041      3209      2907      2972      5817      6840     14143     14210     19469     20348
dram[2]:       2991      2888      3100      3100      4010      3698      3274      3440      3236      3291      6096      6766     13471     13993     20610     21181
dram[3]:       2746      2633      2962      3188      3682      3379      3311      3377      2985      2901      6098      6616     13512     13756     20276     21388
dram[4]:       3911      3107      4243      3314      4689      3661      4572      3737      4030      2983     39525      7471     18243     15158     29530     23776
dram[5]:       2771      2655      3003      2957      3267      3295      3196      3205      2743      2866      6859      6722     12984     13782     22473     22462
maximum mf latency per bank:
dram[0]:       2518      3317      3439      2350      2619      2667      1896      2329      2564      4160      2677      2546      2577      3448      2152      2732
dram[1]:       1474      1579      1321      1153      1596      1339      1569      1435      1285      1971      1182      1429      1350      1309      1179      1221
dram[2]:       2156      2119      3558      2997      2605      1977      2559      2837      2268      2382      3180      2720      2810      3169      2213      2378
dram[3]:       1388      1215      1499      1287      1215      1199      1436      1937       928      2259      1411      1316      1178      1269      1479      1209
dram[4]:       3801      3466      4176      2549      2362      3562      3001      2482      3498      2569      3268      2665      3564      2718      3308      2875
dram[5]:       1803      1737      1926      1170      1045      1447      1564      1433      2606      1401      1221      1339      1522      1512      1535      1644

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019107 n_nop=939371 n_act=2616 n_pre=2600 n_req=10146 n_rd=64280 n_write=10240 bw_util=0.1462
n_activity=276979 dram_eff=0.5381
bk0: 3848a 989393i bk1: 4232a 983072i bk2: 4128a 984279i bk3: 4264a 975520i bk4: 3888a 988930i bk5: 4056a 986258i bk6: 4776a 979967i bk7: 4544a 976190i bk8: 4336a 983988i bk9: 4560a 979175i bk10: 3840a 989730i bk11: 4000a 987206i bk12: 3360a 994796i bk13: 3552a 991000i bk14: 3312a 1000280i bk15: 3584a 996896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.500486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019107 n_nop=932625 n_act=2984 n_pre=2968 n_req=11078 n_rd=68344 n_write=12186 bw_util=0.158
n_activity=300376 dram_eff=0.5362
bk0: 4176a 988696i bk1: 4320a 984668i bk2: 4272a 981389i bk3: 4328a 983298i bk4: 4232a 984062i bk5: 4448a 984957i bk6: 5064a 980231i bk7: 5048a 976897i bk8: 4736a 983130i bk9: 4744a 981199i bk10: 4304a 988468i bk11: 4096a 988256i bk12: 3440a 997022i bk13: 3568a 995445i bk14: 3800a 999393i bk15: 3768a 998722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.341469
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019107 n_nop=937829 n_act=2605 n_pre=2589 n_req=10364 n_rd=65648 n_write=10436 bw_util=0.1493
n_activity=280113 dram_eff=0.5432
bk0: 4048a 988419i bk1: 4072a 982098i bk2: 4152a 982059i bk3: 4080a 978159i bk4: 3720a 993398i bk5: 4072a 987408i bk6: 4640a 978766i bk7: 4520a 978111i bk8: 4504a 983509i bk9: 4664a 982061i bk10: 4424a 983558i bk11: 4448a 982757i bk12: 3688a 992111i bk13: 3656a 992572i bk14: 3488a 1000384i bk15: 3472a 999654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.511523
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019107 n_nop=935933 n_act=2814 n_pre=2798 n_req=10614 n_rd=66576 n_write=10986 bw_util=0.1522
n_activity=288869 dram_eff=0.537
bk0: 4280a 983321i bk1: 4272a 982832i bk2: 4352a 983435i bk3: 4064a 984651i bk4: 3808a 990459i bk5: 4152a 989015i bk6: 4600a 983324i bk7: 4616a 980886i bk8: 4616a 982594i bk9: 4696a 978629i bk10: 4376a 986478i bk11: 4240a 986555i bk12: 3632a 994920i bk13: 3728a 993830i bk14: 3624a 998966i bk15: 3520a 1000247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.360635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019107 n_nop=939263 n_act=2526 n_pre=2510 n_req=10190 n_rd=64400 n_write=10408 bw_util=0.1468
n_activity=278963 dram_eff=0.5363
bk0: 4096a 986562i bk1: 4088a 982369i bk2: 4112a 985494i bk3: 4032a 979235i bk4: 4112a 985766i bk5: 4040a 981606i bk6: 4544a 978649i bk7: 4160a 984050i bk8: 4680a 979506i bk9: 4720a 978091i bk10: 4168a 984754i bk11: 3952a 987049i bk12: 3656a 992261i bk13: 3488a 994142i bk14: 3376a 999516i bk15: 3176a 999602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.527654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019107 n_nop=935213 n_act=2981 n_pre=2965 n_req=10681 n_rd=66616 n_write=11332 bw_util=0.153
n_activity=290666 dram_eff=0.5363
bk0: 4120a 985293i bk1: 4424a 974910i bk2: 4304a 979584i bk3: 4520a 978886i bk4: 4088a 985149i bk5: 4392a 986175i bk6: 4416a 981406i bk7: 4744a 977106i bk8: 4784a 979933i bk9: 4696a 977637i bk10: 4152a 992043i bk11: 4232a 986062i bk12: 3584a 994923i bk13: 3696a 992194i bk14: 3152a 1000707i bk15: 3312a 998044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.409262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81704, Miss = 3936, Miss_rate = 0.048, Pending_hits = 25, Reservation_fails = 2376
L2_cache_bank[1]: Access = 82407, Miss = 4099, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 6585
L2_cache_bank[2]: Access = 81955, Miss = 4253, Miss_rate = 0.052, Pending_hits = 29, Reservation_fails = 138
L2_cache_bank[3]: Access = 83025, Miss = 4290, Miss_rate = 0.052, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[4]: Access = 81383, Miss = 4083, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1900
L2_cache_bank[5]: Access = 82897, Miss = 4123, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 5883
L2_cache_bank[6]: Access = 82499, Miss = 4161, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[7]: Access = 83191, Miss = 4161, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 122320, Miss = 4093, Miss_rate = 0.033, Pending_hits = 20, Reservation_fails = 2769
L2_cache_bank[9]: Access = 83332, Miss = 3957, Miss_rate = 0.047, Pending_hits = 16, Reservation_fails = 5895
L2_cache_bank[10]: Access = 82263, Miss = 4075, Miss_rate = 0.050, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[11]: Access = 83450, Miss = 4252, Miss_rate = 0.051, Pending_hits = 25, Reservation_fails = 0
L2_total_cache_accesses = 1030426
L2_total_cache_misses = 49483
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 229
L2_total_cache_reservation_fails = 25546
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 574906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25143
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6999
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3500344
icnt_total_pkts_simt_to_mem=1443976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.3491
	minimum = 6
	maximum = 1264
Network latency average = 34.3802
	minimum = 6
	maximum = 1264
Slowest packet = 1963848
Flit latency average = 21.2637
	minimum = 6
	maximum = 1264
Slowest flit = 4663517
Fragmentation average = 0.0459255
	minimum = 0
	maximum = 701
Injected packet rate average = 0.0814436
	minimum = 0.0706599 (at node 7)
	maximum = 0.103946 (at node 23)
Accepted packet rate average = 0.0814436
	minimum = 0.0706599 (at node 7)
	maximum = 0.103946 (at node 23)
Injected flit rate average = 0.233279
	minimum = 0.076791 (at node 7)
	maximum = 0.449288 (at node 23)
Accepted flit rate average= 0.233279
	minimum = 0.0952712 (at node 19)
	maximum = 0.352321 (at node 10)
Injected packet length average = 2.8643
Accepted packet length average = 2.8643
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.1997 (7 samples)
	minimum = 6 (7 samples)
	maximum = 634.286 (7 samples)
Network latency average = 24.8222 (7 samples)
	minimum = 6 (7 samples)
	maximum = 619.429 (7 samples)
Flit latency average = 18.2022 (7 samples)
	minimum = 6 (7 samples)
	maximum = 618.286 (7 samples)
Fragmentation average = 0.0396193 (7 samples)
	minimum = 0 (7 samples)
	maximum = 265.857 (7 samples)
Injected packet rate average = 0.0566893 (7 samples)
	minimum = 0.0457253 (7 samples)
	maximum = 0.10757 (7 samples)
Accepted packet rate average = 0.0566893 (7 samples)
	minimum = 0.0457253 (7 samples)
	maximum = 0.10757 (7 samples)
Injected flit rate average = 0.137669 (7 samples)
	minimum = 0.0624023 (7 samples)
	maximum = 0.269081 (7 samples)
Accepted flit rate average = 0.137669 (7 samples)
	minimum = 0.0772164 (7 samples)
	maximum = 0.234644 (7 samples)
Injected packet size average = 2.42849 (7 samples)
Accepted packet size average = 2.42849 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 28 sec (388 sec)
gpgpu_simulation_rate = 38540 (inst/sec)
gpgpu_simulation_rate = 1989 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,772055)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,772055)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,772055)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,772055)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,772055)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,772055)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,772055)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(50,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(53,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (410,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(411,772055)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(79,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (487,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(488,772055)
GPGPU-Sim uArch: cycles simulated: 772555  inst.: 15225512 (ipc=543.5) sim_rate=39241 (inst/sec) elapsed = 0:0:06:28 / Wed May  1 12:49:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (515,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(516,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (527,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(528,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (530,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(531,772055)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (532,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (532,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(533,772055)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(533,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (534,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(535,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (538,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(539,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (549,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(550,772055)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (557,772055), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(558,772055)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (558,772055), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(559,772055)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (566,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(567,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (567,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(568,772055)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (570,772055), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(571,772055)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (599,772055), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(600,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (602,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(603,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (610,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(611,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (618,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(619,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (622,772055), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(623,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (623,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(624,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (643,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (643,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(644,772055)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(644,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (660,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (660,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(661,772055)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(661,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (664,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(665,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (695,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(696,772055)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(29,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (703,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(704,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (723,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(724,772055)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (733,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (733,772055), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(734,772055)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(734,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (738,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(739,772055)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (753,772055), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(754,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (772,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(773,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (773,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(774,772055)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (785,772055), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(786,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (787,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(788,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (794,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(795,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (796,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(797,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (803,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(804,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (807,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(808,772055)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (811,772055), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(812,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (814,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(815,772055)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (823,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(824,772055)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (827,772055), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(828,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (876,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(877,772055)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (883,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(884,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (888,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(889,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (895,772055), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(896,772055)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(129,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (913,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(914,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (914,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(915,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (929,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(930,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (937,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(938,772055)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (945,772055), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(946,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (952,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(953,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (967,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(968,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (978,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(979,772055)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (982,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(983,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (986,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(987,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (992,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(993,772055)
GPGPU-Sim uArch: cycles simulated: 773055  inst.: 15448111 (ipc=494.3) sim_rate=39712 (inst/sec) elapsed = 0:0:06:29 / Wed May  1 12:49:47 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1004,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1004,772055), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1005,772055)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1005,772055)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1009,772055), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1010,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1031,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1032,772055)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1033,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1033,772055), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1034,772055)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1034,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1057,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1058,772055)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1060,772055), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1061,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1064,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1065,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1066,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1067,772055)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1077,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1077,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1078,772055)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1078,772055)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1088,772055), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1089,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1091,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1092,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1094,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1095,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1099,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1100,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1112,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1113,772055)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(157,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1135,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1136,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1147,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1148,772055)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1162,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1163,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1167,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1168,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1171,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1171,772055), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1172,772055)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1172,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1174,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1175,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1180,772055), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1181,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1186,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1187,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1200,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1201,772055)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1205,772055), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1206,772055)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1207,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1208,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1227,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1228,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1234,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1235,772055)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1241,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1242,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1243,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1244,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1255,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1256,772055)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1262,772055), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1263,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1264,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1265,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1267,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1268,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1274,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1275,772055)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1290,772055), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1291,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1298,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1300,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1301,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1311,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1311,772055), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1312,772055)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1312,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1316,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1317,772055)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(184,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1333,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1334,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1337,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1342,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1343,772055)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1343,772055), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1344,772055)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1345,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1346,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1350,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1351,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1351,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1352,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1368,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1369,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1400,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1401,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1404,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1405,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1413,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1414,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1419,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1420,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1425,772055), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1426,772055)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1430,772055), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1431,772055)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1432,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1433,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1443,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1444,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1446,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1447,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1458,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1459,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1471,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1471,772055), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1472,772055)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1472,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1482,772055), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1483,772055)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1490,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1491,772055)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1495,772055), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1496,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1497,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1498,772055)
GPGPU-Sim uArch: cycles simulated: 773555  inst.: 15681117 (ipc=484.9) sim_rate=40207 (inst/sec) elapsed = 0:0:06:30 / Wed May  1 12:49:48 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1504,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1505,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1507,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1508,772055)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1516,772055), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1517,772055)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(213,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1523,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1524,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1526,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1527,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1534,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1535,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1541,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1542,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1543,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1544,772055)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1551,772055), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1552,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1559,772055), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1560,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1565,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1566,772055)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1567,772055), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1568,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1581,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1581,772055), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1582,772055)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1583,772055)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1584,772055), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1585,772055)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1586,772055), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1587,772055)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1598,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1599,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1610,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1611,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1611,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1612,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1616,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1617,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1617,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1618,772055)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1626,772055), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1627,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1634,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1635,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1647,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1648,772055)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1651,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1651,772055), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1652,772055)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1653,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1667,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1668,772055)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1672,772055), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1673,772055)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1679,772055), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1680,772055)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1688,772055), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1689,772055)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1690,772055), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1691,772055)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(243,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1693,772055), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1694,772055)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1703,772055), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1704,772055)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1710,772055), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1711,772055)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1716,772055), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1717,772055)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1717,772055), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1718,772055)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1723,772055), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1724,772055)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1727,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1748,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1757,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1759,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1762,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1769,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1769,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1769,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1770,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1776,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1779,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1780,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1781,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1787,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1812,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1815,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1817,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1819,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1825,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1831,772055), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1833,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1835,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1841,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1846,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1847,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1849,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1851,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1859,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1863,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1864,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1867,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1874,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1878,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1881,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1889,772055), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1890,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1901,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1903,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1936,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1938,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1941,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1947,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1954,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1955,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1965,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1965,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1972,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1978,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1981,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1982,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1985,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1988,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2000,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2004,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2008,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2015,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2054,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2054,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2065,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2105,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2122,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2126,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2129,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2143,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2155,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2160,772055), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2160,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2202,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2202,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2212,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2220,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2251,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2307,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2332,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2370,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2409,772055), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2411,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2523,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2634,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2650,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2672,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2728,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2741,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2804,772055), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2892,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3026,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3060,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3114,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3272,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3403,772055), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3404
gpu_sim_insn = 924729
gpu_ipc =     271.6595
gpu_tot_sim_cycle = 775459
gpu_tot_sim_insn = 15878498
gpu_tot_ipc =      20.4763
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1936976
gpu_stall_icnt2sh    = 4704018
gpu_total_sim_rate=40714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 923447
	L1I_total_cache_misses = 964
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4394
L1D_cache:
	L1D_cache_core[0]: Access = 82055, Miss = 68435, Miss_rate = 0.834, Pending_hits = 4740, Reservation_fails = 613738
	L1D_cache_core[1]: Access = 81641, Miss = 68090, Miss_rate = 0.834, Pending_hits = 4742, Reservation_fails = 614323
	L1D_cache_core[2]: Access = 82832, Miss = 68677, Miss_rate = 0.829, Pending_hits = 4832, Reservation_fails = 610590
	L1D_cache_core[3]: Access = 79435, Miss = 66048, Miss_rate = 0.831, Pending_hits = 4592, Reservation_fails = 600857
	L1D_cache_core[4]: Access = 82268, Miss = 68285, Miss_rate = 0.830, Pending_hits = 4788, Reservation_fails = 614627
	L1D_cache_core[5]: Access = 81376, Miss = 67846, Miss_rate = 0.834, Pending_hits = 4722, Reservation_fails = 608661
	L1D_cache_core[6]: Access = 81121, Miss = 67942, Miss_rate = 0.838, Pending_hits = 4678, Reservation_fails = 610328
	L1D_cache_core[7]: Access = 82284, Miss = 68498, Miss_rate = 0.832, Pending_hits = 4727, Reservation_fails = 612515
	L1D_cache_core[8]: Access = 81658, Miss = 67981, Miss_rate = 0.833, Pending_hits = 4749, Reservation_fails = 603881
	L1D_cache_core[9]: Access = 79771, Miss = 66395, Miss_rate = 0.832, Pending_hits = 4512, Reservation_fails = 598807
	L1D_cache_core[10]: Access = 81426, Miss = 67883, Miss_rate = 0.834, Pending_hits = 4719, Reservation_fails = 611097
	L1D_cache_core[11]: Access = 83399, Miss = 69644, Miss_rate = 0.835, Pending_hits = 4770, Reservation_fails = 618233
	L1D_cache_core[12]: Access = 85525, Miss = 71376, Miss_rate = 0.835, Pending_hits = 4887, Reservation_fails = 623326
	L1D_cache_core[13]: Access = 82953, Miss = 69113, Miss_rate = 0.833, Pending_hits = 4820, Reservation_fails = 616074
	L1D_cache_core[14]: Access = 86367, Miss = 72117, Miss_rate = 0.835, Pending_hits = 4904, Reservation_fails = 621899
	L1D_total_cache_accesses = 1234111
	L1D_total_cache_misses = 1028330
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 71182
	L1D_total_cache_reservation_fails = 9178956
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 131852
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3652
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6735737
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131372
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2443219
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 922483
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 964
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4394
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2197, 2960, 2970, 3076, 2435, 2044, 2623, 2810, 3047, 2751, 2556, 2612, 2176, 2502, 2517, 2740, 2439, 2228, 2426, 2667, 2868, 2329, 1900, 2267, 2176, 2285, 2171, 2410, 2962, 2510, 2420, 2998, 1677, 2141, 1713, 1623, 2276, 1591, 1648, 2275, 2225, 2302, 2142, 1812, 2073, 1880, 1819, 1914, 
gpgpu_n_tot_thrd_icount = 54040864
gpgpu_n_tot_w_icount = 1688777
gpgpu_n_stall_shd_mem = 10017893
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618563
gpgpu_n_mem_write_global = 413121
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2030845
gpgpu_n_store_insn = 678801
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615340
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3652
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3652
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10014241
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16702892	W0_Idle:822357	W0_Scoreboard:3155466	W1:424093	W2:194020	W3:124747	W4:90264	W5:71019	W6:60620	W7:52382	W8:47097	W9:42720	W10:38281	W11:37303	W12:30835	W13:26533	W14:23569	W15:19469	W16:17559	W17:14622	W18:14718	W19:13235	W20:12071	W21:12869	W22:13100	W23:13026	W24:13998	W25:11502	W26:9259	W27:7276	W28:4374	W29:1879	W30:525	W31:52	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4948504 {8:618563,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16544392 {40:412862,72:83,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84124568 {136:618563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304968 {8:413121,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2406 
maxdqlatency = 0 
maxmflatency = 4176 
averagemflatency = 401 
max_icnt2mem_latency = 2018 
max_icnt2sh_latency = 773679 
mrq_lat_table:35923 	2810 	980 	3433 	7401 	6163 	2852 	1571 	1338 	721 	65 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136243 	700782 	191104 	2785 	781 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85553 	29985 	79942 	325186 	235375 	269684 	5820 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42710 	289508 	268072 	18092 	196 	0 	0 	2 	9 	31 	813 	8957 	17147 	43854 	98691 	166933 	76684 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	1409 	18 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        31        22        21        24        28        32        33        32        32        31        25        33        35        33        34 
dram[1]:        29        30        51        35        24        21        30        30        21        20        28        39        32        32        41        35 
dram[2]:        31        25        54        32        32        32        33        35        30        32        29        25        33        34        45        55 
dram[3]:        29        25        31        33        30        34        28        26        29        24        21        22        32        33        33        34 
dram[4]:        32        30        36        26        27        24        32        32        33        32        22        22        31        36        33        33 
dram[5]:        31        23        45        22        20        22        30        28        19        25        29        31        32        30        32        32 
maximum service time to same row:
dram[0]:     58397     56689     71235     38136     70317     52896     43491     51464     70707     71296     47979     58361     94816    102427     97834     88452 
dram[1]:     58766     73126     70769     50263     70772     73068     39964     47121     42409     63981     67048    105030    102082    100197     75267     90931 
dram[2]:     58024     45340     68059     55526     56272     64915     48571     58543     52978     61572     53454     89645     92459     81428    142280    146878 
dram[3]:     54331     37522     85107     99780     89685     51291     59182     42569     41210     44235     46806     51938     69034     99078     70800     73609 
dram[4]:     61744     67441     56269     79992     71910     63257     73579     64105     79484     59144     37321     45359     92250     92343     68349     97835 
dram[5]:     52454     43935     63152     44956    122153     53844     45847     53823     68172     36607     56584     43058     93984     76397    133284    133528 
average row accesses per activate:
dram[0]:  3.642458  2.996047  3.461539  3.506912  4.204082  3.773481  3.419214  4.083333  4.547771  4.642424  3.316092  3.175258  4.567010  4.472222  7.263158  5.973333 
dram[1]:  4.304598  4.061856  3.657408  3.818182  3.271493  3.226667  3.406504  3.282869  3.302905  3.398305  3.875000  3.272277  3.932203  4.580952  5.085106  6.293334 
dram[2]:  3.400966  3.504902  4.204545  4.218391  4.248175  4.258065  4.508772  4.641510  3.612745  3.568720  2.881633  3.089286  4.345133  4.490909  6.183099  7.649123 
dram[3]:  3.372807  3.253165  3.889447  3.850267  3.980892  3.845304  4.076503  4.098901  3.447964  3.286920  2.865306  3.017857  4.345133  5.020000  6.863636  6.391304 
dram[4]:  4.091429  4.145349  3.647959  3.663213  3.335000  3.834286  3.780105  4.117284  4.462857  4.061224  3.388889  3.519774  4.032787  4.833333  6.822581  8.312500 
dram[5]:  3.303167  3.235060  3.414747  2.871886  3.602094  3.304545  4.760000  4.421348  3.166667  3.261225  3.403226  2.978070  4.066667  3.984127  6.156250  6.603175 
average row locality = 63261/16590 = 3.813201
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       481       529       516       533       486       508       597       569       542       570       488       512       420       446       414       448 
dram[1]:       522       540       534       541       529       556       633       631       592       595       548       524       430       446       475       471 
dram[2]:       506       510       519       510       465       509       581       567       565       583       560       565       463       459       436       435 
dram[3]:       535       534       544       509       477       519       575       579       578       589       559       546       454       467       453       441 
dram[4]:       512       512       515       504       514       505       568       520       587       591       533       507       457       438       422       399 
dram[5]:       516       554       538       566       511       549       554       595       599       588       529       542       448       462       394       416 
total reads: 49663
bank skew: 633/394 = 1.61
chip skew: 8567/8059 = 1.06
number of total write accesses:
dram[0]:       171       229       204       228       132       175       186       166       172       196        89       104        23        37         0         0 
dram[1]:       227       248       256       257       194       170       205       193       204       207       165       137        34        35         3         1 
dram[2]:       198       205       221       224       117       151       190       171       172       170       146       127        28        35         3         1 
dram[3]:       234       237       230       211       148       177       171       167       184       190       143       130        37        35         0         0 
dram[4]:       204       201       200       203       153       166       154       147       194       205       138       116        35        26         1         0 
dram[5]:       214       258       203       241       177       178       160       192       199       211       104       137        40        40         0         0 
total reads: 13598
min_bank_accesses = 0!
chip skew: 2536/2112 = 1.20
average mf latency per bank:
dram[0]:       3114      2755      3157      3031      3746      3394      3148      3328      3174      3086      7292      7129     14668     13813     21924     20475
dram[1]:       2745      2710      2867      3002      3273      3435      3041      3209      2908      2966      5744      6728     14156     14222     19477     20355
dram[2]:       2991      2884      3096      3100      4010      3698      3270      3432      3228      3291      6043      6689     13428     13951     20617     21144
dram[3]:       2746      2634      2962      3175      3677      3379      3311      3369      2982      2895      6005      6474     13523     13741     20284     21350
dram[4]:       3912      3104      4231      3305      4689      3662      4572      3738      4020      2980     38829      7330     18256     15107     29537     23669
dram[5]:       2768      2653      3004      2954      3267      3295      3188      3198      2741      2864      6762      6606     12998     13795     22484     22364
maximum mf latency per bank:
dram[0]:       2518      3317      3439      2350      2619      2667      1896      2329      2564      4160      2677      2546      2577      3448      2152      2732
dram[1]:       1474      1579      1321      1153      1596      1339      1569      1435      1285      1971      1182      1429      1350      1309      1179      1221
dram[2]:       2156      2119      3558      2997      2605      1977      2559      2837      2268      2382      3180      2720      2810      3169      2213      2378
dram[3]:       1388      1215      1499      1287      1215      1199      1436      1937       928      2259      1411      1316      1178      1269      1479      1209
dram[4]:       3801      3466      4176      2549      2362      3562      3001      2482      3498      2569      3268      2665      3564      2718      3308      2875
dram[5]:       1803      1737      1926      1170      1045      1447      1564      1433      2606      1401      1221      1339      1522      1512      1535      1644

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023599 n_nop=943653 n_act=2621 n_pre=2605 n_req=10171 n_rd=64472 n_write=10248 bw_util=0.146
n_activity=277688 dram_eff=0.5382
bk0: 3848a 993885i bk1: 4232a 987564i bk2: 4128a 988772i bk3: 4264a 979596i bk4: 3888a 993423i bk5: 4064a 990705i bk6: 4776a 984459i bk7: 4552a 980627i bk8: 4336a 988478i bk9: 4560a 983666i bk10: 3904a 994009i bk11: 4096a 991237i bk12: 3360a 999287i bk13: 3568a 995402i bk14: 3312a 1004770i bk15: 3584a 1001388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.500459
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023599 n_nop=936903 n_act=2991 n_pre=2975 n_req=11103 n_rd=68536 n_write=12194 bw_util=0.1577
n_activity=301118 dram_eff=0.5362
bk0: 4176a 993188i bk1: 4320a 989160i bk2: 4272a 985881i bk3: 4328a 987451i bk4: 4232a 988553i bk5: 4448a 989449i bk6: 5064a 984723i bk7: 5048a 981390i bk8: 4736a 987623i bk9: 4760a 985588i bk10: 4384a 992609i bk11: 4192a 992205i bk12: 3440a 1001512i bk13: 3568a 999936i bk14: 3800a 1003884i bk15: 3768a 1003214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.342202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023599 n_nop=942071 n_act=2618 n_pre=2602 n_req=10392 n_rd=65864 n_write=10444 bw_util=0.1491
n_activity=280972 dram_eff=0.5432
bk0: 4048a 992909i bk1: 4080a 986544i bk2: 4152a 986234i bk3: 4080a 982651i bk4: 3720a 997891i bk5: 4072a 991902i bk6: 4648a 983210i bk7: 4536a 982504i bk8: 4520a 987932i bk9: 4664a 986554i bk10: 4480a 987791i bk11: 4520a 986908i bk12: 3704a 996487i bk13: 3672a 996987i bk14: 3488a 1004871i bk15: 3480a 1004074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.51064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023599 n_nop=940083 n_act=2829 n_pre=2813 n_req=10653 n_rd=66872 n_write=11002 bw_util=0.1522
n_activity=289995 dram_eff=0.5371
bk0: 4280a 987811i bk1: 4272a 987327i bk2: 4352a 987932i bk3: 4072a 988435i bk4: 3816a 994903i bk5: 4152a 993506i bk6: 4600a 987817i bk7: 4632a 985277i bk8: 4624a 987038i bk9: 4712a 983053i bk10: 4472a 990589i bk11: 4368a 990339i bk12: 3632a 999406i bk13: 3736a 998261i bk14: 3624a 1003455i bk15: 3528a 1004692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.363031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023599 n_nop=943435 n_act=2538 n_pre=2522 n_req=10227 n_rd=64672 n_write=10432 bw_util=0.1467
n_activity=279991 dram_eff=0.5365
bk0: 4096a 991053i bk1: 4096a 986815i bk2: 4120a 989269i bk3: 4032a 982898i bk4: 4112a 990259i bk5: 4040a 986099i bk6: 4544a 983142i bk7: 4160a 988543i bk8: 4696a 983885i bk9: 4728a 982539i bk10: 4264a 988879i bk11: 4056a 990868i bk12: 3656a 996748i bk13: 3504a 998518i bk14: 3376a 1004004i bk15: 3192a 1004022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.528728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023599 n_nop=939409 n_act=2993 n_pre=2977 n_req=10715 n_rd=66888 n_write=11332 bw_util=0.1528
n_activity=291685 dram_eff=0.5363
bk0: 4128a 989739i bk1: 4432a 979346i bk2: 4304a 984073i bk3: 4528a 983330i bk4: 4088a 989640i bk5: 4392a 990669i bk6: 4432a 985800i bk7: 4760a 981522i bk8: 4792a 984371i bk9: 4704a 982079i bk10: 4232a 996296i bk11: 4336a 989921i bk12: 3584a 999411i bk13: 3696a 996683i bk14: 3152a 1005201i bk15: 3328a 1002460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.410705

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81815, Miss = 3944, Miss_rate = 0.048, Pending_hits = 25, Reservation_fails = 2376
L2_cache_bank[1]: Access = 82520, Miss = 4115, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 6585
L2_cache_bank[2]: Access = 82059, Miss = 4263, Miss_rate = 0.052, Pending_hits = 29, Reservation_fails = 138
L2_cache_bank[3]: Access = 83128, Miss = 4304, Miss_rate = 0.052, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[4]: Access = 81482, Miss = 4095, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1900
L2_cache_bank[5]: Access = 83018, Miss = 4138, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 5883
L2_cache_bank[6]: Access = 82604, Miss = 4175, Miss_rate = 0.051, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[7]: Access = 83306, Miss = 4184, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 122418, Miss = 4108, Miss_rate = 0.034, Pending_hits = 20, Reservation_fails = 2769
L2_cache_bank[9]: Access = 83453, Miss = 3976, Miss_rate = 0.048, Pending_hits = 16, Reservation_fails = 5895
L2_cache_bank[10]: Access = 82387, Miss = 4089, Miss_rate = 0.050, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[11]: Access = 83569, Miss = 4272, Miss_rate = 0.051, Pending_hits = 25, Reservation_fails = 0
L2_total_cache_accesses = 1031759
L2_total_cache_misses = 49663
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 229
L2_total_cache_reservation_fails = 25546
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25143
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6999
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.294
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3506281
icnt_total_pkts_simt_to_mem=1445491
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.60728
	minimum = 6
	maximum = 50
Network latency average = 9.22356
	minimum = 6
	maximum = 43
Slowest packet = 2062204
Flit latency average = 7.93035
	minimum = 6
	maximum = 39
Slowest flit = 4950497
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0290073
	minimum = 0.0173325 (at node 1)
	maximum = 0.046416 (at node 13)
Accepted packet rate average = 0.0290073
	minimum = 0.0173325 (at node 1)
	maximum = 0.046416 (at node 13)
Injected flit rate average = 0.0810811
	minimum = 0.0179201 (at node 1)
	maximum = 0.166863 (at node 25)
Accepted flit rate average= 0.0810811
	minimum = 0.0326087 (at node 23)
	maximum = 0.203878 (at node 13)
Injected packet length average = 2.7952
Accepted packet length average = 2.7952
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.5006 (8 samples)
	minimum = 6 (8 samples)
	maximum = 561.25 (8 samples)
Network latency average = 22.8723 (8 samples)
	minimum = 6 (8 samples)
	maximum = 547.375 (8 samples)
Flit latency average = 16.9182 (8 samples)
	minimum = 6 (8 samples)
	maximum = 545.875 (8 samples)
Fragmentation average = 0.0346669 (8 samples)
	minimum = 0 (8 samples)
	maximum = 232.625 (8 samples)
Injected packet rate average = 0.053229 (8 samples)
	minimum = 0.0421762 (8 samples)
	maximum = 0.0999258 (8 samples)
Accepted packet rate average = 0.053229 (8 samples)
	minimum = 0.0421762 (8 samples)
	maximum = 0.0999258 (8 samples)
Injected flit rate average = 0.130596 (8 samples)
	minimum = 0.056842 (8 samples)
	maximum = 0.256304 (8 samples)
Accepted flit rate average = 0.130596 (8 samples)
	minimum = 0.0716404 (8 samples)
	maximum = 0.230798 (8 samples)
Injected packet size average = 2.45347 (8 samples)
Accepted packet size average = 2.45347 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 30 sec (390 sec)
gpgpu_simulation_rate = 40714 (inst/sec)
gpgpu_simulation_rate = 1988 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 389288.343750 (ms)
Result stored in result.txt
