wb_dma_ch_pri_enc/wire_pri27_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.054437 0.958418 -3.577332 2.573763 -1.202011 -0.347410 -0.089373 -0.282821 -1.062330 -1.325620 1.189190 -0.527109 0.424106 -2.062295 -2.775248 -3.290862 0.632140 3.156384 0.334486 1.530029
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.354106 -3.070920 -1.094343 1.779629 -1.222250 -2.949270 -2.444571 -1.223123 0.959123 1.126317 -0.596734 -1.009999 2.577254 -1.800873 1.510818 -3.366183 -1.629371 1.085629 0.125654 -2.747673
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 2.102347 -1.355422 1.002220 1.527332 3.366812 2.621805 -1.641013 -1.288682 -1.693157 -1.125127 1.626858 3.194884 1.601253 -1.521433 2.354693 0.620817 -0.373457 1.439555 -0.779870 0.025229
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_rf/assign_1_ch_adr0 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_rf/reg_ch_busy -2.212160 -3.707777 3.098473 1.199109 0.439389 -2.245019 0.051096 -1.405574 0.002044 -1.934072 -2.076249 -2.963906 0.291581 2.015724 0.801766 4.006013 1.317043 0.440404 -2.386374 -1.200511
wb_dma_wb_slv/always_5 -1.206061 0.453158 0.073828 4.622065 0.645470 1.014578 0.700837 -0.440438 1.490846 3.595805 0.947584 -1.581879 -3.861561 0.468639 -1.861369 -0.217951 1.631767 -0.492924 1.239983 -2.799330
wb_dma_wb_slv/always_4 -1.860093 2.389898 -1.571437 3.351864 -1.796015 3.419086 -2.438682 -0.548450 -0.943313 3.422455 1.541392 0.052725 -5.449712 0.204286 -4.841383 -2.922759 0.446949 -2.520542 3.801581 -1.181370
wb_dma_wb_slv/always_3 3.784883 4.405783 1.377746 0.330755 -0.389990 3.089537 -3.862691 1.058690 0.877297 -1.616265 1.728365 3.408177 -1.852730 2.143554 0.626887 0.176816 -0.350338 0.223919 0.534789 -2.987417
wb_dma_wb_slv/always_1 -1.650130 1.690104 0.746789 2.175380 1.186069 -0.337454 -3.649936 -5.219666 1.210111 1.117545 1.531789 2.565336 -5.030520 0.068572 -1.794125 -3.274812 -0.316188 -5.696924 3.879838 -2.851940
wb_dma_ch_sel/always_44/case_1/cond 0.130485 0.990552 0.769121 3.845422 2.552982 3.143193 -1.714877 0.713514 -1.535803 0.773871 1.191835 1.378661 -0.297182 2.221169 1.631315 0.648473 1.235584 -0.685110 4.287367 0.953793
wb_dma_rf/wire_ch0_csr -0.262591 -0.055453 -0.658271 -4.317587 1.641454 -2.558483 -0.069548 -0.728327 1.144874 -0.992408 -2.582045 -4.967429 -2.290033 -0.420146 -1.178347 -0.793303 -2.918083 -3.281977 -3.268855 -6.294795
wb_dma_de/wire_done 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_pri_enc/wire_pri11_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.052989 -2.654840 -0.277023 -1.550911 0.806242 -2.903704 1.650314 -0.817125 2.774091 -0.751093 -0.379227 -2.320155 -0.259966 -2.920713 -0.332697 0.264179 -1.625292 1.327287 -4.438164 -1.383949
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/always_13/stmt_1 3.129123 -1.484981 -1.491681 -1.163896 0.295101 -1.204770 -2.239405 -0.212809 -0.367200 -0.375201 0.086738 0.108348 2.315264 -0.791539 0.597233 -2.534399 -1.563851 2.294070 -1.702450 -3.065852
wb_dma_de/always_4/if_1 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_ch_arb/input_req 3.816871 -0.099697 1.262008 -1.464317 2.387342 4.558485 -1.022621 2.476004 -1.646478 2.310241 1.053753 1.828105 -1.738346 0.714653 -0.385917 0.750361 -2.263863 2.958978 -1.498218 -2.451389
wb_dma_wb_mast/input_mast_din -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma_ch_pri_enc/wire_pri20_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_ch_rf/always_26/if_1/if_1 4.805285 1.128681 0.222001 0.168676 -0.689192 -2.044490 -1.115992 -1.435448 0.165712 0.342619 0.354207 1.013314 1.541405 -0.478787 0.536242 -3.225968 0.735995 2.066485 -3.132543 -3.882796
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -3.096750 -1.724897 -1.687140 1.762385 1.568184 -0.005366 1.195136 -1.821682 -1.240327 -0.715834 0.802722 -0.816419 0.030581 -0.366471 -1.879033 0.551203 1.672107 -1.490432 1.150728 3.103897
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma_ch_sel/wire_ch_sel 2.628285 -1.162913 2.379723 -1.606928 1.657984 0.445039 -3.863641 1.346715 -1.534317 1.485436 -1.720589 -0.570834 -0.433852 2.045885 3.315659 -0.005055 -0.853457 1.088880 -0.619762 -6.063384
wb_dma_rf/inst_u19 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u18 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u17 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u16 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u15 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u14 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u13 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u12 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u11 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u10 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -3.916730 -2.113885 -2.681503 -2.051280 -0.236299 -0.257384 -2.079202 -0.639518 3.378962 1.198286 1.238125 -0.468033 -0.512655 -1.323561 0.741521 0.966802 2.828607 -2.286275 -2.133612 -3.769569
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.248128 -1.960066 -4.744637 1.407344 -1.182058 5.012787 -1.080032 2.769307 -3.103727 1.373362 1.973417 -0.359702 2.015276 1.865221 -3.867092 0.167573 -0.887165 1.896909 2.700729 0.265625
wb_dma/input_wb1_ack_i 0.108975 -1.293800 0.647329 0.046924 2.093148 -1.012914 1.993441 -1.825652 0.151414 1.907640 1.113626 2.512085 -1.068061 -0.523079 -0.199905 0.149138 -0.981674 -0.171486 -0.660204 -1.399383
wb_dma/wire_slv0_we 3.893542 3.914519 1.731504 -0.377086 -1.201107 1.662862 -3.945965 1.705556 1.373768 -0.388035 0.805482 1.628225 -2.459990 1.095797 1.359945 -0.365818 1.076023 0.856907 -1.587650 -4.038279
wb_dma_ch_rf/reg_ch_sz_inf -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_ch_rf 0.677563 1.783681 0.592937 -0.078024 -2.267208 0.713178 -3.665895 1.518977 0.685494 1.077035 -0.831973 -1.070307 -0.159212 0.279238 2.708718 -1.216240 1.034389 -1.274431 0.178457 -3.728439
wb_dma_ch_sel/wire_gnt_p1_d -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.203902 -0.502846 -3.580781 0.150169 -1.155153 -2.257821 -0.015165 0.707107 0.000681 -0.619602 -0.088157 -3.689149 -0.047173 -1.872901 -2.066183 -2.539648 1.359817 2.882843 -1.964878 -0.761642
wb_dma_ch_sel/input_ch1_txsz 0.412691 -0.041407 -2.322524 0.923344 0.896628 -0.626021 0.076189 -3.211884 0.304029 -2.512316 1.786114 2.150034 -0.117910 -2.449381 -2.970921 -2.169410 -1.821416 0.067778 0.178530 1.907817
wb_dma/wire_ch3_txsz 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/assign_7_pri2 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_pri_enc/inst_u30 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/assign_3_dma_nd 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_rf/assign_6_pointer -0.759129 -1.503772 -3.652689 0.264928 2.329700 1.240604 -3.489645 -1.384437 -5.147020 -1.752924 1.528369 -0.936482 0.126267 1.297168 -2.337550 -2.111217 2.145984 -1.252861 2.382215 1.880939
wb_dma_ch_rf/wire_ch_adr0_dewe -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_pri_enc/always_2/if_1/cond 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_sel/input_ch0_txsz 1.203902 -0.502846 -3.580781 0.150169 -1.155153 -2.257821 -0.015165 0.707107 0.000681 -0.619602 -0.088157 -3.689149 -0.047173 -1.872901 -2.066183 -2.539648 1.359817 2.882843 -1.964878 -0.761642
wb_dma_ch_sel/always_2 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_rf/input_de_txsz_we 0.257312 -0.531606 -2.598142 -0.255564 0.548560 -1.973196 1.565450 -0.465114 0.391381 -0.256809 0.279269 -3.403004 -2.915838 -1.839599 -3.923727 -1.384475 0.984270 1.855413 -2.629882 -0.315411
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_sel/assign_145_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_de/always_3/if_1/if_1/cond -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_rf/always_1/case_1 -2.554881 -1.335211 0.733516 1.799709 2.233869 -4.593998 0.022177 -1.729031 2.478976 0.007079 1.157215 -0.420441 -0.482885 -0.117520 2.508093 -0.470129 2.213958 -2.802548 0.953258 2.396314
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.950489 -2.474970 0.340501 5.127728 -1.295260 -1.264575 -0.963194 -3.206274 -0.128019 0.617479 0.679372 -0.572508 0.813554 2.198726 -2.526329 -0.280404 1.260428 -0.809735 1.106784 -0.540585
wb_dma_ch_sel/assign_99_valid/expr_1 0.384317 1.204138 -0.480981 2.806241 -1.296100 2.308183 -2.167137 3.451203 1.197684 3.352835 -0.305268 -2.105468 -0.339216 0.693741 2.506099 -0.529106 1.285851 0.793449 2.002516 -4.189677
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_wb_slv/reg_slv_adr -1.650130 1.690104 0.746789 2.175380 1.186069 -0.337454 -3.649936 -5.219666 1.210111 1.117545 1.531789 2.565336 -5.030520 0.068572 -1.794125 -3.274812 -0.316188 -5.696924 3.879838 -2.851940
wb_dma_ch_sel/assign_8_pri2 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_wb_mast/wire_wb_cyc_o -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/wire_paused -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.212160 -3.707777 3.098473 1.199109 0.439389 -2.245019 0.051096 -1.405574 0.002044 -1.934072 -2.076249 -2.963906 0.291581 2.015724 0.801766 4.006013 1.317043 0.440404 -2.386374 -1.200511
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.009133 -1.724471 0.153755 -1.446810 -0.446769 0.334299 -1.529365 2.762535 2.132079 2.585438 -0.876377 0.089631 0.127339 -0.120370 1.734298 -0.906566 -5.137297 1.706421 1.285630 -3.294160
wb_dma_ch_arb/always_2/block_1/case_1/if_3 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.921827 2.120177 0.355599 1.432526 2.222638 4.588319 0.328279 2.511872 0.215986 2.827602 1.534552 0.243039 -2.761542 -0.646356 0.212610 0.374588 0.241670 1.856068 -0.645630 -2.536255
wb_dma_ch_arb/always_2/block_1/case_1/if_4 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_sel/always_39/case_1/stmt_4 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_pri_enc/wire_pri14_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/always_39/case_1/stmt_1 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_rf/wire_ch6_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -1.811013 -1.447829 -0.730874 2.151797 2.651015 -0.121915 0.429231 -1.349756 2.088333 1.923319 1.445515 -2.033295 -4.556133 -1.165051 -2.053903 0.254834 0.741051 -0.888724 -0.707695 -2.705594
wb_dma_wb_if/input_wb_we_i -4.052428 -0.722996 -3.944653 -0.226120 1.144571 1.781407 1.688472 -2.272492 2.663673 3.372915 2.281045 2.411748 -0.996721 0.326061 -3.575422 0.384771 -0.201338 -2.892990 1.737138 -4.431773
wb_dma_ch_sel/assign_141_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.096412 -0.829792 0.137022 0.318291 5.163651 2.218858 0.272392 2.104369 2.801104 1.153210 0.961622 -1.981065 -3.379518 1.107049 0.441487 2.501253 -2.374741 -0.393694 1.116767 -3.017834
wb_dma_ch_sel_checker 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma_ch_rf/reg_ch_dis 3.828063 -0.472950 -1.019160 -0.269747 -0.732551 -0.847695 -2.018609 0.211498 -0.522191 1.692186 -0.056315 -0.283226 1.271018 -0.599078 0.205763 -3.299007 -0.478101 2.707967 -2.104845 -4.600226
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_rf/wire_pointer_we -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_sel/always_46/case_1/stmt_1 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_wb_slv/always_3/stmt_1 3.784883 4.405783 1.377746 0.330755 -0.389990 3.089537 -3.862691 1.058690 0.877297 -1.616265 1.728365 3.408177 -1.852730 2.143554 0.626887 0.176816 -0.350338 0.223919 0.534789 -2.987417
wb_dma_ch_rf/always_2/if_1/if_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_pri_enc_sub/assign_1_pri_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/input_ch0_adr0 0.160553 1.838026 -1.498317 4.159325 1.916912 0.385793 -0.976064 -0.341152 0.764770 -0.282669 1.091301 -0.624007 0.430757 2.086976 0.330654 -1.231297 0.952001 -1.934897 4.470933 -0.386355
wb_dma_ch_sel/input_ch0_adr1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_wb_slv/assign_4 -2.723651 0.098228 1.311582 3.851537 1.259822 -0.908345 4.258057 -0.252082 1.787263 -1.104243 0.030567 0.478237 -3.090380 1.407861 -1.259300 3.823014 -1.321688 0.364031 2.623122 2.029701
wb_dma_wb_mast/input_wb_data_i 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/wire_adr1_cnt_next1 0.215171 1.187705 -0.363046 1.484992 1.010846 -0.201193 2.641779 0.295780 5.890265 -2.630015 0.781411 -0.790790 0.501975 -1.959102 0.793565 1.741814 -2.570763 -0.073539 -0.815302 0.597565
wb_dma_ch_sel/inst_u2 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/inst_u1 5.184849 3.063117 -0.306689 -0.754499 2.933871 3.755847 0.027586 3.884599 2.022903 -0.122915 1.193078 0.162865 -0.478316 1.709200 0.794307 0.897950 -2.002025 2.493745 -0.328148 -2.224665
wb_dma_ch_sel/inst_u0 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/wire_adr0 0.130485 0.990552 0.769121 3.845422 2.552982 3.143193 -1.714877 0.713514 -1.535803 0.773871 1.191835 1.378661 -0.297182 2.221169 1.631315 0.648473 1.235584 -0.685110 4.287367 0.953793
wb_dma/wire_adr1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/assign_131_req_p0/expr_1 2.347298 0.950903 1.597613 0.754232 1.430306 3.118634 0.180495 2.799780 -0.721485 3.878514 -0.089484 -1.880644 -2.548451 -0.254628 1.361020 0.745765 1.919296 1.961849 -2.206450 -3.736114
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_rf/assign_18_pointer_we -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_sel/wire_req_p0 4.399515 1.113986 0.603391 -1.119894 2.272653 4.512263 0.062345 4.145755 -1.079932 1.320898 0.736175 -0.051190 -1.589566 1.874770 -0.747942 1.518542 -1.359564 3.983916 -1.281497 -1.421418
wb_dma_ch_sel/wire_req_p1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma/wire_ndnr 2.810999 0.174292 -3.244586 -0.834662 2.492504 1.535732 0.643921 2.085613 1.320704 -0.491535 1.821120 -1.540543 -1.416116 -2.136474 -1.710196 -0.579801 -0.982360 3.277354 -2.267218 -1.102835
wb_dma_de/reg_mast0_drdy_r 3.321604 1.866205 -3.184004 2.158156 1.739463 2.619574 0.134049 1.944025 -0.888155 0.192346 1.809432 0.351216 -1.375713 -0.709333 -2.529829 -2.094940 -0.797562 3.930675 1.753389 0.728159
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_sel/assign_137_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_rf/wire_pointer2 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma_rf/wire_pointer3 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_rf/wire_pointer0 -1.254262 -1.961050 -3.000893 0.331347 2.173816 0.977095 -1.750790 -1.124001 -5.441446 0.968345 0.989657 -1.249630 -0.628043 -0.838645 -1.918651 -2.290461 3.664216 -0.725816 0.452507 1.903319
wb_dma_rf/wire_pointer1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_rf/wire_sw_pointer0 0.723393 0.503813 1.693459 3.793829 1.202616 -1.091231 0.928425 -2.703267 1.055982 -1.769512 0.981884 1.426143 1.058637 0.459367 0.965012 0.831437 1.695848 0.025767 -0.056695 0.870279
wb_dma_de/always_21/stmt_1 3.321604 1.866205 -3.184004 2.158156 1.739463 2.619574 0.134049 1.944025 -0.888155 0.192346 1.809432 0.351216 -1.375713 -0.709333 -2.529829 -2.094940 -0.797562 3.930675 1.753389 0.728159
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.745611 1.633896 -4.440567 0.451854 -0.203454 0.247899 0.156317 2.018884 1.286164 -1.364063 2.102261 -0.985548 -1.557639 -3.654595 -2.562083 -3.209380 -1.452710 4.419596 -0.987190 0.330232
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -1.633150 -0.914307 -2.867252 1.443752 0.861986 -1.134814 -0.626450 -2.259493 -0.101169 1.178118 0.818264 -2.222268 -2.655122 -0.692835 -3.386055 -2.019015 2.045051 -0.963552 -0.129135 -2.420490
wb_dma_ch_arb/input_advance 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_de/always_7/stmt_1 0.640559 -1.432333 -1.861622 -1.289048 0.823667 -1.772792 1.767559 1.688451 2.236726 -0.704242 -0.358544 -4.150753 -0.588131 -1.881124 -0.741985 0.467757 -0.231101 2.636637 -3.514703 -0.960058
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/always_3/if_1/cond -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.096412 -0.829792 0.137022 0.318291 5.163651 2.218858 0.272392 2.104369 2.801104 1.153210 0.961622 -1.981065 -3.379518 1.107049 0.441487 2.501253 -2.374741 -0.393694 1.116767 -3.017834
wb_dma_ch_sel/assign_101_valid 0.384317 1.204138 -0.480981 2.806241 -1.296100 2.308183 -2.167137 3.451203 1.197684 3.352835 -0.305268 -2.105468 -0.339216 0.693741 2.506099 -0.529106 1.285851 0.793449 2.002516 -4.189677
wb_dma_ch_sel/assign_98_valid 0.384317 1.204138 -0.480981 2.806241 -1.296100 2.308183 -2.167137 3.451203 1.197684 3.352835 -0.305268 -2.105468 -0.339216 0.693741 2.506099 -0.529106 1.285851 0.793449 2.002516 -4.189677
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_rf/wire_ch7_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_sel/reg_csr -0.657139 -0.811880 -3.982217 -6.203272 4.555201 1.007272 -1.584588 0.511273 -0.577007 0.427271 0.530714 -2.849388 -1.499593 -0.995215 -0.212119 -1.004389 -0.100070 -3.365359 -1.090116 -3.683707
wb_dma_de/reg_next_state 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -2.268568 -1.910088 -5.575067 -4.932895 4.566043 1.514307 -4.133847 1.514240 1.287974 -2.468637 2.793763 -1.932326 -2.313039 2.174330 -1.597957 1.581930 0.546145 -2.766731 0.970920 -2.540589
wb_dma_de/always_11/stmt_1/expr_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_rf/input_ptr_set 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/assign_12_pri3 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_de/assign_65_done/expr_1/expr_1 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.096412 -0.829792 0.137022 0.318291 5.163651 2.218858 0.272392 2.104369 2.801104 1.153210 0.961622 -1.981065 -3.379518 1.107049 0.441487 2.501253 -2.374741 -0.393694 1.116767 -3.017834
assert_wb_dma_ch_sel/input_valid 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma/input_wb0_stb_i -1.206061 0.453158 0.073828 4.622065 0.645470 1.014578 0.700837 -0.440438 1.490846 3.595805 0.947584 -1.581879 -3.861561 0.468639 -1.861369 -0.217951 1.631767 -0.492924 1.239983 -2.799330
wb_dma/wire_ch1_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_rf/assign_5_pause_req -0.068267 -4.768550 1.770780 -0.342321 1.522443 -0.978871 -2.449572 -2.844588 -2.956077 1.833834 -0.426667 0.912315 1.198906 3.138770 -0.808068 -0.251676 -1.246099 -0.580866 -0.350734 -3.421082
wb_dma_de/always_12/stmt_1 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_wb_if/wire_wb_ack_o -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_ch_rf/always_5/if_1/block_1 -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_arb/assign_1_gnt 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_rf/input_dma_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma/wire_wb0_addr_o -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/assign_73_dma_busy/expr_1 -0.186173 -4.294688 2.629056 1.125255 0.087251 -2.307044 -2.291246 -0.880523 -3.369022 -2.938345 -2.300969 -2.501972 0.585075 2.835452 0.380340 2.623341 1.410963 3.175163 -1.635585 -0.631899
wb_dma/input_dma_nd_i 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.061285 -1.178967 -1.005777 4.732878 -0.379418 -0.851831 -0.421239 0.217737 -1.313499 1.352356 -1.173872 -3.742340 2.136746 2.617703 0.388984 -0.156136 3.925707 0.948829 1.808588 -1.605642
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.061285 -1.178967 -1.005777 4.732878 -0.379418 -0.851831 -0.421239 0.217737 -1.313499 1.352356 -1.173872 -3.742340 2.136746 2.617703 0.388984 -0.156136 3.925707 0.948829 1.808588 -1.605642
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/always_14/stmt_1/expr_1/expr_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_3_pri0 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_de/always_23/block_1/stmt_8 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_arb/always_2/block_1/stmt_1 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_de/always_23/block_1/stmt_1 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_de/always_23/block_1/stmt_2 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_de/always_23/block_1/stmt_4 2.652161 -0.010444 -3.007493 0.018212 0.329048 -0.613464 -1.698358 1.525999 -1.955575 -0.490425 -0.108945 -2.804992 0.805050 1.978272 -1.539245 -2.002734 1.482615 2.709445 0.180165 -1.744067
wb_dma_de/always_23/block_1/stmt_5 -1.096844 -0.787051 -4.278590 -3.888908 4.503741 2.345093 -0.345412 0.754781 -0.010137 1.110481 2.754254 -1.310165 -4.164171 -0.857897 -3.270132 0.308051 1.147867 -1.433755 -1.407298 -1.736516
wb_dma_de/always_23/block_1/stmt_6 -1.811013 -1.447829 -0.730874 2.151797 2.651015 -0.121915 0.429231 -1.349756 2.088333 1.923319 1.445515 -2.033295 -4.556133 -1.165051 -2.053903 0.254834 0.741051 -0.888724 -0.707695 -2.705594
wb_dma_rf/inst_u25 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_wb_mast/input_mast_go -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -2.097073 -1.618996 -0.246383 1.351217 0.516645 -2.053681 0.996626 -1.279621 1.300703 0.605877 -0.327320 -3.006273 -1.603573 -0.773411 -0.822011 0.447387 1.768388 -0.608009 -1.473692 -1.262407
wb_dma_ch_sel/assign_125_de_start/expr_1 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.846419 -3.980022 2.314196 3.457079 0.024906 -1.290009 0.229066 -2.078278 0.274582 -0.076012 -0.882570 -0.729906 1.215368 2.540528 -0.283189 2.410920 -0.978332 -0.494018 1.340597 0.165399
wb_dma_ch_sel/assign_151_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.649656 -0.292982 -1.779570 0.593506 2.490897 2.082586 -1.189738 0.577720 0.013694 0.982965 1.964908 1.175177 -0.841246 -1.984822 -0.695277 -2.023143 -1.999694 3.055801 -0.942149 -2.556689
wb_dma_wb_mast/reg_mast_dout 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/assign_100_valid 0.384317 1.204138 -0.480981 2.806241 -1.296100 2.308183 -2.167137 3.451203 1.197684 3.352835 -0.305268 -2.105468 -0.339216 0.693741 2.506099 -0.529106 1.285851 0.793449 2.002516 -4.189677
wb_dma_ch_sel/assign_131_req_p0 2.347298 0.950903 1.597613 0.754232 1.430306 3.118634 0.180495 2.799780 -0.721485 3.878514 -0.089484 -1.880644 -2.548451 -0.254628 1.361020 0.745765 1.919296 1.961849 -2.206450 -3.736114
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_ch_rf/input_dma_done_all 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 1.939303 0.086622 -4.867523 -4.287814 3.192884 1.557768 -0.591356 2.560243 0.306039 -2.085913 2.046964 -1.769513 -1.930634 0.100311 -3.273647 -0.094117 -1.225617 1.792952 -1.326017 -0.483485
wb_dma_pri_enc_sub/wire_pri_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/input_wb_rf_din -2.231397 3.383333 -3.242366 2.065907 -0.962754 1.429060 -2.447584 0.336879 -0.161874 0.266470 0.123936 -1.112570 -5.469886 -2.759974 -1.680434 -2.293347 3.205927 -0.129726 2.526313 -1.435168
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/assign_139_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/always_38/case_1 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.640087 -0.971768 0.779649 1.850958 -0.808145 2.331452 -1.598341 2.242190 0.160296 1.795675 -0.324676 2.299965 2.207565 0.729228 2.072336 -0.885957 -5.402074 2.142554 3.928288 -0.874727
wb_dma/constraint_wb0_cyc_o -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma/input_wb0_addr_i -1.650810 1.562654 1.054339 1.603200 1.889544 -1.962305 -1.088906 -5.105209 -0.179702 2.392839 1.123742 3.881783 -5.840919 -0.183271 -0.845607 -3.192965 -0.613341 -4.720127 4.421180 -2.632013
wb_dma_de/input_mast1_drdy -0.682528 -1.407274 0.625473 0.405312 1.692381 0.287910 -0.478794 -2.042284 1.037329 0.777121 1.232060 1.801097 -0.431518 -1.498562 0.683138 -0.023854 -1.005545 -1.499191 -0.579569 -1.385422
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_wb_if/input_wb_ack_i 2.345121 -0.549038 -4.720270 -2.623431 0.037144 0.724480 0.244869 2.320322 -3.311160 0.665508 1.501368 2.202266 -1.060463 0.542718 -4.518546 -2.358202 -3.377608 4.423238 1.845745 -0.000284
wb_dma_ch_sel/wire_pri_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_3_ch_am0 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_rf/input_ch_sel 1.424733 -1.839995 0.684020 0.262704 0.845521 -1.044850 -2.836715 0.081986 -4.491300 -4.021091 -2.441957 -3.559863 -1.198146 5.725492 -3.306741 1.103266 -1.042727 3.264483 0.895125 -1.148125
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -2.567708 -3.251393 -0.711746 1.777575 1.390566 0.794071 -1.954248 2.167780 -1.560538 0.932868 -0.252451 -1.541449 2.349349 3.002038 2.872819 2.369699 2.514626 0.793280 2.824624 -0.425116
wb_dma_de/always_23/block_1/case_1 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma/wire_pause_req -0.068267 -4.768550 1.770780 -0.342321 1.522443 -0.978871 -2.449572 -2.844588 -2.956077 1.833834 -0.426667 0.912315 1.198906 3.138770 -0.808068 -0.251676 -1.246099 -0.580866 -0.350734 -3.421082
wb_dma_wb_if/input_mast_go -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/input_de_csr 2.359006 -0.145451 -3.606832 -0.658817 1.796791 1.325853 -0.448594 1.159307 -1.369520 -2.829676 1.352435 -0.459370 1.645003 0.513028 -1.986739 -0.485369 -0.704737 2.681247 0.096002 1.314811
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/input_mast0_din 1.705970 1.710144 -4.646570 -0.925522 2.927283 2.944273 -1.440603 0.881482 -0.931324 -1.474458 2.528342 0.288609 -2.390675 1.495206 -4.513526 -1.659046 -1.795715 0.486706 2.766856 0.039910
wb_dma_pri_enc_sub/always_3 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_pri_enc_sub/always_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/reg_adr0 0.130485 0.990552 0.769121 3.845422 2.552982 3.143193 -1.714877 0.713514 -1.535803 0.773871 1.191835 1.378661 -0.297182 2.221169 1.631315 0.648473 1.235584 -0.685110 4.287367 0.953793
wb_dma_ch_sel/reg_adr1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/assign_1_pri0 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_pri_enc/wire_pri26_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -0.857180 1.993858 -2.713844 0.493852 1.420877 1.597353 -0.911474 -1.686573 2.412627 -0.318173 -0.744549 -2.066630 -0.839381 1.499728 -3.140605 -0.909921 -0.235094 -2.450930 1.410263 -3.027182
wb_dma/wire_ptr_set 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.712615 -1.962497 -0.078492 2.163406 3.290579 0.827463 0.810468 0.444246 3.650087 1.662411 1.295820 -2.537243 -2.731231 -1.334930 0.285881 1.870059 -0.163134 0.494177 -1.874749 -3.521502
wb_dma_de/reg_ptr_set 2.624403 1.025777 -2.629638 5.433785 -1.707854 -2.128988 -1.686357 0.306345 0.327206 -2.068026 -1.279516 -2.422218 3.671342 0.313347 0.681772 -3.443323 0.595073 3.759428 2.713131 -0.496774
wb_dma/wire_dma_nd 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_rf/assign_3_csr -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma_rf/assign_4_dma_abort 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_123_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.554970 -1.003221 0.182491 -1.425464 3.961088 1.346346 1.268937 1.807201 4.030447 -0.259820 0.858024 -2.052203 -2.775661 -1.687512 1.185434 3.127995 -1.864039 -0.161319 -2.124358 -1.707497
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_rf/wire_ch4_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.061285 -1.178967 -1.005777 4.732878 -0.379418 -0.851831 -0.421239 0.217737 -1.313499 1.352356 -1.173872 -3.742340 2.136746 2.617703 0.388984 -0.156136 3.925707 0.948829 1.808588 -1.605642
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_pri_enc/wire_pri0_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_10_ch_enable 1.640087 -0.971768 0.779649 1.850958 -0.808145 2.331452 -1.598341 2.242190 0.160296 1.795675 -0.324676 2.299965 2.207565 0.729228 2.072336 -0.885957 -5.402074 2.142554 3.928288 -0.874727
wb_dma_wb_slv/reg_slv_we 3.784883 4.405783 1.377746 0.330755 -0.389990 3.089537 -3.862691 1.058690 0.877297 -1.616265 1.728365 3.408177 -1.852730 2.143554 0.626887 0.176816 -0.350338 0.223919 0.534789 -2.987417
wb_dma_wb_if/wire_mast_dout 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_ch_rf/wire_ch_enable 1.640087 -0.971768 0.779649 1.850958 -0.808145 2.331452 -1.598341 2.242190 0.160296 1.795675 -0.324676 2.299965 2.207565 0.729228 2.072336 -0.885957 -5.402074 2.142554 3.928288 -0.874727
wb_dma_rf/wire_csr_we 0.975282 -1.739662 -0.141885 -0.869696 2.327420 0.052198 -3.029368 -2.155611 -3.382771 1.029743 0.878156 0.316674 -0.079605 2.985935 -1.193296 -0.740044 2.666330 -1.134336 -1.250030 -3.680491
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel_checker/input_dma_busy 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/assign_9_ch_txsz 1.438745 0.137800 -1.698884 -0.197386 -1.275115 -1.774473 -1.906737 -2.440526 -1.364117 -0.984957 1.216671 -0.642835 -2.852344 -3.821782 -2.834889 -3.253050 2.580596 1.600059 -3.799812 -1.201084
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/assign_65_done 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 4.583404 1.771543 -1.762942 2.426587 -0.840892 0.773645 -0.227757 -0.452116 1.073584 0.757036 1.807870 2.680977 1.436977 0.210433 -2.213040 -3.529335 -2.762140 2.609907 0.749654 -2.092469
wb_dma_de/always_2/if_1/if_1 -1.360532 0.007184 -1.494915 2.176079 1.385483 2.127299 -0.122986 1.074664 3.492531 -3.645598 0.757352 0.014007 3.495581 0.282646 2.896401 3.237815 -0.932265 -0.358728 2.357259 0.822719
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/always_9/stmt_1/expr_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_112_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_de/always_23/block_1/case_1/block_8 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_de/always_23/block_1/case_1/block_9 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_rf/assign_28_this_ptr_set 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_rf/always_22 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_de/always_23/block_1/case_1/block_1 1.819734 -1.612537 -2.077507 -3.151878 -0.369588 -1.229101 -2.585305 2.299008 2.885041 3.739648 0.256865 -0.796468 -0.244311 -0.938205 0.439929 -3.570469 -3.782330 0.988608 -0.831070 -4.689940
wb_dma_de/always_23/block_1/case_1/block_2 -2.846419 -3.980022 2.314196 3.457079 0.024906 -1.290009 0.229066 -2.078278 0.274582 -0.076012 -0.882570 -0.729906 1.215368 2.540528 -0.283189 2.410920 -0.978332 -0.494018 1.340597 0.165399
wb_dma_de/always_23/block_1/case_1/block_3 -0.602365 -0.600711 -1.351722 -3.846168 1.576352 -0.686472 -2.153493 0.549620 6.298963 -1.431619 0.979814 -0.531132 -1.698554 -3.183981 2.183808 0.616138 -2.343930 -1.520132 -2.927772 -3.458291
wb_dma_de/always_23/block_1/case_1/block_4 -1.399882 -1.933466 -1.922615 -3.704963 2.399203 -1.194785 -3.546217 0.714702 4.834121 -2.275713 0.698385 -0.817833 -1.461008 -3.263020 2.896210 0.358395 -2.492431 -1.096209 -1.315508 -2.588248
wb_dma_ch_rf/always_27 3.828063 -0.472950 -1.019160 -0.269747 -0.732551 -0.847695 -2.018609 0.211498 -0.522191 1.692186 -0.056315 -0.283226 1.271018 -0.599078 0.205763 -3.299007 -0.478101 2.707967 -2.104845 -4.600226
wb_dma_de/always_23/block_1/case_1/block_7 1.302320 0.505948 -4.670077 2.535920 -2.047615 2.019043 -1.746598 1.837625 -2.074647 -0.912372 1.215872 -0.441165 1.590172 0.343803 -2.982720 -2.660054 -0.860290 3.269235 3.205655 0.984562
wb_dma/assign_4_dma_rest -0.295691 -1.485728 -2.247472 0.823589 1.588647 0.580422 -0.379930 -0.733093 -0.636746 -3.885330 0.981525 -0.020822 2.761628 2.525441 -1.792906 1.147150 -1.778021 0.183207 2.122406 1.897681
wb_dma_ch_rf/always_23/if_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/reg_ndr_r 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_de/assign_66_dma_done/expr_1 3.129123 -1.484981 -1.491681 -1.163896 0.295101 -1.204770 -2.239405 -0.212809 -0.367200 -0.375201 0.086738 0.108348 2.315264 -0.791539 0.597233 -2.534399 -1.563851 2.294070 -1.702450 -3.065852
wb_dma_ch_sel/reg_req_r 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_rf/reg_pointer_r -2.695165 -0.905133 -1.092844 2.965410 1.043804 1.704613 0.095184 -1.140094 -1.782133 -2.635904 1.056698 -0.107274 0.900171 0.279180 -1.229730 1.817322 2.093780 -1.307573 1.268903 4.589956
wb_dma_ch_sel/assign_105_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_pri_enc/wire_pri5_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/always_39/case_1 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_sel/always_6 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_sel/always_7 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_sel/always_4 2.392747 -0.577471 -0.364720 1.670343 -1.156826 -1.330111 -1.670851 0.117844 1.241400 1.587870 -0.291187 -1.169764 1.065392 -1.451683 1.481752 -2.486174 0.100757 2.218055 -1.790842 -4.393579
wb_dma_ch_sel/always_5 0.354106 -3.070920 -1.094343 1.779629 -1.222250 -2.949270 -2.444571 -1.223123 0.959123 1.126317 -0.596734 -1.009999 2.577254 -1.800873 1.510818 -3.366183 -1.629371 1.085629 0.125654 -2.747673
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.628285 -1.162913 2.379723 -1.606928 1.657984 0.445039 -3.863641 1.346715 -1.534317 1.485436 -1.720589 -0.570834 -0.433852 2.045885 3.315659 -0.005055 -0.853457 1.088880 -0.619762 -6.063384
wb_dma_ch_sel/always_3 2.810999 0.174292 -3.244586 -0.834662 2.492504 1.535732 0.643921 2.085613 1.320704 -0.491535 1.821120 -1.540543 -1.416116 -2.136474 -1.710196 -0.579801 -0.982360 3.277354 -2.267218 -1.102835
wb_dma_ch_sel/always_1 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/always_8 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_sel/always_9 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/assign_67_dma_done_all 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_ch_rf/wire_ch_txsz 1.438745 0.137800 -1.698884 -0.197386 -1.275115 -1.774473 -1.906737 -2.440526 -1.364117 -0.984957 1.216671 -0.642835 -2.852344 -3.821782 -2.834889 -3.253050 2.580596 1.600059 -3.799812 -1.201084
wb_dma_ch_sel/assign_99_valid 0.384317 1.204138 -0.480981 2.806241 -1.296100 2.308183 -2.167137 3.451203 1.197684 3.352835 -0.305268 -2.105468 -0.339216 0.693741 2.506099 -0.529106 1.285851 0.793449 2.002516 -4.189677
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 1.777618 2.174293 0.757656 -1.727376 0.903419 2.568410 -2.671854 3.708208 2.485961 1.384917 -0.035256 0.353741 -3.903825 -0.310414 1.999810 0.156862 -3.025942 0.407488 0.453230 -4.668663
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.345243 0.608692 -0.769799 3.606587 -0.156636 1.180432 0.867606 -3.551526 -0.359855 2.699017 -0.322650 0.596123 0.538821 -1.547203 -1.151869 -1.645081 1.895038 -1.487693 -0.239500 -3.817928
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma/wire_ch2_txsz 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -1.399882 -1.933466 -1.922615 -3.704963 2.399203 -1.194785 -3.546217 0.714702 4.834121 -2.275713 0.698385 -0.817833 -1.461008 -3.263020 2.896210 0.358395 -2.492431 -1.096209 -1.315508 -2.588248
wb_dma_de/always_23/block_1 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_ch_rf/always_22/if_1 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_de/wire_mast1_dout -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_de/always_8/stmt_1 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_rf/wire_ch_done_we 2.575835 -1.936118 -1.566332 -0.541273 2.170399 0.315007 -1.616504 0.380944 0.005186 1.399113 0.816745 -0.887150 -0.351965 -1.312829 -0.179849 -1.694356 -1.097960 2.453284 -2.176907 -4.117521
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_wb_slv/wire_wb_ack_o -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/reg_ld_desc_sel -2.257912 -4.705042 -0.689502 -1.582833 2.277663 -0.674767 -2.206665 3.510305 1.031446 1.196452 -0.811981 -4.255573 0.769870 3.216912 2.461488 3.137434 0.828156 0.942136 -0.246753 -3.036629
wb_dma_wb_mast/assign_2_mast_pt_out -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_de/assign_83_wr_ack 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma/wire_dma_done_all 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
assert_wb_dma_rf/input_ch0_am1 0.723393 0.503813 1.693459 3.793829 1.202616 -1.091231 0.928425 -2.703267 1.055982 -1.769512 0.981884 1.426143 1.058637 0.459367 0.965012 0.831437 1.695848 0.025767 -0.056695 0.870279
wb_dma_ch_arb/reg_state 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_sel/input_ch0_csr 0.874779 -0.779452 -2.587501 -4.457582 2.830276 -2.202641 -0.735599 -1.370308 2.006016 2.628503 -0.309651 -2.204781 0.853840 -1.813823 1.202103 -3.942551 -1.148839 -3.633506 -1.520463 -4.753285
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.602365 -0.600711 -1.351722 -3.846168 1.576352 -0.686472 -2.153493 0.549620 6.298963 -1.431619 0.979814 -0.531132 -1.698554 -3.183981 2.183808 0.616138 -2.343930 -1.520132 -2.927772 -3.458291
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_wb_mast 2.547725 1.345265 -3.530365 -1.435903 -0.311488 1.990574 1.718467 1.792627 -0.757936 2.468420 1.776454 2.394200 -1.989219 -0.019824 -4.869386 -2.273808 -3.426370 2.798948 1.104115 -1.147482
wb_dma_ch_sel/assign_124_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_de/always_18/stmt_1 -1.428861 1.028775 -2.271611 4.066652 -2.714703 2.280279 3.128737 2.709462 1.596392 1.258180 0.772026 -1.941019 -0.410848 -1.018960 -2.635550 0.774077 0.273055 2.452331 1.251618 2.230383
wb_dma_ch_rf/wire_ch_csr_dewe 1.939303 0.086622 -4.867523 -4.287814 3.192884 1.557768 -0.591356 2.560243 0.306039 -2.085913 2.046964 -1.769513 -1.930634 0.100311 -3.273647 -0.094117 -1.225617 1.792952 -1.326017 -0.483485
wb_dma_ch_pri_enc/input_pri2 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_pri_enc/input_pri3 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_pri_enc/input_pri0 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_pri_enc/input_pri1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_wb_if/input_slv_pt_in -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma/wire_de_adr1_we -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/assign_6_pri1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.449301 -0.364824 0.379065 -1.201464 1.747917 1.538643 1.551125 1.869527 3.392447 1.409944 0.441416 -2.755795 -2.357744 -2.909240 1.064471 2.043439 0.101006 0.764144 -4.746439 -3.074862
wb_dma_rf/wire_csr -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.622603 0.865678 -1.840925 4.056626 -0.665603 0.735544 -1.276979 -1.450412 -1.828802 0.493109 1.413321 2.509711 0.091566 -2.506312 -1.611630 -4.315435 -0.880567 2.925584 1.896773 0.320132
wb_dma_ch_sel/always_37/if_1 2.594888 -1.808823 1.539942 -2.005479 2.394826 0.472371 -5.535316 1.010457 -2.387494 -1.199991 -1.553340 0.010244 0.607213 2.039949 3.617417 -0.039441 -2.029895 1.054728 0.646472 -4.664020
wb_dma_de/always_6/if_1/cond 0.461058 0.098253 -3.977100 1.357092 -0.872374 -2.076562 0.110620 -0.932966 -0.627421 0.058088 0.450152 -2.864985 -1.988479 -1.670617 -4.255177 -3.559558 1.435729 1.829196 -0.555910 -0.713940
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.602365 -0.600711 -1.351722 -3.846168 1.576352 -0.686472 -2.153493 0.549620 6.298963 -1.431619 0.979814 -0.531132 -1.698554 -3.183981 2.183808 0.616138 -2.343930 -1.520132 -2.927772 -3.458291
wb_dma_ch_rf/always_8/stmt_1 -2.212160 -3.707777 3.098473 1.199109 0.439389 -2.245019 0.051096 -1.405574 0.002044 -1.934072 -2.076249 -2.963906 0.291581 2.015724 0.801766 4.006013 1.317043 0.440404 -2.386374 -1.200511
wb_dma_ch_sel/assign_108_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_pri_enc/wire_pri9_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_sel/wire_pri2 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/wire_pri3 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/wire_pri0 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_sel/wire_pri1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_rf/input_ptr_set 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_rf/always_2/if_1/if_1 -0.285346 -3.656626 -0.951729 -0.364468 1.607024 0.099401 -2.447173 -2.688760 -2.598354 3.518526 1.376440 0.744302 1.400396 2.742807 -2.306032 -2.022022 0.438491 -2.165456 -0.066833 -2.985706
wb_dma_de/assign_77_read_hold -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_pri_enc_sub/input_valid -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.793276 -0.626539 -0.795556 -2.181444 4.319553 2.656685 0.810344 2.657201 3.464860 -0.336736 1.316961 -1.851104 -2.280180 -1.966295 1.054817 2.760514 -2.012728 0.768029 -2.677419 -2.194857
wb_dma_ch_rf/always_27/stmt_1 3.828063 -0.472950 -1.019160 -0.269747 -0.732551 -0.847695 -2.018609 0.211498 -0.522191 1.692186 -0.056315 -0.283226 1.271018 -0.599078 0.205763 -3.299007 -0.478101 2.707967 -2.104845 -4.600226
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.002806 -0.952784 1.395523 -2.460750 2.260127 -0.818669 2.859318 -1.299310 2.140438 -2.395196 0.189612 0.958412 -4.549665 -4.390004 -1.616138 1.341209 -5.670494 0.274847 -2.272396 2.226231
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_sel/wire_valid 1.640087 -0.971768 0.779649 1.850958 -0.808145 2.331452 -1.598341 2.242190 0.160296 1.795675 -0.324676 2.299965 2.207565 0.729228 2.072336 -0.885957 -5.402074 2.142554 3.928288 -0.874727
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/wire_chunk_cnt_is_0_d 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_sel/assign_109_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.093571 -0.553981 3.031595 5.005778 0.780431 1.016886 -0.268827 -1.697176 0.464326 3.540817 0.462881 -0.721805 -3.358610 3.190073 -1.429362 1.476862 2.162908 -1.216204 0.482661 -3.912217
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_de/assign_75_mast1_dout -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma/constraint_csr -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_ch_rf/always_5/if_1 -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_pri_enc/wire_pri21_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_157_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_wb_mast/assign_1/expr_1 0.358230 2.100640 -2.602513 0.487150 0.252998 1.778646 2.708817 -2.145390 5.166308 -0.186286 2.647238 2.158717 -1.510287 -3.130586 -4.486261 -1.369632 -4.231322 -1.539565 -0.566124 -0.076724
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_de/reg_mast1_adr 1.476125 -0.040764 0.365227 3.073955 1.919893 0.111154 0.951727 1.245487 4.833961 -0.777683 0.662974 0.370312 0.506682 3.398456 -0.713820 1.379845 -5.545225 1.379812 3.314225 -1.256740
wb_dma_ch_pri_enc/wire_pri17_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/input_ch2_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_ch_rf/assign_13_ch_txsz_we 1.203902 -0.502846 -3.580781 0.150169 -1.155153 -2.257821 -0.015165 0.707107 0.000681 -0.619602 -0.088157 -3.689149 -0.047173 -1.872901 -2.066183 -2.539648 1.359817 2.882843 -1.964878 -0.761642
wb_dma_ch_sel/assign_130_req_p0 0.449301 -0.364824 0.379065 -1.201464 1.747917 1.538643 1.551125 1.869527 3.392447 1.409944 0.441416 -2.755795 -2.357744 -2.909240 1.064471 2.043439 0.101006 0.764144 -4.746439 -3.074862
wb_dma_ch_arb/always_1/if_1/stmt_2 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_sel/assign_106_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_pri_enc/wire_pri28_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_rf/always_10/if_1/if_1/block_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_rf/always_11/if_1/if_1 0.729939 -2.741703 1.485880 0.731977 3.428681 0.511725 0.848684 -1.001724 2.924389 1.066337 1.282235 0.322630 -1.364410 -2.284450 0.893439 1.510261 -2.399016 0.941908 -3.228857 -3.093596
wb_dma_wb_if/wire_slv_adr -1.650130 1.690104 0.746789 2.175380 1.186069 -0.337454 -3.649936 -5.219666 1.210111 1.117545 1.531789 2.565336 -5.030520 0.068572 -1.794125 -3.274812 -0.316188 -5.696924 3.879838 -2.851940
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_sel/input_ch1_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma/wire_pt1_sel_i 0.803910 2.019446 -3.147295 -1.261754 2.073261 0.754516 1.690433 1.413940 4.241243 -3.098490 1.679477 -1.061313 -2.457697 -1.106854 -2.761677 0.788479 -2.677526 0.550583 -0.091999 1.196247
wb_dma_ch_sel/always_47/case_1/stmt_1 0.337191 -0.196157 -0.488736 2.914643 -0.129686 -0.760256 1.154915 0.126793 3.717037 -2.036482 0.199986 -0.756882 2.706813 -0.668876 1.362949 0.865142 -1.393096 1.108171 0.085394 0.296953
wb_dma/wire_pt1_sel_o -0.971680 -2.266496 0.942708 -0.091437 2.147014 0.609473 0.360132 -2.385032 0.696121 -1.857910 1.070292 1.592306 0.981691 -3.030391 0.696862 1.114872 -1.324846 -0.592683 -1.948122 2.152594
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_pri_enc/inst_u16 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/always_48/case_1 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_sel/input_ch7_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
assert_wb_dma_rf/input_ch0_txsz -0.150713 1.415636 -0.002425 3.659951 -0.427834 0.065855 0.363020 -2.113330 0.441927 -1.068426 1.735550 -0.088226 -2.612301 -1.148134 -2.141000 0.061573 3.373353 0.528403 -0.700407 0.852700
assert_wb_dma_rf 0.741703 1.713597 0.981284 4.517641 -0.079441 -1.114681 0.449924 -3.172482 1.067040 -1.117073 1.583522 1.125715 -0.765999 -0.530619 -0.413240 -0.536220 3.145182 -0.003447 -0.187097 0.424091
wb_dma_ch_rf/reg_ch_am0_r -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_rf/always_4/if_1 -2.695165 -0.905133 -1.092844 2.965410 1.043804 1.704613 0.095184 -1.140094 -1.782133 -2.635904 1.056698 -0.107274 0.900171 0.279180 -1.229730 1.817322 2.093780 -1.307573 1.268903 4.589956
wb_dma_de/always_4/if_1/if_1/stmt_1 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_de/always_14/stmt_1/expr_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/wire_use_ed -2.268568 -1.910088 -5.575067 -4.932895 4.566043 1.514307 -4.133847 1.514240 1.287974 -2.468637 2.793763 -1.932326 -2.313039 2.174330 -1.597957 1.581930 0.546145 -2.766731 0.970920 -2.540589
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.846419 -3.980022 2.314196 3.457079 0.024906 -1.290009 0.229066 -2.078278 0.274582 -0.076012 -0.882570 -0.729906 1.215368 2.540528 -0.283189 2.410920 -0.978332 -0.494018 1.340597 0.165399
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_sel/input_nd_i 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
assert_wb_dma_ch_sel/input_req_i 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_rf/reg_ch_rl -1.061285 -1.178967 -1.005777 4.732878 -0.379418 -0.851831 -0.421239 0.217737 -1.313499 1.352356 -1.173872 -3.742340 2.136746 2.617703 0.388984 -0.156136 3.925707 0.948829 1.808588 -1.605642
wb_dma_de/reg_paused -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_wb_if/wire_mast_drdy -1.844599 -3.468354 -3.793565 -0.371109 -1.103512 4.442684 -1.354043 3.229993 -1.790185 3.055810 1.872817 1.083101 0.217866 -4.727640 -0.698822 -0.852478 -2.882763 2.980758 0.469180 0.098974
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 1.647899 -0.919735 -0.994135 4.037670 2.639524 2.688544 -0.463236 1.711793 -0.403384 0.853170 1.145015 -1.133308 0.729732 2.095847 0.055453 1.074921 0.632330 2.826771 1.443058 -1.754101
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_sel/assign_100_valid/expr_1 0.384317 1.204138 -0.480981 2.806241 -1.296100 2.308183 -2.167137 3.451203 1.197684 3.352835 -0.305268 -2.105468 -0.339216 0.693741 2.506099 -0.529106 1.285851 0.793449 2.002516 -4.189677
wb_dma_wb_if/inst_u1 1.812538 2.200069 2.524814 1.077990 -1.182949 2.165822 -2.734406 -0.353481 0.352877 -0.063751 1.004283 3.845622 -2.765925 -0.986363 0.712840 -1.172796 -3.037654 -0.149536 1.186855 -0.744269
wb_dma_wb_if/inst_u0 2.547725 1.345265 -3.530365 -1.435903 -0.311488 1.990574 1.718467 1.792627 -0.757936 2.468420 1.776454 2.394200 -1.989219 -0.019824 -4.869386 -2.273808 -3.426370 2.798948 1.104115 -1.147482
wb_dma_ch_sel 0.550698 -1.826594 -0.295012 -2.647630 -0.469085 -0.223302 -2.764060 1.871522 -0.071056 1.955832 -1.481136 -1.824080 1.237516 0.793799 2.101485 -0.957991 -1.660634 0.060115 -0.281905 -4.472994
wb_dma_rf/input_de_csr_we 1.939303 0.086622 -4.867523 -4.287814 3.192884 1.557768 -0.591356 2.560243 0.306039 -2.085913 2.046964 -1.769513 -1.930634 0.100311 -3.273647 -0.094117 -1.225617 1.792952 -1.326017 -0.483485
wb_dma_rf/wire_ch0_adr0 -3.402092 -0.416888 -3.431477 2.499643 2.151322 1.245723 -2.035447 0.728672 1.202318 0.196395 0.756598 -2.857473 0.024785 2.561190 0.532500 0.808668 2.345423 -2.832755 4.680768 -2.203133
wb_dma_rf/wire_ch0_adr1 0.303687 2.530300 0.002270 4.229581 -1.462140 0.677255 1.798952 -1.006805 1.754871 0.811617 1.493559 -0.961787 -2.168992 -1.548389 -1.840925 -0.277365 3.744377 0.543238 -1.265115 0.342219
wb_dma_de/always_9/stmt_1/expr_1 -0.494773 -1.396767 -1.253639 -0.729571 -0.054811 -3.290138 2.428503 0.994344 3.276488 -0.926847 -0.885470 -4.759501 -1.137265 -2.250105 -0.849041 0.470454 -0.238115 1.890030 -3.405428 -0.383604
wb_dma_ch_sel/always_42/case_1/cond 1.712654 -2.576311 -1.596556 -0.783096 2.088426 -0.162473 -1.822563 -0.358066 -3.588883 -0.529075 -0.473129 -0.697089 2.943489 2.662772 -0.832665 -0.891277 -0.055388 1.830825 0.141692 -1.351743
wb_dma_wb_slv/input_wb_cyc_i 1.701197 2.524268 1.708856 0.596387 2.427601 1.995928 3.602895 1.196700 1.233459 1.959788 0.009902 -0.206927 -6.334616 -1.638031 -3.261119 -0.963037 -5.071729 1.568675 1.013141 1.287319
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_de/reg_tsz_cnt 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_sel/reg_ndr 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_de/assign_83_wr_ack/expr_1 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_de/reg_de_txsz_we 0.257312 -0.531606 -2.598142 -0.255564 0.548560 -1.973196 1.565450 -0.465114 0.391381 -0.256809 0.279269 -3.403004 -2.915838 -1.839599 -3.923727 -1.384475 0.984270 1.855413 -2.629882 -0.315411
wb_dma_ch_rf/reg_pointer_sr -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_rf/input_de_adr1_we -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -1.399882 -1.933466 -1.922615 -3.704963 2.399203 -1.194785 -3.546217 0.714702 4.834121 -2.275713 0.698385 -0.817833 -1.461008 -3.263020 2.896210 0.358395 -2.492431 -1.096209 -1.315508 -2.588248
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/always_43/case_1/cond 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_rf/reg_ch_adr0_r -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_pri_enc/input_valid -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_pri_enc/reg_pri_out1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.663445 -0.209240 -3.147047 2.961174 -1.700220 2.213057 1.363859 2.591306 0.511320 -0.543935 1.022227 -1.106901 0.414613 -0.396721 -2.425787 0.833346 -0.963020 2.487558 2.625970 2.985164
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.295691 -1.485728 -2.247472 0.823589 1.588647 0.580422 -0.379930 -0.733093 -0.636746 -3.885330 0.981525 -0.020822 2.761628 2.525441 -1.792906 1.147150 -1.778021 0.183207 2.122406 1.897681
wb_dma_ch_arb/always_2/block_1/case_1/if_2 2.102347 -1.355422 1.002220 1.527332 3.366812 2.621805 -1.641013 -1.288682 -1.693157 -1.125127 1.626858 3.194884 1.601253 -1.521433 2.354693 0.620817 -0.373457 1.439555 -0.779870 0.025229
wb_dma_ch_sel/input_req_i 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_rf/assign_4_dma_abort/expr_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/always_1/case_1/stmt_8 -1.249717 -1.530219 -0.784520 0.654483 2.606285 -2.245374 -1.147833 -0.131147 0.765527 -1.080096 0.663880 -1.236425 0.995347 0.924410 2.316528 0.199088 1.689918 -1.295289 1.304901 0.885640
wb_dma_ch_rf/wire_ptr_inv 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.121972 -0.829783 -0.712416 0.997867 1.790921 0.372737 -0.608479 -2.898455 0.837477 1.038366 1.727240 1.607496 -2.290231 -1.830654 -1.592512 -1.168183 -0.729387 -1.798249 0.060085 -1.683037
wb_dma_ch_sel/assign_138_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_rf/always_1/case_1/stmt_1 -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma_rf/always_1/case_1/stmt_6 -4.141386 -1.557049 3.607996 3.656729 1.637606 0.621387 0.958351 -1.162828 1.629838 -0.491311 0.067820 -1.167845 -3.920253 0.596941 -0.383381 4.548113 0.471730 -1.841147 -0.389600 0.527582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_sel/always_43/case_1 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_sel/assign_9_pri2 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_pri_enc_sub/always_1/case_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_rf/always_2/if_1 -0.285346 -3.656626 -0.951729 -0.364468 1.607024 0.099401 -2.447173 -2.688760 -2.598354 3.518526 1.376440 0.744302 1.400396 2.742807 -2.306032 -2.022022 0.438491 -2.165456 -0.066833 -2.985706
wb_dma/wire_dma_abort 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_wb_if/input_wb_stb_i -1.206061 0.453158 0.073828 4.622065 0.645470 1.014578 0.700837 -0.440438 1.490846 3.595805 0.947584 -1.581879 -3.861561 0.468639 -1.861369 -0.217951 1.631767 -0.492924 1.239983 -2.799330
wb_dma_rf/input_de_txsz 0.640559 -1.432333 -1.861622 -1.289048 0.823667 -1.772792 1.767559 1.688451 2.236726 -0.704242 -0.358544 -4.150753 -0.588131 -1.881124 -0.741985 0.467757 -0.231101 2.636637 -3.514703 -0.960058
wb_dma_ch_pri_enc/wire_pri3_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/wire_gnt_p1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/wire_gnt_p0 5.184849 3.063117 -0.306689 -0.754499 2.933871 3.755847 0.027586 3.884599 2.022903 -0.122915 1.193078 0.162865 -0.478316 1.709200 0.794307 0.897950 -2.002025 2.493745 -0.328148 -2.224665
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma/input_wb0_err_i 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/always_44/case_1/stmt_4 0.336878 -0.763817 1.060498 1.578166 3.247874 2.770836 0.157468 0.823332 0.445707 -1.896037 1.058918 1.351792 1.224679 1.328592 1.748283 3.435766 -0.913964 0.834229 0.999743 1.493030
wb_dma_ch_sel/always_44/case_1/stmt_1 0.160553 1.838026 -1.498317 4.159325 1.916912 0.385793 -0.976064 -0.341152 0.764770 -0.282669 1.091301 -0.624007 0.430757 2.086976 0.330654 -1.231297 0.952001 -1.934897 4.470933 -0.386355
wb_dma_wb_mast/wire_wb_data_o -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma_de/always_6/if_1/if_1/stmt_1 0.052989 -2.654840 -0.277023 -1.550911 0.806242 -2.903704 1.650314 -0.817125 2.774091 -0.751093 -0.379227 -2.320155 -0.259966 -2.920713 -0.332697 0.264179 -1.625292 1.327287 -4.438164 -1.383949
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_sel/always_38/case_1/cond 2.392747 -0.577471 -0.364720 1.670343 -1.156826 -1.330111 -1.670851 0.117844 1.241400 1.587870 -0.291187 -1.169764 1.065392 -1.451683 1.481752 -2.486174 0.100757 2.218055 -1.790842 -4.393579
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.054437 0.958418 -3.577332 2.573763 -1.202011 -0.347410 -0.089373 -0.282821 -1.062330 -1.325620 1.189190 -0.527109 0.424106 -2.062295 -2.775248 -3.290862 0.632140 3.156384 0.334486 1.530029
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.640559 -1.432333 -1.861622 -1.289048 0.823667 -1.772792 1.767559 1.688451 2.236726 -0.704242 -0.358544 -4.150753 -0.588131 -1.881124 -0.741985 0.467757 -0.231101 2.636637 -3.514703 -0.960058
wb_dma_de/assign_4_use_ed -2.268568 -1.910088 -5.575067 -4.932895 4.566043 1.514307 -4.133847 1.514240 1.287974 -2.468637 2.793763 -1.932326 -2.313039 2.174330 -1.597957 1.581930 0.546145 -2.766731 0.970920 -2.540589
assert_wb_dma_wb_if/assert_a_wb_stb -1.022187 -1.447802 0.291241 0.293914 2.617468 1.429345 1.636568 -0.668860 0.963080 -1.797752 1.159483 0.520288 0.424065 -2.293447 0.259324 1.952934 -0.942088 0.280991 -0.883787 3.342269
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.014791 -2.892059 -1.117741 1.132804 1.849428 -1.148643 0.433847 0.386658 1.943744 0.843795 0.118068 -4.011254 -0.671676 -1.241201 -0.080866 0.617918 0.750955 1.940183 -3.091255 -3.305393
wb_dma_ch_sel/assign_132_req_p0 2.347298 0.950903 1.597613 0.754232 1.430306 3.118634 0.180495 2.799780 -0.721485 3.878514 -0.089484 -1.880644 -2.548451 -0.254628 1.361020 0.745765 1.919296 1.961849 -2.206450 -3.736114
wb_dma_ch_rf/always_25/if_1 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_de/wire_rd_ack 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma/wire_slv0_adr -1.897322 1.671794 0.626268 1.483244 0.804662 -1.171437 -3.886961 -5.539362 1.150479 0.078061 0.463545 0.953340 -4.515986 -0.227764 -1.823483 -3.212194 0.847249 -5.706716 2.409354 -2.657736
wb_dma_rf/input_dma_busy -2.212160 -3.707777 3.098473 1.199109 0.439389 -2.245019 0.051096 -1.405574 0.002044 -1.934072 -2.076249 -2.963906 0.291581 2.015724 0.801766 4.006013 1.317043 0.440404 -2.386374 -1.200511
wb_dma_ch_sel/assign_96_valid/expr_1 -0.594106 0.512883 -3.386867 1.362180 -2.439349 2.883555 -1.460745 0.541000 0.952650 3.161277 1.598880 -0.178208 2.800309 1.590440 -0.675389 -0.883296 1.329549 -1.990580 0.346076 -7.701809
wb_dma_ch_sel/always_4/stmt_1 2.392747 -0.577471 -0.364720 1.670343 -1.156826 -1.330111 -1.670851 0.117844 1.241400 1.587870 -0.291187 -1.169764 1.065392 -1.451683 1.481752 -2.486174 0.100757 2.218055 -1.790842 -4.393579
wb_dma_rf/wire_pointer2_s -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_de/reg_chunk_dec 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_de/reg_chunk_cnt_is_0_r 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma/wire_wb0_cyc_o -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 2.744592 0.495484 0.393161 -1.255203 1.273364 2.368038 -2.045251 2.907576 0.595284 -0.680531 -0.234597 2.182664 0.079455 2.249727 1.639337 0.736394 -5.252475 2.242062 3.070707 -2.521648
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.496430 -0.610329 0.483540 -3.445052 4.342726 3.953955 -3.277108 2.289151 -3.460087 0.662629 0.021755 -0.253690 -1.333867 -0.222975 1.901575 0.234490 -0.986209 1.283912 -1.603595 -3.107321
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_rf/reg_ch_adr1_r -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma/input_wb0_cyc_i 1.342546 2.890801 -0.108853 1.078575 1.918764 -0.823871 3.095043 1.068831 1.990973 -0.184347 -0.094228 -0.534620 -6.842547 1.403753 -4.296721 0.015262 -4.504130 1.381770 1.870523 -1.181835
wb_dma_ch_sel/always_8/stmt_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.359006 -0.145451 -3.606832 -0.658817 1.796791 1.325853 -0.448594 1.159307 -1.369520 -2.829676 1.352435 -0.459370 1.645003 0.513028 -1.986739 -0.485369 -0.704737 2.681247 0.096002 1.314811
wb_dma_wb_slv 1.812538 2.200069 2.524814 1.077990 -1.182949 2.165822 -2.734406 -0.353481 0.352877 -0.063751 1.004283 3.845622 -2.765925 -0.986363 0.712840 -1.172796 -3.037654 -0.149536 1.186855 -0.744269
wb_dma_de/inst_u0 -1.360532 0.007184 -1.494915 2.176079 1.385483 2.127299 -0.122986 1.074664 3.492531 -3.645598 0.757352 0.014007 3.495581 0.282646 2.896401 3.237815 -0.932265 -0.358728 2.357259 0.822719
wb_dma_de/inst_u1 0.215171 1.187705 -0.363046 1.484992 1.010846 -0.201193 2.641779 0.295780 5.890265 -2.630015 0.781411 -0.790790 0.501975 -1.959102 0.793565 1.741814 -2.570763 -0.073539 -0.815302 0.597565
wb_dma_pri_enc_sub/input_pri_in 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 0.257312 -0.531606 -2.598142 -0.255564 0.548560 -1.973196 1.565450 -0.465114 0.391381 -0.256809 0.279269 -3.403004 -2.915838 -1.839599 -3.923727 -1.384475 0.984270 1.855413 -2.629882 -0.315411
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/reg_de_adr1_we -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 4.583404 1.771543 -1.762942 2.426587 -0.840892 0.773645 -0.227757 -0.452116 1.073584 0.757036 1.807870 2.680977 1.436977 0.210433 -2.213040 -3.529335 -2.762140 2.609907 0.749654 -2.092469
wb_dma_ch_sel/always_46/case_1 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_rf/assign_11_ch_csr_we 1.777618 2.174293 0.757656 -1.727376 0.903419 2.568410 -2.671854 3.708208 2.485961 1.384917 -0.035256 0.353741 -3.903825 -0.310414 1.999810 0.156862 -3.025942 0.407488 0.453230 -4.668663
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.521890 -2.306436 -2.849081 -0.844732 0.498739 -2.671202 1.265949 0.088717 -0.039832 -2.844094 -0.418817 -3.664740 1.769986 -1.495935 -1.534881 -0.108053 0.844566 3.053830 -3.257401 1.237128
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma/wire_de_adr0_we -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_wb_slv/wire_rf_sel -0.295804 -1.630299 3.917133 2.979092 1.516243 -0.193399 3.691664 -0.828406 -1.333907 5.166295 -0.648829 -0.015980 -3.442953 3.715095 -2.051373 2.190612 0.589709 1.216847 0.094331 -2.452696
assert_wb_dma_wb_if -1.022187 -1.447802 0.291241 0.293914 2.617468 1.429345 1.636568 -0.668860 0.963080 -1.797752 1.159483 0.520288 0.424065 -2.293447 0.259324 1.952934 -0.942088 0.280991 -0.883787 3.342269
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_sel/assign_120_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma/wire_wb1s_data_o -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma_de/wire_adr0_cnt_next1 -1.360532 0.007184 -1.494915 2.176079 1.385483 2.127299 -0.122986 1.074664 3.492531 -3.645598 0.757352 0.014007 3.495581 0.282646 2.896401 3.237815 -0.932265 -0.358728 2.357259 0.822719
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma/wire_pt0_sel_o 0.803910 2.019446 -3.147295 -1.261754 2.073261 0.754516 1.690433 1.413940 4.241243 -3.098490 1.679477 -1.061313 -2.457697 -1.106854 -2.761677 0.788479 -2.677526 0.550583 -0.091999 1.196247
wb_dma/wire_pt0_sel_i -0.971680 -2.266496 0.942708 -0.091437 2.147014 0.609473 0.360132 -2.385032 0.696121 -1.857910 1.070292 1.592306 0.981691 -3.030391 0.696862 1.114872 -1.324846 -0.592683 -1.948122 2.152594
wb_dma_ch_rf/always_11 0.729939 -2.741703 1.485880 0.731977 3.428681 0.511725 0.848684 -1.001724 2.924389 1.066337 1.282235 0.322630 -1.364410 -2.284450 0.893439 1.510261 -2.399016 0.941908 -3.228857 -3.093596
wb_dma_ch_rf/always_10 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_rf/always_17 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_rf/always_19 -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_ch_rf/input_de_csr_we 1.939303 0.086622 -4.867523 -4.287814 3.192884 1.557768 -0.591356 2.560243 0.306039 -2.085913 2.046964 -1.769513 -1.930634 0.100311 -3.273647 -0.094117 -1.225617 1.792952 -1.326017 -0.483485
wb_dma_ch_sel/assign_147_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.194706 -1.171973 0.006515 1.740748 1.987137 -0.095239 0.679455 -0.833450 1.624112 1.111668 0.856934 -1.512225 -2.685996 -0.648614 -0.881636 0.798347 0.582439 -0.442886 -0.762211 -1.666822
wb_dma_wb_if/wire_slv_dout -1.860093 2.389898 -1.571437 3.351864 -1.796015 3.419086 -2.438682 -0.548450 -0.943313 3.422455 1.541392 0.052725 -5.449712 0.204286 -4.841383 -2.922759 0.446949 -2.520542 3.801581 -1.181370
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.110493 -3.566272 -1.880351 0.759064 -0.743245 -2.604809 -1.783216 -1.684640 -1.070799 2.562402 -0.237215 -1.308771 0.386703 -1.528075 -1.387861 -3.904593 -0.990238 1.091796 -0.265034 -2.780345
wb_dma/wire_pointer 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_de/assign_75_mast1_dout/expr_1 -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma/wire_ch3_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_ch_rf/assign_27_ptr_inv 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/reg_adr1_inc -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/input_ch6_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_de/input_mast0_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/assign_68_de_txsz/expr_1 0.234395 -1.249102 -2.309447 0.461033 -1.856856 -3.960883 1.069837 0.928423 1.522639 -1.078903 -1.200300 -5.096764 0.156796 -2.090061 -0.976290 -1.323291 1.079536 3.018189 -2.668073 -0.622484
wb_dma/wire_ch2_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_rf/input_ndnr 2.810999 0.174292 -3.244586 -0.834662 2.492504 1.535732 0.643921 2.085613 1.320704 -0.491535 1.821120 -1.540543 -1.416116 -2.136474 -1.710196 -0.579801 -0.982360 3.277354 -2.267218 -1.102835
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/always_19/stmt_1 1.476125 -0.040764 0.365227 3.073955 1.919893 0.111154 0.951727 1.245487 4.833961 -0.777683 0.662974 0.370312 0.506682 3.398456 -0.713820 1.379845 -5.545225 1.379812 3.314225 -1.256740
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -1.513644 -0.843126 -2.669922 1.266538 0.500088 -0.801582 -0.920725 -1.773319 -0.399299 0.486864 0.547831 -1.905642 -1.058499 -0.298587 -2.296760 -1.494057 2.249085 -0.825524 0.078426 -1.763925
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -1.795294 1.058043 -3.549032 0.798426 0.314320 0.736684 -2.634929 -2.886490 4.003113 -2.011679 0.787239 0.149952 1.560198 -1.065344 -1.448543 -1.276482 -0.134233 -3.551977 -0.167773 -2.747616
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_de/assign_78_mast0_go/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma/assign_6_pt1_sel_i 0.803910 2.019446 -3.147295 -1.261754 2.073261 0.754516 1.690433 1.413940 4.241243 -3.098490 1.679477 -1.061313 -2.457697 -1.106854 -2.761677 0.788479 -2.677526 0.550583 -0.091999 1.196247
wb_dma/wire_mast1_adr 1.476125 -0.040764 0.365227 3.073955 1.919893 0.111154 0.951727 1.245487 4.833961 -0.777683 0.662974 0.370312 0.506682 3.398456 -0.713820 1.379845 -5.545225 1.379812 3.314225 -1.256740
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_wb_slv/input_wb_stb_i -1.206061 0.453158 0.073828 4.622065 0.645470 1.014578 0.700837 -0.440438 1.490846 3.595805 0.947584 -1.581879 -3.861561 0.468639 -1.861369 -0.217951 1.631767 -0.492924 1.239983 -2.799330
wb_dma_de/reg_adr1_cnt 0.600225 2.066302 0.410042 3.388086 -0.593984 0.417721 3.346723 0.721594 5.539442 -0.589853 0.492121 -0.713441 0.211207 -1.503007 0.279001 1.195767 -1.806801 0.723520 -0.439890 0.375301
wb_dma_ch_sel/always_42/case_1/stmt_4 2.359006 -0.145451 -3.606832 -0.658817 1.796791 1.325853 -0.448594 1.159307 -1.369520 -2.829676 1.352435 -0.459370 1.645003 0.513028 -1.986739 -0.485369 -0.704737 2.681247 0.096002 1.314811
wb_dma_ch_sel/always_42/case_1/stmt_2 1.969152 -1.625828 -1.895898 0.020597 1.577363 -0.683584 0.338402 -2.052567 -1.008994 -1.644884 1.422268 1.145493 0.745662 -2.610043 -2.071481 -1.762340 -1.190428 2.411842 -2.160101 0.943069
wb_dma_ch_sel/always_42/case_1/stmt_3 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.838441 -0.259694 -4.397809 -5.044781 5.071764 0.169895 -1.132295 3.031104 0.883289 0.419626 -0.503664 -5.885560 -2.112878 -1.907690 1.964437 -0.581099 1.224606 -1.842747 -0.432164 -3.020243
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -2.695165 -0.905133 -1.092844 2.965410 1.043804 1.704613 0.095184 -1.140094 -1.782133 -2.635904 1.056698 -0.107274 0.900171 0.279180 -1.229730 1.817322 2.093780 -1.307573 1.268903 4.589956
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.122583 2.863775 0.313760 2.080408 1.184830 0.733265 1.461156 -0.305398 2.364574 0.327976 -1.473810 -3.756156 -0.510962 2.333349 -1.427607 0.153279 0.955099 -1.483685 0.136928 -1.743496
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -1.423593 1.329637 -2.177123 0.720923 0.450516 1.845012 -2.385044 -2.965903 3.366788 -2.436525 -0.300438 -0.616253 0.858739 -1.863218 -1.587174 -0.967782 -1.551580 -3.567291 -0.576425 -2.320424
wb_dma_ch_sel/always_3/stmt_1/expr_1 2.810999 0.174292 -3.244586 -0.834662 2.492504 1.535732 0.643921 2.085613 1.320704 -0.491535 1.821120 -1.540543 -1.416116 -2.136474 -1.710196 -0.579801 -0.982360 3.277354 -2.267218 -1.102835
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.554970 -1.003221 0.182491 -1.425464 3.961088 1.346346 1.268937 1.807201 4.030447 -0.259820 0.858024 -2.052203 -2.775661 -1.687512 1.185434 3.127995 -1.864039 -0.161319 -2.124358 -1.707497
wb_dma/wire_txsz 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_de/always_14/stmt_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_wb_slv/reg_rf_ack -1.206061 0.453158 0.073828 4.622065 0.645470 1.014578 0.700837 -0.440438 1.490846 3.595805 0.947584 -1.581879 -3.861561 0.468639 -1.861369 -0.217951 1.631767 -0.492924 1.239983 -2.799330
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.392747 -0.577471 -0.364720 1.670343 -1.156826 -1.330111 -1.670851 0.117844 1.241400 1.587870 -0.291187 -1.169764 1.065392 -1.451683 1.481752 -2.486174 0.100757 2.218055 -1.790842 -4.393579
wb_dma/wire_de_csr_we 1.939303 0.086622 -4.867523 -4.287814 3.192884 1.557768 -0.591356 2.560243 0.306039 -2.085913 2.046964 -1.769513 -1.930634 0.100311 -3.273647 -0.094117 -1.225617 1.792952 -1.326017 -0.483485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.295804 -1.630299 3.917133 2.979092 1.516243 -0.193399 3.691664 -0.828406 -1.333907 5.166295 -0.648829 -0.015980 -3.442953 3.715095 -2.051373 2.190612 0.589709 1.216847 0.094331 -2.452696
wb_dma/wire_ch1_txsz 0.412691 -0.041407 -2.322524 0.923344 0.896628 -0.626021 0.076189 -3.211884 0.304029 -2.512316 1.786114 2.150034 -0.117910 -2.449381 -2.970921 -2.169410 -1.821416 0.067778 0.178530 1.907817
wb_dma_rf/inst_u9 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u8 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u7 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_rf/inst_u6 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_rf/inst_u5 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_rf/inst_u4 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_rf/inst_u3 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_rf/inst_u1 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_rf/inst_u0 -0.330418 0.014159 0.221250 -0.897794 -1.520258 -0.929201 -2.870396 0.763096 0.892401 2.617247 -1.202891 -1.694462 -0.443001 0.327470 2.072390 -1.981602 0.057377 -1.615261 0.703802 -4.431489
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.602365 -0.600711 -1.351722 -3.846168 1.576352 -0.686472 -2.153493 0.549620 6.298963 -1.431619 0.979814 -0.531132 -1.698554 -3.183981 2.183808 0.616138 -2.343930 -1.520132 -2.927772 -3.458291
wb_dma_inc30r/assign_2_out -1.373553 0.103030 0.204289 1.208474 1.315499 -2.228371 3.303485 0.202012 6.328872 -2.177388 -0.120958 -2.509649 1.073433 -1.739454 2.678812 2.323889 -1.185183 -1.311250 -0.837144 0.365439
wb_dma/wire_mast1_din -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma_ch_sel/assign_2_pri0 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_rf/input_de_adr0_we -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_wb_mast/always_1/if_1/stmt_1 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_ch_sel/always_48/case_1/cond 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_rf/input_wb_rf_we 3.893542 3.914519 1.731504 -0.377086 -1.201107 1.662862 -3.945965 1.705556 1.373768 -0.388035 0.805482 1.628225 -2.459990 1.095797 1.359945 -0.365818 1.076023 0.856907 -1.587650 -4.038279
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/assign_7_pt0_sel_i -0.971680 -2.266496 0.942708 -0.091437 2.147014 0.609473 0.360132 -2.385032 0.696121 -1.857910 1.070292 1.592306 0.981691 -3.030391 0.696862 1.114872 -1.324846 -0.592683 -1.948122 2.152594
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_wb_mast/wire_mast_pt_out -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
assert_wb_dma_ch_arb/input_state -0.712615 -1.962497 -0.078492 2.163406 3.290579 0.827463 0.810468 0.444246 3.650087 1.662411 1.295820 -2.537243 -2.731231 -1.334930 0.285881 1.870059 -0.163134 0.494177 -1.874749 -3.521502
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma/wire_ch0_csr 1.334958 -0.362842 -1.968210 -4.389609 0.690377 -1.422452 -1.235067 -2.382213 2.350188 -1.083085 -1.471268 -2.819172 0.829814 -1.970419 -0.442467 -2.553260 -2.771155 -2.617675 -2.278538 -5.549606
wb_dma_de/assign_69_de_adr0/expr_1 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_wb_slv/wire_pt_sel -1.002806 -0.952784 1.395523 -2.460750 2.260127 -0.818669 2.859318 -1.299310 2.140438 -2.395196 0.189612 0.958412 -4.549665 -4.390004 -1.616138 1.341209 -5.670494 0.274847 -2.272396 2.226231
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.736542 -4.799058 -1.986901 -0.490906 1.695933 0.480536 -1.046554 -1.255598 -1.826619 4.218411 0.801164 0.241986 3.116889 1.530004 -1.324269 -2.075908 -1.985535 -1.223652 1.099679 -2.179495
wb_dma_ch_sel/wire_de_start 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_wb_mast/assign_3_mast_drdy -1.844599 -3.468354 -3.793565 -0.371109 -1.103512 4.442684 -1.354043 3.229993 -1.790185 3.055810 1.872817 1.083101 0.217866 -4.727640 -0.698822 -0.852478 -2.882763 2.980758 0.469180 0.098974
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_de/always_5/stmt_1 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/input_mast1_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/reg_mast0_adr -1.428861 1.028775 -2.271611 4.066652 -2.714703 2.280279 3.128737 2.709462 1.596392 1.258180 0.772026 -1.941019 -0.410848 -1.018960 -2.635550 0.774077 0.273055 2.452331 1.251618 2.230383
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 3.321604 1.866205 -3.184004 2.158156 1.739463 2.619574 0.134049 1.944025 -0.888155 0.192346 1.809432 0.351216 -1.375713 -0.709333 -2.529829 -2.094940 -0.797562 3.930675 1.753389 0.728159
wb_dma_ch_rf/assign_15_ch_am0_we -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_rf/inst_u2 2.477549 1.649731 -2.472283 -2.095328 -0.233465 3.328329 -3.300725 3.338042 -0.739060 -0.316312 0.448180 -0.540987 1.135051 -0.982864 1.704991 -1.183214 -0.062003 0.814794 -0.686402 -2.136865
wb_dma_ch_rf/wire_ch_adr1_dewe -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_rf/always_17/if_1 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_de/assign_71_de_csr 2.359006 -0.145451 -3.606832 -0.658817 1.796791 1.325853 -0.448594 1.159307 -1.369520 -2.829676 1.352435 -0.459370 1.645003 0.513028 -1.986739 -0.485369 -0.704737 2.681247 0.096002 1.314811
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/always_42/case_1 -0.657139 -0.811880 -3.982217 -6.203272 4.555201 1.007272 -1.584588 0.511273 -0.577007 0.427271 0.530714 -2.849388 -1.499593 -0.995215 -0.212119 -1.004389 -0.100070 -3.365359 -1.090116 -3.683707
wb_dma_ch_sel/always_1/stmt_1/expr_1 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_sel/always_6/stmt_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_rf/reg_ch_chk_sz_r 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_ch_sel/always_3/stmt_1 2.810999 0.174292 -3.244586 -0.834662 2.492504 1.535732 0.643921 2.085613 1.320704 -0.491535 1.821120 -1.540543 -1.416116 -2.136474 -1.710196 -0.579801 -0.982360 3.277354 -2.267218 -1.102835
wb_dma/wire_pointer2_s -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.540491 -2.899205 1.371491 1.955234 2.139316 -1.500099 3.836041 -1.350053 -0.099577 -0.199221 -0.329033 0.523022 -0.176437 1.612991 -1.211619 2.814364 -1.991612 1.143158 0.903445 1.638499
wb_dma_ch_rf/input_de_txsz 0.640559 -1.432333 -1.861622 -1.289048 0.823667 -1.772792 1.767559 1.688451 2.236726 -0.704242 -0.358544 -4.150753 -0.588131 -1.881124 -0.741985 0.467757 -0.231101 2.636637 -3.514703 -0.960058
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_wb_if/input_pt_sel_i -0.480289 0.188303 -1.610260 -2.419892 1.886171 2.103107 0.718797 -0.819229 4.333248 -2.478798 2.297265 0.953538 -1.590472 -5.006852 -1.755002 0.263893 -3.689524 -1.144847 -2.297105 2.200477
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.622569 -1.007110 -4.937900 0.377420 -1.458008 4.329595 -0.571924 3.870657 -1.014234 -0.226314 2.000468 -0.294048 0.311301 -3.878714 -1.880162 -0.302065 -1.264242 4.091623 0.316857 2.504880
wb_dma/wire_mast0_go -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_1/stmt_1 -1.061285 -1.178967 -1.005777 4.732878 -0.379418 -0.851831 -0.421239 0.217737 -1.313499 1.352356 -1.173872 -3.742340 2.136746 2.617703 0.388984 -0.156136 3.925707 0.948829 1.808588 -1.605642
wb_dma_ch_rf/always_10/if_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_165_req_p1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.888668 -0.649200 -2.521961 -0.422531 1.513557 -0.232341 1.874942 1.172697 0.917218 -2.455024 0.809920 -1.797282 0.623327 -1.979473 -1.438150 0.313961 -0.738099 3.533123 -2.516681 1.530468
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_sel/always_2/stmt_1 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_sel/assign_115_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.971431 -3.648801 -2.921111 -4.343533 1.958385 -2.934208 -3.862223 1.102427 2.279497 -2.897333 0.920618 -0.263498 1.170693 0.070012 1.683018 0.397726 -0.857282 0.873609 -1.098204 -0.723182
wb_dma/wire_de_txsz 0.234395 -1.249102 -2.309447 0.461033 -1.856856 -3.960883 1.069837 0.928423 1.522639 -1.078903 -1.200300 -5.096764 0.156796 -2.090061 -0.976290 -1.323291 1.079536 3.018189 -2.668073 -0.622484
wb_dma_wb_slv/input_slv_pt_in -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
assert_wb_dma_ch_sel/input_ch0_csr 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.264382 0.023997 -4.844687 2.457609 -3.230635 1.241028 -0.628230 1.835643 -0.681828 -1.060202 1.291821 -0.618920 0.875495 -3.680315 -2.464433 -2.729440 -0.818533 4.134665 1.169878 2.407770
wb_dma_ch_sel/assign_149_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_de/wire_adr0_cnt_next -1.360532 0.007184 -1.494915 2.176079 1.385483 2.127299 -0.122986 1.074664 3.492531 -3.645598 0.757352 0.014007 3.495581 0.282646 2.896401 3.237815 -0.932265 -0.358728 2.357259 0.822719
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.819734 -1.612537 -2.077507 -3.151878 -0.369588 -1.229101 -2.585305 2.299008 2.885041 3.739648 0.256865 -0.796468 -0.244311 -0.938205 0.439929 -3.570469 -3.782330 0.988608 -0.831070 -4.689940
wb_dma_ch_rf/always_23/if_1/block_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_rf/wire_ch0_txsz 1.439421 0.869325 -2.396765 0.076567 -1.198062 -2.993385 -1.685937 -1.043349 -0.828725 -1.678570 0.692439 -3.204664 -2.980559 -2.106338 -2.456810 -2.689998 4.612863 2.044152 -3.187976 -1.147930
wb_dma_ch_sel/assign_134_req_p0/expr_1 2.347298 0.950903 1.597613 0.754232 1.430306 3.118634 0.180495 2.799780 -0.721485 3.878514 -0.089484 -1.880644 -2.548451 -0.254628 1.361020 0.745765 1.919296 1.961849 -2.206450 -3.736114
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.603790 0.291262 -2.605064 3.721677 -0.454623 0.598018 -2.147859 -0.675248 -2.977934 -0.350153 0.884579 0.117316 2.323508 3.306955 -2.017631 -2.228681 1.816400 1.329878 3.281588 -0.825898
wb_dma_de/always_6/if_1/if_1 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_sel/assign_128_req_p0 0.449301 -0.364824 0.379065 -1.201464 1.747917 1.538643 1.551125 1.869527 3.392447 1.409944 0.441416 -2.755795 -2.357744 -2.909240 1.064471 2.043439 0.101006 0.764144 -4.746439 -3.074862
wb_dma_de/assign_77_read_hold/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/wire_de_adr0 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_wb_mast/always_4 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_wb_mast/always_1 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_rf/wire_ch3_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_ch_rf/reg_ptr_valid 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_de/input_mast0_drdy -2.234348 -3.624486 -2.420320 0.332093 -1.675362 2.715900 -1.492843 1.895975 -3.217238 1.914334 -0.383290 0.157758 1.714035 -2.882695 -0.556060 -0.307704 -0.917272 3.456223 0.000317 0.314691
wb_dma_rf/assign_6_csr_we/expr_1 0.975282 -1.739662 -0.141885 -0.869696 2.327420 0.052198 -3.029368 -2.155611 -3.382771 1.029743 0.878156 0.316674 -0.079605 2.985935 -1.193296 -0.740044 2.666330 -1.134336 -1.250030 -3.680491
wb_dma_ch_sel/assign_154_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 0.257312 -0.531606 -2.598142 -0.255564 0.548560 -1.973196 1.565450 -0.465114 0.391381 -0.256809 0.279269 -3.403004 -2.915838 -1.839599 -3.923727 -1.384475 0.984270 1.855413 -2.629882 -0.315411
wb_dma/wire_ch5_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_pri_enc/wire_pri10_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_20_ch_done_we 2.575835 -1.936118 -1.566332 -0.541273 2.170399 0.315007 -1.616504 0.380944 0.005186 1.399113 0.816745 -0.887150 -0.351965 -1.312829 -0.179849 -1.694356 -1.097960 2.453284 -2.176907 -4.117521
wb_dma_wb_mast/input_wb_ack_i 2.345121 -0.549038 -4.720270 -2.623431 0.037144 0.724480 0.244869 2.320322 -3.311160 0.665508 1.501368 2.202266 -1.060463 0.542718 -4.518546 -2.358202 -3.377608 4.423238 1.845745 -0.000284
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_rf/input_dma_rest -0.295691 -1.485728 -2.247472 0.823589 1.588647 0.580422 -0.379930 -0.733093 -0.636746 -3.885330 0.981525 -0.020822 2.761628 2.525441 -1.792906 1.147150 -1.778021 0.183207 2.122406 1.897681
wb_dma_ch_sel/always_5/stmt_1 0.354106 -3.070920 -1.094343 1.779629 -1.222250 -2.949270 -2.444571 -1.223123 0.959123 1.126317 -0.596734 -1.009999 2.577254 -1.800873 1.510818 -3.366183 -1.629371 1.085629 0.125654 -2.747673
wb_dma_ch_sel/always_40/case_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma/wire_de_csr 2.359006 -0.145451 -3.606832 -0.658817 1.796791 1.325853 -0.448594 1.159307 -1.369520 -2.829676 1.352435 -0.459370 1.645003 0.513028 -1.986739 -0.485369 -0.704737 2.681247 0.096002 1.314811
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.819734 -1.612537 -2.077507 -3.151878 -0.369588 -1.229101 -2.585305 2.299008 2.885041 3.739648 0.256865 -0.796468 -0.244311 -0.938205 0.439929 -3.570469 -3.782330 0.988608 -0.831070 -4.689940
wb_dma_ch_sel/always_37/if_1/if_1 2.594888 -1.808823 1.539942 -2.005479 2.394826 0.472371 -5.535316 1.010457 -2.387494 -1.199991 -1.553340 0.010244 0.607213 2.039949 3.617417 -0.039441 -2.029895 1.054728 0.646472 -4.664020
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_rf/always_10/if_1/if_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/input_ch3_adr0 0.336878 -0.763817 1.060498 1.578166 3.247874 2.770836 0.157468 0.823332 0.445707 -1.896037 1.058918 1.351792 1.224679 1.328592 1.748283 3.435766 -0.913964 0.834229 0.999743 1.493030
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_de/wire_de_txsz 0.234395 -1.249102 -2.309447 0.461033 -1.856856 -3.960883 1.069837 0.928423 1.522639 -1.078903 -1.200300 -5.096764 0.156796 -2.090061 -0.976290 -1.323291 1.079536 3.018189 -2.668073 -0.622484
wb_dma_rf/input_de_adr0 -2.567708 -3.251393 -0.711746 1.777575 1.390566 0.794071 -1.954248 2.167780 -1.560538 0.932868 -0.252451 -1.541449 2.349349 3.002038 2.872819 2.369699 2.514626 0.793280 2.824624 -0.425116
wb_dma_de/always_2/if_1 -0.847718 -0.217782 -0.450251 3.672129 1.747852 1.700710 -2.678602 1.339281 1.503329 -1.112987 0.386845 -0.432785 3.156739 2.441568 4.394332 1.821538 1.344804 -0.795157 3.826664 -1.183692
wb_dma_ch_sel/assign_102_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.848658 2.653824 0.021848 -0.782831 1.579935 3.260036 -2.600243 2.846982 1.416664 -0.005007 0.511338 2.014501 -3.286058 0.122873 1.163268 -0.201919 -4.281215 0.258589 2.786279 -3.120815
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_wb_mast/assign_4_mast_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 3.321604 1.866205 -3.184004 2.158156 1.739463 2.619574 0.134049 1.944025 -0.888155 0.192346 1.809432 0.351216 -1.375713 -0.709333 -2.529829 -2.094940 -0.797562 3.930675 1.753389 0.728159
wb_dma_ch_rf/always_2/if_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma/input_wb1_err_i 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_133_req_p0/expr_1 2.347298 0.950903 1.597613 0.754232 1.430306 3.118634 0.180495 2.799780 -0.721485 3.878514 -0.089484 -1.880644 -2.548451 -0.254628 1.361020 0.745765 1.919296 1.961849 -2.206450 -3.736114
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_ch_sel/assign_121_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_sel/assign_4_pri1 0.660388 -3.705355 0.353601 0.720571 2.743262 -0.955379 0.706565 -2.312872 0.290153 -1.296067 0.844159 0.385404 1.412721 -1.765017 0.057402 0.885536 -1.201784 1.692537 -3.099150 -0.380568
wb_dma_de/always_2/if_1/cond 1.075109 0.125839 -0.319470 5.902254 0.020457 -0.325861 -0.328126 -0.094066 3.254172 -0.306375 0.467623 -0.284600 3.144894 2.230078 1.310749 -0.146110 -1.011819 1.005219 2.931181 -1.984643
wb_dma_ch_rf/reg_ch_csr_r 0.861339 -1.139137 -0.390922 -0.048730 -0.142761 2.117436 -1.614425 1.842374 1.287405 1.157664 0.242440 2.165432 0.950991 0.925340 0.361700 -0.702354 -6.330488 1.087080 3.740669 -1.117223
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_wb_if/wire_slv_we 3.784883 4.405783 1.377746 0.330755 -0.389990 3.089537 -3.862691 1.058690 0.877297 -1.616265 1.728365 3.408177 -1.852730 2.143554 0.626887 0.176816 -0.350338 0.223919 0.534789 -2.987417
wb_dma_ch_sel/always_38/case_1/stmt_4 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_sel/reg_ch_sel_r 2.594888 -1.808823 1.539942 -2.005479 2.394826 0.472371 -5.535316 1.010457 -2.387494 -1.199991 -1.553340 0.010244 0.607213 2.039949 3.617417 -0.039441 -2.029895 1.054728 0.646472 -4.664020
wb_dma_ch_sel/always_38/case_1/stmt_1 2.283010 -0.311419 -0.451020 3.197346 -1.865703 -3.875050 0.015423 0.365329 2.160784 1.643251 -1.505327 -3.862139 1.067967 1.781476 -0.699903 -3.109039 -0.501712 2.159607 0.558785 -2.458393
wb_dma_ch_sel/always_38/case_1/stmt_3 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_sel/always_38/case_1/stmt_2 1.969152 -1.625828 -1.895898 0.020597 1.577363 -0.683584 0.338402 -2.052567 -1.008994 -1.644884 1.422268 1.145493 0.745662 -2.610043 -2.071481 -1.762340 -1.190428 2.411842 -2.160101 0.943069
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_pri_enc/wire_pri30_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/reg_ch_sel_d 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_rf/assign_14_ch_adr0_we -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_rf/wire_ch1_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_inc30r/always_1/stmt_1/expr_1 0.168052 3.291545 -2.618023 5.280605 0.766609 1.353714 -0.012693 -0.610869 3.833878 -2.686699 1.439743 -0.072248 2.092569 -1.033257 1.208302 -0.986120 -0.270271 -1.864357 3.982362 0.759544
wb_dma_rf/wire_pause_req -0.068267 -4.768550 1.770780 -0.342321 1.522443 -0.978871 -2.449572 -2.844588 -2.956077 1.833834 -0.426667 0.912315 1.198906 3.138770 -0.808068 -0.251676 -1.246099 -0.580866 -0.350734 -3.421082
wb_dma_ch_sel/assign_95_valid -0.363735 0.079151 -2.590075 1.003640 -2.442161 0.336478 -3.259218 2.198913 1.258216 3.049415 -0.290877 -2.784883 -0.214638 -3.069401 2.732383 -2.642950 2.045452 0.685675 -0.505216 -6.293002
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_rf/reg_ch_stop 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_146_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/input_dma_abort 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/input_adr1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/input_adr0 0.130485 0.990552 0.769121 3.845422 2.552982 3.143193 -1.714877 0.713514 -1.535803 0.773871 1.191835 1.378661 -0.297182 2.221169 1.631315 0.648473 1.235584 -0.685110 4.287367 0.953793
wb_dma_ch_arb/reg_next_state 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_wb_mast/input_wb_err_i 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_wb_if/wire_wbs_data_o -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma_de/assign_73_dma_busy -0.186173 -4.294688 2.629056 1.125255 0.087251 -2.307044 -2.291246 -0.880523 -3.369022 -2.938345 -2.300969 -2.501972 0.585075 2.835452 0.380340 2.623341 1.410963 3.175163 -1.635585 -0.631899
wb_dma_de/always_22/if_1 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_rf/wire_ch2_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_de/input_de_start 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_pri_enc_sub/always_3/if_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -2.097073 -1.618996 -0.246383 1.351217 0.516645 -2.053681 0.996626 -1.279621 1.300703 0.605877 -0.327320 -3.006273 -1.603573 -0.773411 -0.822011 0.447387 1.768388 -0.608009 -1.473692 -1.262407
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_sel/assign_132_req_p0/expr_1 2.347298 0.950903 1.597613 0.754232 1.430306 3.118634 0.180495 2.799780 -0.721485 3.878514 -0.089484 -1.880644 -2.548451 -0.254628 1.361020 0.745765 1.919296 1.961849 -2.206450 -3.736114
wb_dma_ch_rf/always_25/if_1/if_1 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_ch_sel/assign_98_valid/expr_1 0.384317 1.204138 -0.480981 2.806241 -1.296100 2.308183 -2.167137 3.451203 1.197684 3.352835 -0.305268 -2.105468 -0.339216 0.693741 2.506099 -0.529106 1.285851 0.793449 2.002516 -4.189677
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.009133 -1.724471 0.153755 -1.446810 -0.446769 0.334299 -1.529365 2.762535 2.132079 2.585438 -0.876377 0.089631 0.127339 -0.120370 1.734298 -0.906566 -5.137297 1.706421 1.285630 -3.294160
wb_dma_ch_sel/reg_pointer 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_wb_if/input_wb_err_i 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/input_de_csr 2.359006 -0.145451 -3.606832 -0.658817 1.796791 1.325853 -0.448594 1.159307 -1.369520 -2.829676 1.352435 -0.459370 1.645003 0.513028 -1.986739 -0.485369 -0.704737 2.681247 0.096002 1.314811
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/input_de_adr0_we -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_sel/assign_161_req_p1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.861339 -1.139137 -0.390922 -0.048730 -0.142761 2.117436 -1.614425 1.842374 1.287405 1.157664 0.242440 2.165432 0.950991 0.925340 0.361700 -0.702354 -6.330488 1.087080 3.740669 -1.117223
wb_dma_ch_sel/assign_129_req_p0 0.449301 -0.364824 0.379065 -1.201464 1.747917 1.538643 1.551125 1.869527 3.392447 1.409944 0.441416 -2.755795 -2.357744 -2.909240 1.064471 2.043439 0.101006 0.764144 -4.746439 -3.074862
wb_dma_de/wire_de_ack 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_arb 4.524929 0.949085 1.098019 -1.841805 2.728441 3.536036 -1.385017 2.639822 0.504839 2.123714 0.608470 0.744898 -0.586633 0.191443 2.052886 0.191516 -1.844977 1.763225 -2.127162 -4.601134
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_pri_enc_sub/always_3/if_1/cond -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma/wire_de_txsz_we 0.257312 -0.531606 -2.598142 -0.255564 0.548560 -1.973196 1.565450 -0.465114 0.391381 -0.256809 0.279269 -3.403004 -2.915838 -1.839599 -3.923727 -1.384475 0.984270 1.855413 -2.629882 -0.315411
wb_dma_ch_pri_enc/wire_pri16_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.729939 -2.741703 1.485880 0.731977 3.428681 0.511725 0.848684 -1.001724 2.924389 1.066337 1.282235 0.322630 -1.364410 -2.284450 0.893439 1.510261 -2.399016 0.941908 -3.228857 -3.093596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_pri_enc/wire_pri7_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_wb_if/wire_mast_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.203902 -0.502846 -3.580781 0.150169 -1.155153 -2.257821 -0.015165 0.707107 0.000681 -0.619602 -0.088157 -3.689149 -0.047173 -1.872901 -2.066183 -2.539648 1.359817 2.882843 -1.964878 -0.761642
wb_dma_wb_if/input_wb_cyc_i 1.701197 2.524268 1.708856 0.596387 2.427601 1.995928 3.602895 1.196700 1.233459 1.959788 0.009902 -0.206927 -6.334616 -1.638031 -3.261119 -0.963037 -5.071729 1.568675 1.013141 1.287319
wb_dma_ch_sel/assign_97_valid -1.111223 0.767541 -2.881871 2.761677 -2.289270 0.951135 -1.930237 2.854017 2.515023 3.526335 -0.078644 -3.895962 -0.029380 -0.465361 1.587644 -1.534942 2.318832 -0.141823 1.328689 -5.669085
wb_dma/wire_mast0_drdy -2.234348 -3.624486 -2.420320 0.332093 -1.675362 2.715900 -1.492843 1.895975 -3.217238 1.914334 -0.383290 0.157758 1.714035 -2.882695 -0.556060 -0.307704 -0.917272 3.456223 0.000317 0.314691
wb_dma_ch_pri_enc/wire_pri8_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_wb_if/wire_pt_sel_o -0.480289 0.188303 -1.610260 -2.419892 1.886171 2.103107 0.718797 -0.819229 4.333248 -2.478798 2.297265 0.953538 -1.590472 -5.006852 -1.755002 0.263893 -3.689524 -1.144847 -2.297105 2.200477
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_pri_enc/wire_pri22_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/assign_135_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/wire_gnt_p0_d 5.184849 3.063117 -0.306689 -0.754499 2.933871 3.755847 0.027586 3.884599 2.022903 -0.122915 1.193078 0.162865 -0.478316 1.709200 0.794307 0.897950 -2.002025 2.493745 -0.328148 -2.224665
wb_dma_de/assign_20_adr0_cnt_next -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.022187 -1.447802 0.291241 0.293914 2.617468 1.429345 1.636568 -0.668860 0.963080 -1.797752 1.159483 0.520288 0.424065 -2.293447 0.259324 1.952934 -0.942088 0.280991 -0.883787 3.342269
wb_dma_ch_sel/assign_153_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_de/assign_82_rd_ack/expr_1 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.575835 -1.936118 -1.566332 -0.541273 2.170399 0.315007 -1.616504 0.380944 0.005186 1.399113 0.816745 -0.887150 -0.351965 -1.312829 -0.179849 -1.694356 -1.097960 2.453284 -2.176907 -4.117521
wb_dma_de/reg_de_csr_we 1.939303 0.086622 -4.867523 -4.287814 3.192884 1.557768 -0.591356 2.560243 0.306039 -2.085913 2.046964 -1.769513 -1.930634 0.100311 -3.273647 -0.094117 -1.225617 1.792952 -1.326017 -0.483485
wb_dma/wire_wb0_ack_o -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_pri_enc/wire_pri23_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_103_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.061285 -1.178967 -1.005777 4.732878 -0.379418 -0.851831 -0.421239 0.217737 -1.313499 1.352356 -1.173872 -3.742340 2.136746 2.617703 0.388984 -0.156136 3.925707 0.948829 1.808588 -1.605642
wb_dma_rf/wire_ch1_txsz 0.412691 -0.041407 -2.322524 0.923344 0.896628 -0.626021 0.076189 -3.211884 0.304029 -2.512316 1.786114 2.150034 -0.117910 -2.449381 -2.970921 -2.169410 -1.821416 0.067778 0.178530 1.907817
wb_dma_de/always_23/block_1/stmt_13 1.898555 2.334908 -2.821498 4.545518 -0.630602 -2.774241 -0.937989 -0.119722 1.511811 -2.553545 -1.511679 -3.044282 1.693427 1.336356 -0.480219 -3.076464 0.452336 2.078495 3.458454 -0.959957
wb_dma_de/always_23/block_1/stmt_14 -2.817871 -5.053457 -1.243867 -3.043272 2.455881 -0.945964 -3.054498 3.055400 0.848502 -1.178136 -0.726799 -4.197753 0.753186 1.155775 3.151179 3.404405 1.056931 0.723945 -1.361947 -1.610942
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_ch_rf/input_ch_sel 1.424733 -1.839995 0.684020 0.262704 0.845521 -1.044850 -2.836715 0.081986 -4.491300 -4.021091 -2.441957 -3.559863 -1.198146 5.725492 -3.306741 1.103266 -1.042727 3.264483 0.895125 -1.148125
wb_dma_wb_if/wire_wb_addr_o -0.397998 1.861496 0.173269 2.463001 0.828574 2.224766 3.259866 1.517237 3.899539 0.666021 0.993110 -1.163426 -2.019815 -1.088736 -0.549255 2.149904 -0.388977 0.229946 -0.262719 0.519348
wb_dma_ch_rf/wire_ch_txsz_we 1.203902 -0.502846 -3.580781 0.150169 -1.155153 -2.257821 -0.015165 0.707107 0.000681 -0.619602 -0.088157 -3.689149 -0.047173 -1.872901 -2.066183 -2.539648 1.359817 2.882843 -1.964878 -0.761642
wb_dma_ch_sel/assign_116_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.369494 0.495465 -2.239147 5.188221 -1.191424 0.633263 -1.926109 -0.610882 -2.344495 0.603136 0.907129 0.122783 1.172079 0.322525 -1.179514 -3.080996 1.952790 2.146502 2.809386 -0.418571
wb_dma_ch_rf/always_22/if_1/if_1/cond -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_wb_mast/wire_wb_addr_o -0.397998 1.861496 0.173269 2.463001 0.828574 2.224766 3.259866 1.517237 3.899539 0.666021 0.993110 -1.163426 -2.019815 -1.088736 -0.549255 2.149904 -0.388977 0.229946 -0.262719 0.519348
wb_dma_ch_rf/reg_ch_csr_r2 0.729939 -2.741703 1.485880 0.731977 3.428681 0.511725 0.848684 -1.001724 2.924389 1.066337 1.282235 0.322630 -1.364410 -2.284450 0.893439 1.510261 -2.399016 0.941908 -3.228857 -3.093596
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_ch_sel/assign_101_valid/expr_1 0.384317 1.204138 -0.480981 2.806241 -1.296100 2.308183 -2.167137 3.451203 1.197684 3.352835 -0.305268 -2.105468 -0.339216 0.693741 2.506099 -0.529106 1.285851 0.793449 2.002516 -4.189677
wb_dma_ch_sel/assign_11_pri3 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_de 1.156612 -1.702617 0.392066 -1.925829 -0.690995 -0.252211 -3.105109 1.803967 0.574941 2.817660 -0.964722 -0.599577 -0.317278 1.488891 1.088397 -1.157350 -2.398852 0.887108 0.092249 -5.187086
wb_dma_wb_slv/wire_wb_data_o -4.226207 -1.000199 2.390018 4.318627 0.969636 0.474588 1.751687 -1.037679 3.159401 -2.067701 0.131264 -0.516773 -2.627477 -0.686905 -0.078728 4.075861 -1.457950 -1.395219 1.444336 2.480541
wb_dma_inc30r/always_1/stmt_1 -0.505002 2.508279 -0.736635 3.666467 1.879390 -0.362310 1.798802 0.108387 4.714615 -2.465599 0.320786 -1.927662 0.528280 -2.797694 3.377593 0.261104 -0.488590 -2.147541 2.392066 0.916027
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/assign_127_req_p0 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_94_valid 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_pri_enc/wire_pri12_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/always_20/if_1/block_1 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 2.142876 -2.900036 -1.030481 1.045547 3.818955 0.993458 -0.960281 -1.435938 0.566828 0.772660 2.143570 0.477516 -0.556793 -2.096344 -0.560675 -0.693051 -1.397797 2.057084 -2.716774 -3.539808
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_wb_if/input_slv_din -4.226207 -1.000199 2.390018 4.318627 0.969636 0.474588 1.751687 -1.037679 3.159401 -2.067701 0.131264 -0.516773 -2.627477 -0.686905 -0.078728 4.075861 -1.457950 -1.395219 1.444336 2.480541
wb_dma_ch_sel/assign_94_valid/expr_1 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.633150 -0.914307 -2.867252 1.443752 0.861986 -1.134814 -0.626450 -2.259493 -0.101169 1.178118 0.818264 -2.222268 -2.655122 -0.692835 -3.386055 -2.019015 2.045051 -0.963552 -0.129135 -2.420490
wb_dma_de/always_21 3.321604 1.866205 -3.184004 2.158156 1.739463 2.619574 0.134049 1.944025 -0.888155 0.192346 1.809432 0.351216 -1.375713 -0.709333 -2.529829 -2.094940 -0.797562 3.930675 1.753389 0.728159
wb_dma_de/always_22 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_de/always_23 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_ch_pri_enc/wire_pri1_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/assign_78_mast0_go -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/wire_dma_done 3.129123 -1.484981 -1.491681 -1.163896 0.295101 -1.204770 -2.239405 -0.212809 -0.367200 -0.375201 0.086738 0.108348 2.315264 -0.791539 0.597233 -2.534399 -1.563851 2.294070 -1.702450 -3.065852
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_rf/input_wb_rf_adr -1.897322 1.671794 0.626268 1.483244 0.804662 -1.171437 -3.886961 -5.539362 1.150479 0.078061 0.463545 0.953340 -4.515986 -0.227764 -1.823483 -3.212194 0.847249 -5.706716 2.409354 -2.657736
wb_dma_wb_if 2.294230 1.852138 2.203540 0.241598 -0.496943 1.629103 -2.193481 0.195406 -0.151445 0.852933 0.951004 4.212465 -2.339022 1.464304 -0.364041 -0.762858 -2.132049 0.543076 1.652656 -0.823023
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 1.939303 0.086622 -4.867523 -4.287814 3.192884 1.557768 -0.591356 2.560243 0.306039 -2.085913 2.046964 -1.769513 -1.930634 0.100311 -3.273647 -0.094117 -1.225617 1.792952 -1.326017 -0.483485
wb_dma_ch_pri_enc/wire_pri25_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_wb_mast/reg_mast_cyc -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/input_wb_rf_we 3.742578 4.125667 0.959599 0.637145 -1.719514 1.597227 -3.465690 2.643185 3.039814 -1.125797 0.639101 1.986495 -2.184206 -0.574081 2.249689 -0.676733 -1.095137 1.675969 -0.120160 -2.719197
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_rf/always_20 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_de/always_6/if_1 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_wb_slv/always_4/stmt_1 -1.860093 2.389898 -1.571437 3.351864 -1.796015 3.419086 -2.438682 -0.548450 -0.943313 3.422455 1.541392 0.052725 -5.449712 0.204286 -4.841383 -2.922759 0.446949 -2.520542 3.801581 -1.181370
wb_dma_de/assign_3_ptr_valid 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_wb_mast/input_pt_sel -0.089089 0.920309 -2.658905 -1.148508 1.939743 0.416241 1.320145 -1.722255 4.877508 -2.478051 2.260611 1.400087 -2.241321 -2.433496 -3.399035 -0.238770 -4.833133 -1.586861 -0.178321 -0.055855
wb_dma_ch_pri_enc/wire_pri15_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_wb_slv/input_wb_we_i -4.052428 -0.722996 -3.944653 -0.226120 1.144571 1.781407 1.688472 -2.272492 2.663673 3.372915 2.281045 2.411748 -0.996721 0.326061 -3.575422 0.384771 -0.201338 -2.892990 1.737138 -4.431773
wb_dma_de/reg_tsz_cnt_is_0_r 0.640559 -1.432333 -1.861622 -1.289048 0.823667 -1.772792 1.767559 1.688451 2.236726 -0.704242 -0.358544 -4.150753 -0.588131 -1.881124 -0.741985 0.467757 -0.231101 2.636637 -3.514703 -0.960058
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.364637 -3.122207 -3.146870 -3.422307 1.402063 -3.954993 -3.611117 -0.786921 4.011173 -2.756128 0.577059 -1.476486 0.181976 -2.241746 2.006857 -0.435040 -0.101825 -1.138722 -1.783535 -2.669674
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/wire_mast1_drdy -0.682528 -1.407274 0.625473 0.405312 1.692381 0.287910 -0.478794 -2.042284 1.037329 0.777121 1.232060 1.801097 -0.431518 -1.498562 0.683138 -0.023854 -1.005545 -1.499191 -0.579569 -1.385422
wb_dma_ch_rf/wire_ch_csr_we 1.777618 2.174293 0.757656 -1.727376 0.903419 2.568410 -2.671854 3.708208 2.485961 1.384917 -0.035256 0.353741 -3.903825 -0.310414 1.999810 0.156862 -3.025942 0.407488 0.453230 -4.668663
wb_dma_ch_pri_enc/inst_u9 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_8_ch_csr -0.376194 -0.686622 0.584651 -2.322555 -0.256118 0.556914 -1.900370 3.129970 1.722481 2.332595 -1.636945 -1.911430 -0.840344 0.968631 2.399897 0.504756 -2.564462 -0.522960 0.550181 -4.620856
wb_dma_ch_rf/wire_this_ptr_set 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_pri_enc/inst_u5 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u4 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u7 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u6 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u0 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u3 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u2 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/wire_de_start 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.449301 -0.364824 0.379065 -1.201464 1.747917 1.538643 1.551125 1.869527 3.392447 1.409944 0.441416 -2.755795 -2.357744 -2.909240 1.064471 2.043439 0.101006 0.764144 -4.746439 -3.074862
wb_dma_rf/wire_ch_stop 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_rf/input_de_adr0 -2.567708 -3.251393 -0.711746 1.777575 1.390566 0.794071 -1.954248 2.167780 -1.560538 0.932868 -0.252451 -1.541449 2.349349 3.002038 2.872819 2.369699 2.514626 0.793280 2.824624 -0.425116
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_wb_if/input_wbs_data_i 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_de/reg_tsz_dec -0.494773 -1.396767 -1.253639 -0.729571 -0.054811 -3.290138 2.428503 0.994344 3.276488 -0.926847 -0.885470 -4.759501 -1.137265 -2.250105 -0.849041 0.470454 -0.238115 1.890030 -3.405428 -0.383604
wb_dma_ch_sel/input_ch0_am0 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_sel/input_ch0_am1 0.337191 -0.196157 -0.488736 2.914643 -0.129686 -0.760256 1.154915 0.126793 3.717037 -2.036482 0.199986 -0.756882 2.706813 -0.668876 1.362949 0.865142 -1.393096 1.108171 0.085394 0.296953
wb_dma_ch_sel/assign_162_req_p1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.888668 -0.649200 -2.521961 -0.422531 1.513557 -0.232341 1.874942 1.172697 0.917218 -2.455024 0.809920 -1.797282 0.623327 -1.979473 -1.438150 0.313961 -0.738099 3.533123 -2.516681 1.530468
wb_dma_rf/wire_ch5_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_rf/wire_ch_am1_we 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_inc30r/wire_out -0.793696 1.040617 -0.148236 1.363744 2.085238 2.787722 1.554694 1.975186 4.679482 -2.716021 0.719660 -0.019808 1.339878 -0.229657 2.754169 4.110199 -2.020074 -0.312049 1.454896 0.720550
wb_dma_ch_pri_enc/reg_pri_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/input_wb0_we_i -4.052428 -0.722996 -3.944653 -0.226120 1.144571 1.781407 1.688472 -2.272492 2.663673 3.372915 2.281045 2.411748 -0.996721 0.326061 -3.575422 0.384771 -0.201338 -2.892990 1.737138 -4.431773
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.360532 0.007184 -1.494915 2.176079 1.385483 2.127299 -0.122986 1.074664 3.492531 -3.645598 0.757352 0.014007 3.495581 0.282646 2.896401 3.237815 -0.932265 -0.358728 2.357259 0.822719
wb_dma_ch_rf/wire_ch_txsz_dewe 0.257312 -0.531606 -2.598142 -0.255564 0.548560 -1.973196 1.565450 -0.465114 0.391381 -0.256809 0.279269 -3.403004 -2.915838 -1.839599 -3.923727 -1.384475 0.984270 1.855413 -2.629882 -0.315411
wb_dma_de/always_22/if_1/stmt_2 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -1.811013 -1.447829 -0.730874 2.151797 2.651015 -0.121915 0.429231 -1.349756 2.088333 1.923319 1.445515 -2.033295 -4.556133 -1.165051 -2.053903 0.254834 0.741051 -0.888724 -0.707695 -2.705594
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma/wire_de_ack 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_wb_mast/always_1/if_1 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_wb_if/wire_wb_cyc_o -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/assign_143_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_wb_mast/wire_mast_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma/wire_slv0_dout -2.309092 2.328685 -1.965261 3.577605 -2.963370 2.302319 -2.599361 -0.802392 -0.559518 2.555549 0.217177 -1.431724 -4.693408 -0.693074 -4.694393 -3.292090 1.071887 -2.009553 2.886333 -1.139668
wb_dma_ch_sel/reg_am1 0.337191 -0.196157 -0.488736 2.914643 -0.129686 -0.760256 1.154915 0.126793 3.717037 -2.036482 0.199986 -0.756882 2.706813 -0.668876 1.362949 0.865142 -1.393096 1.108171 0.085394 0.296953
wb_dma_ch_sel/input_next_ch 3.129123 -1.484981 -1.491681 -1.163896 0.295101 -1.204770 -2.239405 -0.212809 -0.367200 -0.375201 0.086738 0.108348 2.315264 -0.791539 0.597233 -2.534399 -1.563851 2.294070 -1.702450 -3.065852
wb_dma_de/always_9 -0.494773 -1.396767 -1.253639 -0.729571 -0.054811 -3.290138 2.428503 0.994344 3.276488 -0.926847 -0.885470 -4.759501 -1.137265 -2.250105 -0.849041 0.470454 -0.238115 1.890030 -3.405428 -0.383604
wb_dma_de/always_8 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_wb_mast/always_1/if_1/cond 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_rf/always_1/case_1/stmt_12 -3.096750 -1.724897 -1.687140 1.762385 1.568184 -0.005366 1.195136 -1.821682 -1.240327 -0.715834 0.802722 -0.816419 0.030581 -0.366471 -1.879033 0.551203 1.672107 -1.490432 1.150728 3.103897
wb_dma_rf/always_1/case_1/stmt_13 0.723393 0.503813 1.693459 3.793829 1.202616 -1.091231 0.928425 -2.703267 1.055982 -1.769512 0.981884 1.426143 1.058637 0.459367 0.965012 0.831437 1.695848 0.025767 -0.056695 0.870279
wb_dma_rf/always_1/case_1/stmt_10 -0.150713 1.415636 -0.002425 3.659951 -0.427834 0.065855 0.363020 -2.113330 0.441927 -1.068426 1.735550 -0.088226 -2.612301 -1.148134 -2.141000 0.061573 3.373353 0.528403 -0.700407 0.852700
wb_dma_de/always_2 -0.847718 -0.217782 -0.450251 3.672129 1.747852 1.700710 -2.678602 1.339281 1.503329 -1.112987 0.386845 -0.432785 3.156739 2.441568 4.394332 1.821538 1.344804 -0.795157 3.826664 -1.183692
wb_dma_de/always_5 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_de/always_4 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_de/always_7 0.640559 -1.432333 -1.861622 -1.289048 0.823667 -1.772792 1.767559 1.688451 2.236726 -0.704242 -0.358544 -4.150753 -0.588131 -1.881124 -0.741985 0.467757 -0.231101 2.636637 -3.514703 -0.960058
wb_dma_de/always_6 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_sel/input_ch3_txsz 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_11/if_1 0.729939 -2.741703 1.485880 0.731977 3.428681 0.511725 0.848684 -1.001724 2.924389 1.066337 1.282235 0.322630 -1.364410 -2.284450 0.893439 1.510261 -2.399016 0.941908 -3.228857 -3.093596
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/always_45/case_1/cond -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/assign_68_de_txsz 0.234395 -1.249102 -2.309447 0.461033 -1.856856 -3.960883 1.069837 0.928423 1.522639 -1.078903 -1.200300 -5.096764 0.156796 -2.090061 -0.976290 -1.323291 1.079536 3.018189 -2.668073 -0.622484
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_rf/always_20/if_1 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma/input_wb0s_data_i 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_de/reg_dma_done_d 2.599962 -1.555106 -1.896490 -1.247034 0.564537 -0.446600 -1.992836 -0.471791 -2.444206 0.757712 0.419690 0.117289 0.614895 -0.566747 -1.320505 -2.926881 -0.588179 2.195344 -1.333245 -2.417751
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_wb_slv/assign_1_rf_sel -0.295804 -1.630299 3.917133 2.979092 1.516243 -0.193399 3.691664 -0.828406 -1.333907 5.166295 -0.648829 -0.015980 -3.442953 3.715095 -2.051373 2.190612 0.589709 1.216847 0.094331 -2.452696
wb_dma_ch_rf/assign_23_ch_csr_dewe 1.939303 0.086622 -4.867523 -4.287814 3.192884 1.557768 -0.591356 2.560243 0.306039 -2.085913 2.046964 -1.769513 -1.930634 0.100311 -3.273647 -0.094117 -1.225617 1.792952 -1.326017 -0.483485
wb_dma_de/always_4/if_1/if_1/cond 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_ch_sel/assign_376_gnt_p1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/wire_wr_ack 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.888668 -0.649200 -2.521961 -0.422531 1.513557 -0.232341 1.874942 1.172697 0.917218 -2.455024 0.809920 -1.797282 0.623327 -1.979473 -1.438150 0.313961 -0.738099 3.533123 -2.516681 1.530468
wb_dma_ch_arb/always_1 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_arb/always_2 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma/wire_ch0_txsz 1.203902 -0.502846 -3.580781 0.150169 -1.155153 -2.257821 -0.015165 0.707107 0.000681 -0.619602 -0.088157 -3.689149 -0.047173 -1.872901 -2.066183 -2.539648 1.359817 2.882843 -1.964878 -0.761642
wb_dma_de/always_19 1.476125 -0.040764 0.365227 3.073955 1.919893 0.111154 0.951727 1.245487 4.833961 -0.777683 0.662974 0.370312 0.506682 3.398456 -0.713820 1.379845 -5.545225 1.379812 3.314225 -1.256740
wb_dma_de/always_18 -1.428861 1.028775 -2.271611 4.066652 -2.714703 2.280279 3.128737 2.709462 1.596392 1.258180 0.772026 -1.941019 -0.410848 -1.018960 -2.635550 0.774077 0.273055 2.452331 1.251618 2.230383
wb_dma_de/always_15 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_de/always_14 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/always_11 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/always_13 3.129123 -1.484981 -1.491681 -1.163896 0.295101 -1.204770 -2.239405 -0.212809 -0.367200 -0.375201 0.086738 0.108348 2.315264 -0.791539 0.597233 -2.534399 -1.563851 2.294070 -1.702450 -3.065852
wb_dma_de/always_12 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -2.111835 -1.366026 0.411047 3.195511 1.373852 -0.184129 -2.287372 -4.153569 -1.336078 1.287877 -0.096742 0.069540 -0.991911 1.036334 -0.631390 -0.383677 2.784604 -2.330891 0.394730 -4.900449
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_pri_enc/wire_pri13_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/reg_read_r 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.327727 -1.256695 -2.089001 -0.638524 2.947011 1.078409 -0.314306 -0.288759 0.311793 -0.231996 2.115957 0.816430 -0.579994 -2.705067 -1.414549 -1.498504 -2.114119 2.980575 -2.743680 -1.821765
wb_dma/assign_9_slv0_pt_in -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_rf/always_17/if_1/block_1 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.640087 -0.971768 0.779649 1.850958 -0.808145 2.331452 -1.598341 2.242190 0.160296 1.795675 -0.324676 2.299965 2.207565 0.729228 2.072336 -0.885957 -5.402074 2.142554 3.928288 -0.874727
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_pri_enc/wire_pri2_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/always_11/stmt_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_rf/wire_ch_adr1_we -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel_checker/input_ch_sel 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma/wire_slv0_pt_in -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_rf/always_2/if_1/if_1/cond 0.975282 -1.739662 -0.141885 -0.869696 2.327420 0.052198 -3.029368 -2.155611 -3.382771 1.029743 0.878156 0.316674 -0.079605 2.985935 -1.193296 -0.740044 2.666330 -1.134336 -1.250030 -3.680491
wb_dma_pri_enc_sub/reg_pri_out_d 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/always_4/case_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/wire_pri29_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_de/wire_read_hold -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_rf/wire_sw_pointer 4.805285 1.128681 0.222001 0.168676 -0.689192 -2.044490 -1.115992 -1.435448 0.165712 0.342619 0.354207 1.013314 1.541405 -0.478787 0.536242 -3.225968 0.735995 2.066485 -3.132543 -3.882796
wb_dma/wire_slv0_din -3.196467 -2.335140 1.406604 2.088449 2.690723 -2.495232 0.080253 0.418003 0.587171 1.135160 -0.060206 -1.847219 -1.221576 -0.122859 2.174448 0.436221 0.136063 -2.695868 0.566218 2.201066
wb_dma_ch_rf/input_dma_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_158_req_p1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/assign_17_ch_am1_we 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_ch_rf/assign_7_pointer_s -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_wb_slv/always_5/stmt_1 -1.206061 0.453158 0.073828 4.622065 0.645470 1.014578 0.700837 -0.440438 1.490846 3.595805 0.947584 -1.581879 -3.861561 0.468639 -1.861369 -0.217951 1.631767 -0.492924 1.239983 -2.799330
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/input_dma_rest -0.295691 -1.485728 -2.247472 0.823589 1.588647 0.580422 -0.379930 -0.733093 -0.636746 -3.885330 0.981525 -0.020822 2.761628 2.525441 -1.792906 1.147150 -1.778021 0.183207 2.122406 1.897681
wb_dma_ch_sel/input_de_ack 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_sel/reg_valid_sel 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_wb_mast/always_4/stmt_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/assign_375_gnt_p0 5.184849 3.063117 -0.306689 -0.754499 2.933871 3.755847 0.027586 3.884599 2.022903 -0.122915 1.193078 0.162865 -0.478316 1.709200 0.794307 0.897950 -2.002025 2.493745 -0.328148 -2.224665
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma/inst_u2 1.156612 -1.702617 0.392066 -1.925829 -0.690995 -0.252211 -3.105109 1.803967 0.574941 2.817660 -0.964722 -0.599577 -0.317278 1.488891 1.088397 -1.157350 -2.398852 0.887108 0.092249 -5.187086
wb_dma/inst_u1 0.550698 -1.826594 -0.295012 -2.647630 -0.469085 -0.223302 -2.764060 1.871522 -0.071056 1.955832 -1.481136 -1.824080 1.237516 0.793799 2.101485 -0.957991 -1.660634 0.060115 -0.281905 -4.472994
wb_dma/inst_u0 0.677563 1.783681 0.592937 -0.078024 -2.267208 0.713178 -3.665895 1.518977 0.685494 1.077035 -0.831973 -1.070307 -0.159212 0.279238 2.708718 -1.216240 1.034389 -1.274431 0.178457 -3.728439
wb_dma/inst_u4 1.773721 0.499303 -0.186593 -2.512200 2.277322 2.976765 2.112549 0.864784 0.787447 3.795905 1.882744 1.738114 -3.950107 -3.770542 -1.895015 -1.414087 -3.100027 1.039650 -2.046573 -0.742107
wb_dma_ch_rf/assign_2_ch_adr1 0.303687 2.530300 0.002270 4.229581 -1.462140 0.677255 1.798952 -1.006805 1.754871 0.811617 1.493559 -0.961787 -2.168992 -1.548389 -1.840925 -0.277365 3.744377 0.543238 -1.265115 0.342219
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/wire_de_csr 2.359006 -0.145451 -3.606832 -0.658817 1.796791 1.325853 -0.448594 1.159307 -1.369520 -2.829676 1.352435 -0.459370 1.645003 0.513028 -1.986739 -0.485369 -0.704737 2.681247 0.096002 1.314811
wb_dma_ch_sel/always_40/case_1/stmt_1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/always_40/case_1/stmt_2 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/always_40/case_1/stmt_3 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma_ch_sel/always_40/case_1/stmt_4 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_pri_enc_sub 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/reg_ch_am1_r 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_de/assign_72_dma_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/reg_ptr_adr_low -1.663445 -0.209240 -3.147047 2.961174 -1.700220 2.213057 1.363859 2.591306 0.511320 -0.543935 1.022227 -1.106901 0.414613 -0.396721 -2.425787 0.833346 -0.963020 2.487558 2.625970 2.985164
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/reg_state 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_ch_rf/always_26/if_1 4.805285 1.128681 0.222001 0.168676 -0.689192 -2.044490 -1.115992 -1.435448 0.165712 0.342619 0.354207 1.013314 1.541405 -0.478787 0.536242 -3.225968 0.735995 2.066485 -3.132543 -3.882796
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.971431 -3.648801 -2.921111 -4.343533 1.958385 -2.934208 -3.862223 1.102427 2.279497 -2.897333 0.920618 -0.263498 1.170693 0.070012 1.683018 0.397726 -0.857282 0.873609 -1.098204 -0.723182
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_sel/assign_113_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_inc30r/always_1 -0.505002 2.508279 -0.736635 3.666467 1.879390 -0.362310 1.798802 0.108387 4.714615 -2.465599 0.320786 -1.927662 0.528280 -2.797694 3.377593 0.261104 -0.488590 -2.147541 2.392066 0.916027
wb_dma_de/always_23/block_1/case_1/cond 1.135324 -2.893495 -0.112709 -3.162441 -1.854136 -2.168499 -3.071145 0.936048 1.409082 2.200036 -1.222447 -1.225968 -0.158348 0.316869 -0.257839 -2.138758 -3.833325 1.309888 -1.853154 -5.510834
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.449301 -0.364824 0.379065 -1.201464 1.747917 1.538643 1.551125 1.869527 3.392447 1.409944 0.441416 -2.755795 -2.357744 -2.909240 1.064471 2.043439 0.101006 0.764144 -4.746439 -3.074862
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.190654 -1.929633 -1.102013 -0.895129 0.175973 -2.217359 2.391877 1.865336 2.508046 -2.226030 -0.927676 -4.020565 1.522972 -1.332255 0.230374 1.791114 -0.596373 2.938740 -3.333277 0.869251
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.921827 2.120177 0.355599 1.432526 2.222638 4.588319 0.328279 2.511872 0.215986 2.827602 1.534552 0.243039 -2.761542 -0.646356 0.212610 0.374588 0.241670 1.856068 -0.645630 -2.536255
wb_dma_ch_sel/assign_148_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma/wire_ndr 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_rf/input_dma_done_all 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_de/assign_66_dma_done 3.129123 -1.484981 -1.491681 -1.163896 0.295101 -1.204770 -2.239405 -0.212809 -0.367200 -0.375201 0.086738 0.108348 2.315264 -0.791539 0.597233 -2.534399 -1.563851 2.294070 -1.702450 -3.065852
wb_dma/wire_ch4_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/input_ch3_csr 0.485513 1.050804 -5.063412 -2.448743 -0.535016 0.283874 -1.894560 2.157565 0.196189 1.382798 -0.075413 -3.016426 0.505980 -2.449520 0.771301 -3.348818 1.241962 -0.188036 -0.152555 -4.292103
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/wire_adr1_cnt_next 0.215171 1.187705 -0.363046 1.484992 1.010846 -0.201193 2.641779 0.295780 5.890265 -2.630015 0.781411 -0.790790 0.501975 -1.959102 0.793565 1.741814 -2.570763 -0.073539 -0.815302 0.597565
wb_dma/wire_de_adr0 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/reg_adr0_cnt -0.847718 -0.217782 -0.450251 3.672129 1.747852 1.700710 -2.678602 1.339281 1.503329 -1.112987 0.386845 -0.432785 3.156739 2.441568 4.394332 1.821538 1.344804 -0.795157 3.826664 -1.183692
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/wire_am0 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma/wire_am1 0.337191 -0.196157 -0.488736 2.914643 -0.129686 -0.760256 1.154915 0.126793 3.717037 -2.036482 0.199986 -0.756882 2.706813 -0.668876 1.362949 0.865142 -1.393096 1.108171 0.085394 0.296953
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_rf/always_22/if_1/if_1 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_de/assign_69_de_adr0 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_de/wire_mast0_go -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_wb_slv/input_slv_din -4.226207 -1.000199 2.390018 4.318627 0.969636 0.474588 1.751687 -1.037679 3.159401 -2.067701 0.131264 -0.516773 -2.627477 -0.686905 -0.078728 4.075861 -1.457950 -1.395219 1.444336 2.480541
wb_dma_de/always_3/if_1/if_1 0.600225 2.066302 0.410042 3.388086 -0.593984 0.417721 3.346723 0.721594 5.539442 -0.589853 0.492121 -0.713441 0.211207 -1.503007 0.279001 1.195767 -1.806801 0.723520 -0.439890 0.375301
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_sel/always_47/case_1 0.337191 -0.196157 -0.488736 2.914643 -0.129686 -0.760256 1.154915 0.126793 3.717037 -2.036482 0.199986 -0.756882 2.706813 -0.668876 1.362949 0.865142 -1.393096 1.108171 0.085394 0.296953
wb_dma_ch_sel/assign_152_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_de/reg_de_adr0_we -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_sel/assign_114_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_rf/assign_4_ch_am1 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_de/wire_dma_done_all 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_wb_slv/input_wb_data_i -1.860093 2.389898 -1.571437 3.351864 -1.796015 3.419086 -2.438682 -0.548450 -0.943313 3.422455 1.541392 0.052725 -5.449712 0.204286 -4.841383 -2.922759 0.446949 -2.520542 3.801581 -1.181370
wb_dma_de/input_nd 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_sel/assign_126_ch_sel 2.628285 -1.162913 2.379723 -1.606928 1.657984 0.445039 -3.863641 1.346715 -1.534317 1.485436 -1.720589 -0.570834 -0.433852 2.045885 3.315659 -0.005055 -0.853457 1.088880 -0.619762 -6.063384
wb_dma/wire_mast1_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/wire_ptr_valid 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma/wire_ch_sel 1.424733 -1.839995 0.684020 0.262704 0.845521 -1.044850 -2.836715 0.081986 -4.491300 -4.021091 -2.441957 -3.559863 -1.198146 5.725492 -3.306741 1.103266 -1.042727 3.264483 0.895125 -1.148125
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_de/always_12/stmt_1/expr_1 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma/wire_dma_req 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_sel/assign_136_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_rf/assign_5_sw_pointer 4.805285 1.128681 0.222001 0.168676 -0.689192 -2.044490 -1.115992 -1.435448 0.165712 0.342619 0.354207 1.013314 1.541405 -0.478787 0.536242 -3.225968 0.735995 2.066485 -3.132543 -3.882796
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_ch_sel/assign_97_valid/expr_1 -1.111223 0.767541 -2.881871 2.761677 -2.289270 0.951135 -1.930237 2.854017 2.515023 3.526335 -0.078644 -3.895962 -0.029380 -0.465361 1.587644 -1.534942 2.318832 -0.141823 1.328689 -5.669085
wb_dma_de/always_9/stmt_1 -0.494773 -1.396767 -1.253639 -0.729571 -0.054811 -3.290138 2.428503 0.994344 3.276488 -0.926847 -0.885470 -4.759501 -1.137265 -2.250105 -0.849041 0.470454 -0.238115 1.890030 -3.405428 -0.383604
wb_dma_de/input_pause_req -0.068267 -4.768550 1.770780 -0.342321 1.522443 -0.978871 -2.449572 -2.844588 -2.956077 1.833834 -0.426667 0.912315 1.198906 3.138770 -0.808068 -0.251676 -1.246099 -0.580866 -0.350734 -3.421082
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.359006 -0.145451 -3.606832 -0.658817 1.796791 1.325853 -0.448594 1.159307 -1.369520 -2.829676 1.352435 -0.459370 1.645003 0.513028 -1.986739 -0.485369 -0.704737 2.681247 0.096002 1.314811
wb_dma_de/wire_dma_busy -0.186173 -4.294688 2.629056 1.125255 0.087251 -2.307044 -2.291246 -0.880523 -3.369022 -2.938345 -2.300969 -2.501972 0.585075 2.835452 0.380340 2.623341 1.410963 3.175163 -1.635585 -0.631899
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_pri_enc/always_2/if_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/always_6/if_1/stmt_1 0.234395 -1.249102 -2.309447 0.461033 -1.856856 -3.960883 1.069837 0.928423 1.522639 -1.078903 -1.200300 -5.096764 0.156796 -2.090061 -0.976290 -1.323291 1.079536 3.018189 -2.668073 -0.622484
wb_dma_ch_rf/input_de_txsz_we 0.257312 -0.531606 -2.598142 -0.255564 0.548560 -1.973196 1.565450 -0.465114 0.391381 -0.256809 0.279269 -3.403004 -2.915838 -1.839599 -3.923727 -1.384475 0.984270 1.855413 -2.629882 -0.315411
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_wb_if/input_wb_addr_i -1.650810 1.562654 1.054339 1.603200 1.889544 -1.962305 -1.088906 -5.105209 -0.179702 2.392839 1.123742 3.881783 -5.840919 -0.183271 -0.845607 -3.192965 -0.613341 -4.720127 4.421180 -2.632013
wb_dma_ch_sel/always_7/stmt_1 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.640087 -0.971768 0.779649 1.850958 -0.808145 2.331452 -1.598341 2.242190 0.160296 1.795675 -0.324676 2.299965 2.207565 0.729228 2.072336 -0.885957 -5.402074 2.142554 3.928288 -0.874727
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.667197 -0.670128 -3.796305 -4.315845 3.386502 1.292498 -0.948327 0.159003 0.055121 -1.394795 2.342506 0.892473 -1.377350 -1.400439 -2.601526 -1.034073 -2.368229 0.506347 -1.530148 -0.879927
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_rf/always_4/if_1/block_1 -2.695165 -0.905133 -1.092844 2.965410 1.043804 1.704613 0.095184 -1.140094 -1.782133 -2.635904 1.056698 -0.107274 0.900171 0.279180 -1.229730 1.817322 2.093780 -1.307573 1.268903 4.589956
wb_dma_de/reg_dma_abort_r 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/input_ch2_txsz 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/input_ch5_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_sel/assign_150_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_sel/assign_155_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/always_43/case_1/stmt_4 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/always_43/case_1/stmt_3 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_sel/always_43/case_1/stmt_2 0.412691 -0.041407 -2.322524 0.923344 0.896628 -0.626021 0.076189 -3.211884 0.304029 -2.512316 1.786114 2.150034 -0.117910 -2.449381 -2.970921 -2.169410 -1.821416 0.067778 0.178530 1.907817
wb_dma_ch_sel/always_43/case_1/stmt_1 1.203902 -0.502846 -3.580781 0.150169 -1.155153 -2.257821 -0.015165 0.707107 0.000681 -0.619602 -0.088157 -3.689149 -0.047173 -1.872901 -2.066183 -2.539648 1.359817 2.882843 -1.964878 -0.761642
wb_dma_de/always_19/stmt_1/expr_1 1.476125 -0.040764 0.365227 3.073955 1.919893 0.111154 0.951727 1.245487 4.833961 -0.777683 0.662974 0.370312 0.506682 3.398456 -0.713820 1.379845 -5.545225 1.379812 3.314225 -1.256740
wb_dma_ch_rf/wire_ch_err_we 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.203534 -3.228804 3.251082 2.427221 1.434925 -0.516468 -0.054721 -2.206485 -0.088326 -1.701798 -0.624619 -0.249713 0.035162 2.730431 0.147064 4.036262 0.039485 -0.470762 -0.123512 -0.232271
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -3.660443 -3.524031 -4.336534 -2.920919 -0.975328 3.073604 -2.384419 1.577082 -0.356383 3.755337 2.198229 0.621520 0.613770 1.719394 -2.307852 1.145162 0.924006 -0.964127 -0.634300 -5.253996
assert_wb_dma_wb_if/input_pt_sel_i -1.022187 -1.447802 0.291241 0.293914 2.617468 1.429345 1.636568 -0.668860 0.963080 -1.797752 1.159483 0.520288 0.424065 -2.293447 0.259324 1.952934 -0.942088 0.280991 -0.883787 3.342269
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.096412 -0.829792 0.137022 0.318291 5.163651 2.218858 0.272392 2.104369 2.801104 1.153210 0.961622 -1.981065 -3.379518 1.107049 0.441487 2.501253 -2.374741 -0.393694 1.116767 -3.017834
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_rf/input_paused -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma/wire_mast0_adr -1.428861 1.028775 -2.271611 4.066652 -2.714703 2.280279 3.128737 2.709462 1.596392 1.258180 0.772026 -1.941019 -0.410848 -1.018960 -2.635550 0.774077 0.273055 2.452331 1.251618 2.230383
wb_dma_ch_pri_enc/inst_u8 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -2.097073 -1.618996 -0.246383 1.351217 0.516645 -2.053681 0.996626 -1.279621 1.300703 0.605877 -0.327320 -3.006273 -1.603573 -0.773411 -0.822011 0.447387 1.768388 -0.608009 -1.473692 -1.262407
wb_dma_ch_arb/always_2/block_1 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_ch_sel/always_40/case_1/cond 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_rf/assign_22_ch_err_we 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_rf/wire_pointer -0.759129 -1.503772 -3.652689 0.264928 2.329700 1.240604 -3.489645 -1.384437 -5.147020 -1.752924 1.528369 -0.936482 0.126267 1.297168 -2.337550 -2.111217 2.145984 -1.252861 2.382215 1.880939
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/wire_pri19_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_5_pri1 0.660388 -3.705355 0.353601 0.720571 2.743262 -0.955379 0.706565 -2.312872 0.290153 -1.296067 0.844159 0.385404 1.412721 -1.765017 0.057402 0.885536 -1.201784 1.692537 -3.099150 -0.380568
wb_dma_rf/inst_u26 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u27 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/always_23/block_1/case_1/block_10 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_de/always_23/block_1/case_1/block_11 3.321604 1.866205 -3.184004 2.158156 1.739463 2.619574 0.134049 1.944025 -0.888155 0.192346 1.809432 0.351216 -1.375713 -0.709333 -2.529829 -2.094940 -0.797562 3.930675 1.753389 0.728159
wb_dma_rf/inst_u22 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u23 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u20 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/assign_86_de_ack 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_rf/inst_u28 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/inst_u29 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/always_1/stmt_1 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.534833 -1.407304 -2.060082 -0.287259 -0.424363 -3.228612 1.790741 -0.303978 1.815957 -2.686977 -0.552447 -3.541308 0.443804 -1.754839 -1.801048 0.023758 0.225032 1.837218 -2.673348 1.464170
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_rf/inst_check_wb_dma_rf 0.741703 1.713597 0.981284 4.517641 -0.079441 -1.114681 0.449924 -3.172482 1.067040 -1.117073 1.583522 1.125715 -0.765999 -0.530619 -0.413240 -0.536220 3.145182 -0.003447 -0.187097 0.424091
wb_dma_rf/reg_wb_rf_dout -2.554881 -1.335211 0.733516 1.799709 2.233869 -4.593998 0.022177 -1.729031 2.478976 0.007079 1.157215 -0.420441 -0.482885 -0.117520 2.508093 -0.470129 2.213958 -2.802548 0.953258 2.396314
wb_dma/input_dma_req_i 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_de/input_am1 0.337191 -0.196157 -0.488736 2.914643 -0.129686 -0.760256 1.154915 0.126793 3.717037 -2.036482 0.199986 -0.756882 2.706813 -0.668876 1.362949 0.865142 -1.393096 1.108171 0.085394 0.296953
wb_dma_de/input_am0 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_sel/reg_next_start 0.354106 -3.070920 -1.094343 1.779629 -1.222250 -2.949270 -2.444571 -1.223123 0.959123 1.126317 -0.596734 -1.009999 2.577254 -1.800873 1.510818 -3.366183 -1.629371 1.085629 0.125654 -2.747673
wb_dma_ch_sel/input_ch4_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma/wire_mast0_dout 2.083347 1.247849 -4.083126 -1.892421 3.375334 1.759157 -0.001206 1.027764 -1.471754 -0.223622 2.037320 0.814402 -1.538572 3.420952 -4.940155 -1.057603 -0.524920 0.992069 2.428609 0.382920
wb_dma_ch_sel/assign_107_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma/wire_next_ch 3.129123 -1.484981 -1.491681 -1.163896 0.295101 -1.204770 -2.239405 -0.212809 -0.367200 -0.375201 0.086738 0.108348 2.315264 -0.791539 0.597233 -2.534399 -1.563851 2.294070 -1.702450 -3.065852
wb_dma_rf/wire_ch2_txsz 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_ch_rf/wire_ch_am0 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_rf/wire_ch_am1 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma/wire_ch6_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/input_csr -1.023396 -0.378922 -4.973414 -4.012377 4.165284 0.996920 -2.738069 0.096002 1.968532 -0.795382 2.546351 0.283097 -3.075865 0.195139 -2.157687 -1.242240 -2.597419 -2.712312 2.508572 -2.883034
wb_dma_de/reg_read 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma/input_wb1_cyc_i -1.022187 -1.447802 0.291241 0.293914 2.617468 1.429345 1.636568 -0.668860 0.963080 -1.797752 1.159483 0.520288 0.424065 -2.293447 0.259324 1.952934 -0.942088 0.280991 -0.883787 3.342269
wb_dma_ch_rf/wire_ch_adr0_we -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_sel/assign_140_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_rf/wire_ch3_txsz 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_rf/input_wb_rf_din -2.309092 2.328685 -1.965261 3.577605 -2.963370 2.302319 -2.599361 -0.802392 -0.559518 2.555549 0.217177 -1.431724 -4.693408 -0.693074 -4.694393 -3.292090 1.071887 -2.009553 2.886333 -1.139668
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_pri_enc_sub/reg_pri_out_d1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/always_19/if_1/block_1 -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_ch_rf/always_2 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_rf/always_1 -1.061285 -1.178967 -1.005777 4.732878 -0.379418 -0.851831 -0.421239 0.217737 -1.313499 1.352356 -1.173872 -3.742340 2.136746 2.617703 0.388984 -0.156136 3.925707 0.948829 1.808588 -1.605642
wb_dma_ch_sel/always_9/stmt_1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_rf/always_6 0.861339 -1.139137 -0.390922 -0.048730 -0.142761 2.117436 -1.614425 1.842374 1.287405 1.157664 0.242440 2.165432 0.950991 0.925340 0.361700 -0.702354 -6.330488 1.087080 3.740669 -1.117223
wb_dma_ch_rf/always_5 -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_rf/always_4 -2.695165 -0.905133 -1.092844 2.965410 1.043804 1.704613 0.095184 -1.140094 -1.782133 -2.635904 1.056698 -0.107274 0.900171 0.279180 -1.229730 1.817322 2.093780 -1.307573 1.268903 4.589956
wb_dma_ch_rf/always_9 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_rf/always_8 -2.212160 -3.707777 3.098473 1.199109 0.439389 -2.245019 0.051096 -1.405574 0.002044 -1.934072 -2.076249 -2.963906 0.291581 2.015724 0.801766 4.006013 1.317043 0.440404 -2.386374 -1.200511
assert_wb_dma_rf/input_wb_rf_dout 0.741703 1.713597 0.981284 4.517641 -0.079441 -1.114681 0.449924 -3.172482 1.067040 -1.117073 1.583522 1.125715 -0.765999 -0.530619 -0.413240 -0.536220 3.145182 -0.003447 -0.187097 0.424091
wb_dma/wire_wb1_addr_o -0.613447 0.686061 -0.231464 0.417317 2.701140 1.916687 2.297050 1.244922 3.835664 -1.246952 1.155541 -0.950906 -1.890318 -1.191417 -0.040941 2.864842 -1.716015 -0.337458 -0.448010 0.669697
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.206061 0.453158 0.073828 4.622065 0.645470 1.014578 0.700837 -0.440438 1.490846 3.595805 0.947584 -1.581879 -3.861561 0.468639 -1.861369 -0.217951 1.631767 -0.492924 1.239983 -2.799330
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 3.784883 4.405783 1.377746 0.330755 -0.389990 3.089537 -3.862691 1.058690 0.877297 -1.616265 1.728365 3.408177 -1.852730 2.143554 0.626887 0.176816 -0.350338 0.223919 0.534789 -2.987417
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.935576 -0.324159 1.895810 4.477157 1.244022 1.265479 0.857444 -3.222937 1.612499 4.136515 1.524170 2.314771 -3.073890 -1.422336 -1.010518 -0.738485 -0.573299 -1.542608 0.430259 -3.287871
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_wb_slv/reg_slv_dout -1.860093 2.389898 -1.571437 3.351864 -1.796015 3.419086 -2.438682 -0.548450 -0.943313 3.422455 1.541392 0.052725 -5.449712 0.204286 -4.841383 -2.922759 0.446949 -2.520542 3.801581 -1.181370
wb_dma_ch_pri_enc/always_2 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/always_4 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/inst_u3 2.294230 1.852138 2.203540 0.241598 -0.496943 1.629103 -2.193481 0.195406 -0.151445 0.852933 0.951004 4.212465 -2.339022 1.464304 -0.364041 -0.762858 -2.132049 0.543076 1.652656 -0.823023
wb_dma_wb_slv/always_1/stmt_1 -1.650130 1.690104 0.746789 2.175380 1.186069 -0.337454 -3.649936 -5.219666 1.210111 1.117545 1.531789 2.565336 -5.030520 0.068572 -1.794125 -3.274812 -0.316188 -5.696924 3.879838 -2.851940
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_rf/wire_ch0_am0 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_rf/wire_ch0_am1 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma_wb_mast/wire_mast_drdy -1.844599 -3.468354 -3.793565 -0.371109 -1.103512 4.442684 -1.354043 3.229993 -1.790185 3.055810 1.872817 1.083101 0.217866 -4.727640 -0.698822 -0.852478 -2.882763 2.980758 0.469180 0.098974
wb_dma_wb_if/wire_mast_pt_out -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_ch_sel/assign_95_valid/expr_1 -0.363735 0.079151 -2.590075 1.003640 -2.442161 0.336478 -3.259218 2.198913 1.258216 3.049415 -0.290877 -2.784883 -0.214638 -3.069401 2.732383 -2.642950 2.045452 0.685675 -0.505216 -6.293002
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.921827 2.120177 0.355599 1.432526 2.222638 4.588319 0.328279 2.511872 0.215986 2.827602 1.534552 0.243039 -2.761542 -0.646356 0.212610 0.374588 0.241670 1.856068 -0.645630 -2.536255
wb_dma/constraint_slv0_din -1.950489 -2.474970 0.340501 5.127728 -1.295260 -1.264575 -0.963194 -3.206274 -0.128019 0.617479 0.679372 -0.572508 0.813554 2.198726 -2.526329 -0.280404 1.260428 -0.809735 1.106784 -0.540585
wb_dma_de/always_4/if_1/if_1 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_rf/always_2 -0.285346 -3.656626 -0.951729 -0.364468 1.607024 0.099401 -2.447173 -2.688760 -2.598354 3.518526 1.376440 0.744302 1.400396 2.742807 -2.306032 -2.022022 0.438491 -2.165456 -0.066833 -2.985706
wb_dma_rf/inst_u24 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/always_1 -2.554881 -1.335211 0.733516 1.799709 2.233869 -4.593998 0.022177 -1.729031 2.478976 0.007079 1.157215 -0.420441 -0.482885 -0.117520 2.508093 -0.470129 2.213958 -2.802548 0.953258 2.396314
wb_dma_ch_sel/always_38 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_ch_sel/always_39 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_sel/always_37 2.594888 -1.808823 1.539942 -2.005479 2.394826 0.472371 -5.535316 1.010457 -2.387494 -1.199991 -1.553340 0.010244 0.607213 2.039949 3.617417 -0.039441 -2.029895 1.054728 0.646472 -4.664020
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -1.399882 -1.933466 -1.922615 -3.704963 2.399203 -1.194785 -3.546217 0.714702 4.834121 -2.275713 0.698385 -0.817833 -1.461008 -3.263020 2.896210 0.358395 -2.492431 -1.096209 -1.315508 -2.588248
wb_dma_ch_sel/assign_10_pri3 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_rf/inst_u21 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_rf/wire_ch3_adr0 0.336878 -0.763817 1.060498 1.578166 3.247874 2.770836 0.157468 0.823332 0.445707 -1.896037 1.058918 1.351792 1.224679 1.328592 1.748283 3.435766 -0.913964 0.834229 0.999743 1.493030
wb_dma_ch_rf/input_dma_busy -2.212160 -3.707777 3.098473 1.199109 0.439389 -2.245019 0.051096 -1.405574 0.002044 -1.934072 -2.076249 -2.963906 0.291581 2.015724 0.801766 4.006013 1.317043 0.440404 -2.386374 -1.200511
wb_dma_ch_sel/assign_134_req_p0 2.347298 0.950903 1.597613 0.754232 1.430306 3.118634 0.180495 2.799780 -0.721485 3.878514 -0.089484 -1.880644 -2.548451 -0.254628 1.361020 0.745765 1.919296 1.961849 -2.206450 -3.736114
wb_dma/wire_wb0m_data_o -4.226207 -1.000199 2.390018 4.318627 0.969636 0.474588 1.751687 -1.037679 3.159401 -2.067701 0.131264 -0.516773 -2.627477 -0.686905 -0.078728 4.075861 -1.457950 -1.395219 1.444336 2.480541
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_ch_rf/always_6/if_1 0.861339 -1.139137 -0.390922 -0.048730 -0.142761 2.117436 -1.614425 1.842374 1.287405 1.157664 0.242440 2.165432 0.950991 0.925340 0.361700 -0.702354 -6.330488 1.087080 3.740669 -1.117223
wb_dma 0.449856 1.106741 0.445682 -2.557862 -1.864240 -0.540796 -0.818891 1.352758 -0.018886 1.031769 -1.186321 -0.143922 -0.167008 0.202551 0.937227 -0.968863 -0.546721 -0.514420 -0.052355 -1.139632
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
assert_wb_dma_rf/input_wb_rf_adr 0.741703 1.713597 0.981284 4.517641 -0.079441 -1.114681 0.449924 -3.172482 1.067040 -1.117073 1.583522 1.125715 -0.765999 -0.530619 -0.413240 -0.536220 3.145182 -0.003447 -0.187097 0.424091
wb_dma_ch_rf/always_6/if_1/if_1 0.861339 -1.139137 -0.390922 -0.048730 -0.142761 2.117436 -1.614425 1.842374 1.287405 1.157664 0.242440 2.165432 0.950991 0.925340 0.361700 -0.702354 -6.330488 1.087080 3.740669 -1.117223
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/wire_gnt 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.436547 -2.631947 -1.329434 3.060641 -0.719544 -1.204973 1.203779 -1.500368 0.707261 0.916124 0.253048 -1.083580 0.870124 -0.109287 -2.229012 -0.619661 -1.103032 -0.106903 1.687888 1.201960
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_rf/always_1/case_1/cond -2.554881 -1.335211 0.733516 1.799709 2.233869 -4.593998 0.022177 -1.729031 2.478976 0.007079 1.157215 -0.420441 -0.482885 -0.117520 2.508093 -0.470129 2.213958 -2.802548 0.953258 2.396314
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_wb_slv/assign_4/expr_1 -2.723651 0.098228 1.311582 3.851537 1.259822 -0.908345 4.258057 -0.252082 1.787263 -1.104243 0.030567 0.478237 -3.090380 1.407861 -1.259300 3.823014 -1.321688 0.364031 2.623122 2.029701
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.414823 0.052060 -3.473922 0.378873 1.497370 0.754102 0.476610 0.556930 -0.781144 -1.593900 1.565472 -0.615497 0.146133 -1.793158 -2.373734 -1.439659 -0.029324 3.327894 -1.127312 1.149094
wb_dma_de/always_3/if_1/stmt_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/assign_104_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_rf/always_9/stmt_1 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_wb_if/input_mast_adr -0.397998 1.861496 0.173269 2.463001 0.828574 2.224766 3.259866 1.517237 3.899539 0.666021 0.993110 -1.163426 -2.019815 -1.088736 -0.549255 2.149904 -0.388977 0.229946 -0.262719 0.519348
assert_wb_dma_ch_arb/input_req -0.712615 -1.962497 -0.078492 2.163406 3.290579 0.827463 0.810468 0.444246 3.650087 1.662411 1.295820 -2.537243 -2.731231 -1.334930 0.285881 1.870059 -0.163134 0.494177 -1.874749 -3.521502
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_wb_if/input_wbm_data_i -1.860093 2.389898 -1.571437 3.351864 -1.796015 3.419086 -2.438682 -0.548450 -0.943313 3.422455 1.541392 0.052725 -5.449712 0.204286 -4.841383 -2.922759 0.446949 -2.520542 3.801581 -1.181370
wb_dma_de/wire_tsz_cnt_is_0_d 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma/wire_dma_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel_checker/input_ch_sel_r 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma_ch_sel/assign_119_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_inc30r/input_in 0.783357 1.667007 -0.366557 4.686695 1.669422 3.350997 -0.304053 0.774800 1.978594 -2.484988 1.418508 2.105499 2.977485 0.281308 2.777355 1.488408 -1.339834 0.387897 4.012418 1.979053
wb_dma_ch_pri_enc/inst_u15 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u14 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u17 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/wire_dma_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_pri_enc/inst_u11 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u10 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u13 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u12 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u19 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u18 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/assign_110_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_rf/inst_u30 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.369494 0.495465 -2.239147 5.188221 -1.191424 0.633263 -1.926109 -0.610882 -2.344495 0.603136 0.907129 0.122783 1.172079 0.322525 -1.179514 -3.080996 1.952790 2.146502 2.809386 -0.418571
wb_dma_ch_pri_enc/wire_pri6_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_rf/assign_6_csr_we 0.975282 -1.739662 -0.141885 -0.869696 2.327420 0.052198 -3.029368 -2.155611 -3.382771 1.029743 0.878156 0.316674 -0.079605 2.985935 -1.193296 -0.740044 2.666330 -1.134336 -1.250030 -3.680491
wb_dma_de/assign_82_rd_ack 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_sel/assign_96_valid -0.594106 0.512883 -3.386867 1.362180 -2.439349 2.883555 -1.460745 0.541000 0.952650 3.161277 1.598880 -0.178208 2.800309 1.590440 -0.675389 -0.883296 1.329549 -1.990580 0.346076 -7.701809
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/reg_next_ch 3.129123 -1.484981 -1.491681 -1.163896 0.295101 -1.204770 -2.239405 -0.212809 -0.367200 -0.375201 0.086738 0.108348 2.315264 -0.791539 0.597233 -2.534399 -1.563851 2.294070 -1.702450 -3.065852
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_rf/assign_24_ch_txsz_dewe 0.257312 -0.531606 -2.598142 -0.255564 0.548560 -1.973196 1.565450 -0.465114 0.391381 -0.256809 0.279269 -3.403004 -2.915838 -1.839599 -3.923727 -1.384475 0.984270 1.855413 -2.629882 -0.315411
assert_wb_dma_ch_arb -0.712615 -1.962497 -0.078492 2.163406 3.290579 0.827463 0.810468 0.444246 3.650087 1.662411 1.295820 -2.537243 -2.731231 -1.334930 0.285881 1.870059 -0.163134 0.494177 -1.874749 -3.521502
wb_dma/wire_csr -0.657139 -0.811880 -3.982217 -6.203272 4.555201 1.007272 -1.584588 0.511273 -0.577007 0.427271 0.530714 -2.849388 -1.499593 -0.995215 -0.212119 -1.004389 -0.100070 -3.365359 -1.090116 -3.683707
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_wb_if/input_mast_din -0.534964 0.413853 -3.567270 -0.969880 0.827134 -0.840437 1.112364 0.033334 2.586580 -2.797463 1.337279 -1.389123 -1.911578 -1.537352 -3.478019 -0.341714 -1.483319 0.527875 -0.285017 1.773798
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_rf/reg_sw_pointer_r 4.805285 1.128681 0.222001 0.168676 -0.689192 -2.044490 -1.115992 -1.435448 0.165712 0.342619 0.354207 1.013314 1.541405 -0.478787 0.536242 -3.225968 0.735995 2.066485 -3.132543 -3.882796
wb_dma_ch_sel/assign_142_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_rf 0.677563 1.783681 0.592937 -0.078024 -2.267208 0.713178 -3.665895 1.518977 0.685494 1.077035 -0.831973 -1.070307 -0.159212 0.279238 2.708718 -1.216240 1.034389 -1.274431 0.178457 -3.728439
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.202799 -2.062443 -0.433255 0.446398 2.272705 -2.071389 0.414997 -0.443781 2.098672 -2.669774 0.064385 -1.840306 2.217078 -0.045125 3.078674 2.406072 1.568544 -1.171843 -0.133188 0.935005
wb_dma_de/reg_chunk_cnt 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -1.399882 -1.933466 -1.922615 -3.704963 2.399203 -1.194785 -3.546217 0.714702 4.834121 -2.275713 0.698385 -0.817833 -1.461008 -3.263020 2.896210 0.358395 -2.492431 -1.096209 -1.315508 -2.588248
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.602365 -0.600711 -1.351722 -3.846168 1.576352 -0.686472 -2.153493 0.549620 6.298963 -1.431619 0.979814 -0.531132 -1.698554 -3.183981 2.183808 0.616138 -2.343930 -1.520132 -2.927772 -3.458291
wb_dma/input_wb0m_data_i -1.860093 2.389898 -1.571437 3.351864 -1.796015 3.419086 -2.438682 -0.548450 -0.943313 3.422455 1.541392 0.052725 -5.449712 0.204286 -4.841383 -2.922759 0.446949 -2.520542 3.801581 -1.181370
wb_dma_de/always_15/stmt_1 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma/wire_ch7_csr 1.954041 0.979975 -2.175148 -2.618599 0.425751 1.742555 -1.733813 3.055237 0.484605 1.187507 0.022396 -1.154971 0.350230 -0.957538 1.581073 -1.445190 -1.016293 0.754598 -0.259555 -3.059220
wb_dma/input_wb0_ack_i 1.985252 -0.480394 -5.081341 -1.746152 -0.550589 1.606979 -1.673580 1.709439 -1.839357 -0.523616 1.915213 1.861357 0.826507 0.120189 -4.167899 -2.674885 -2.599742 3.405921 1.690938 0.628153
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.240217 1.282600 0.804148 2.626390 1.188694 2.230062 1.561360 1.676748 3.205501 2.873808 0.906218 -1.353526 -3.471824 -0.484461 -0.179262 1.197801 -0.178196 0.401726 -0.256331 -2.619945
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -1.811013 -1.447829 -0.730874 2.151797 2.651015 -0.121915 0.429231 -1.349756 2.088333 1.923319 1.445515 -2.033295 -4.556133 -1.165051 -2.053903 0.254834 0.741051 -0.888724 -0.707695 -2.705594
wb_dma_ch_sel/assign_125_de_start 1.027800 -1.891139 -0.346290 1.639046 -1.943986 -2.670294 -1.051872 -0.965017 1.526475 2.597069 -0.721870 -1.292643 1.243117 -1.787361 0.559960 -3.385529 -1.270955 1.233409 -1.186958 -3.738885
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.203534 -3.228804 3.251082 2.427221 1.434925 -0.516468 -0.054721 -2.206485 -0.088326 -1.701798 -0.624619 -0.249713 0.035162 2.730431 0.147064 4.036262 0.039485 -0.470762 -0.123512 -0.232271
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma_ch_sel/input_dma_busy 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_inc30r -0.793696 1.040617 -0.148236 1.363744 2.085238 2.787722 1.554694 1.975186 4.679482 -2.716021 0.719660 -0.019808 1.339878 -0.229657 2.754169 4.110199 -2.020074 -0.312049 1.454896 0.720550
wb_dma_ch_sel/always_45/case_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/assign_117_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.852649 1.625765 -3.023184 4.037678 -0.714517 0.317410 -0.852480 0.243831 -1.555501 -0.065086 1.059528 -0.094119 -0.162625 -0.855479 -2.321905 -3.845084 0.579389 3.598795 2.204152 0.576009
wb_dma/wire_ch3_adr0 0.336878 -0.763817 1.060498 1.578166 3.247874 2.770836 0.157468 0.823332 0.445707 -1.896037 1.058918 1.351792 1.224679 1.328592 1.748283 3.435766 -0.913964 0.834229 0.999743 1.493030
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/always_6/if_1/if_1/cond -0.494773 -1.396767 -1.253639 -0.729571 -0.054811 -3.290138 2.428503 0.994344 3.276488 -0.926847 -0.885470 -4.759501 -1.137265 -2.250105 -0.849041 0.470454 -0.238115 1.890030 -3.405428 -0.383604
wb_dma/wire_mast1_pt_out -0.675329 -1.378082 0.322285 2.299440 1.109609 -1.448066 3.335428 -2.293677 -0.630950 -0.435727 0.576625 0.598200 -0.858968 -0.172529 -2.517328 0.841223 -0.149210 1.119297 -0.430474 2.082031
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_sel/always_48 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_sel/always_43 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_sel/always_42 -0.657139 -0.811880 -3.982217 -6.203272 4.555201 1.007272 -1.584588 0.511273 -0.577007 0.427271 0.530714 -2.849388 -1.499593 -0.995215 -0.212119 -1.004389 -0.100070 -3.365359 -1.090116 -3.683707
wb_dma_ch_sel/always_40 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_ch_sel/always_47 0.337191 -0.196157 -0.488736 2.914643 -0.129686 -0.760256 1.154915 0.126793 3.717037 -2.036482 0.199986 -0.756882 2.706813 -0.668876 1.362949 0.865142 -1.393096 1.108171 0.085394 0.296953
wb_dma_ch_sel/always_46 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_sel/always_45 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/always_44 0.130485 0.990552 0.769121 3.845422 2.552982 3.143193 -1.714877 0.713514 -1.535803 0.773871 1.191835 1.378661 -0.297182 2.221169 1.631315 0.648473 1.235584 -0.685110 4.287367 0.953793
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_rf/input_ndnr 2.810999 0.174292 -3.244586 -0.834662 2.492504 1.535732 0.643921 2.085613 1.320704 -0.491535 1.821120 -1.540543 -1.416116 -2.136474 -1.710196 -0.579801 -0.982360 3.277354 -2.267218 -1.102835
wb_dma_de/always_4/if_1/stmt_1 0.764098 -2.641935 -2.695106 1.212388 1.962053 -0.594533 -0.795490 0.023958 0.235489 0.707626 0.770315 -3.537140 -0.364263 -1.130873 -1.110356 -0.877174 1.502901 2.304267 -2.522210 -3.341642
wb_dma_ch_pri_enc/wire_pri4_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/assign_111_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_wb_slv/assign_2_pt_sel -1.002806 -0.952784 1.395523 -2.460750 2.260127 -0.818669 2.859318 -1.299310 2.140438 -2.395196 0.189612 0.958412 -4.549665 -4.390004 -1.616138 1.341209 -5.670494 0.274847 -2.272396 2.226231
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.120720 1.248053 -1.169809 2.796747 -1.418307 -1.313115 -0.511654 1.490148 1.926038 0.305748 -0.371377 -2.558289 1.224575 -0.014638 0.727155 -1.987327 0.972121 3.112054 -0.774612 -2.803093
wb_dma_ch_sel/assign_144_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_de/input_pointer 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 3.321604 1.866205 -3.184004 2.158156 1.739463 2.619574 0.134049 1.944025 -0.888155 0.192346 1.809432 0.351216 -1.375713 -0.709333 -2.529829 -2.094940 -0.797562 3.930675 1.753389 0.728159
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.603790 0.291262 -2.605064 3.721677 -0.454623 0.598018 -2.147859 -0.675248 -2.977934 -0.350153 0.884579 0.117316 2.323508 3.306955 -2.017631 -2.228681 1.816400 1.329878 3.281588 -0.825898
wb_dma_ch_rf/input_wb_rf_adr -0.420095 1.981097 -0.763020 -0.074521 -1.857450 4.138515 0.048697 -5.211251 1.249931 -2.401474 -2.626041 -0.513760 -0.272594 -2.080473 -2.712370 1.175155 0.619656 -0.182592 2.177800 -4.831674
wb_dma_ch_sel/input_pointer0 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/input_pointer1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma_ch_sel/input_pointer2 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma_ch_sel/input_pointer3 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_de/reg_chunk_0 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_sel/reg_am0 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma/assign_2_dma_req 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 2.102347 -1.355422 1.002220 1.527332 3.366812 2.621805 -1.641013 -1.288682 -1.693157 -1.125127 1.626858 3.194884 1.601253 -1.521433 2.354693 0.620817 -0.373457 1.439555 -0.779870 0.025229
wb_dma_ch_rf/wire_ch_csr -0.376194 -0.686622 0.584651 -2.322555 -0.256118 0.556914 -1.900370 3.129970 1.722481 2.332595 -1.636945 -1.911430 -0.840344 0.968631 2.399897 0.504756 -2.564462 -0.522960 0.550181 -4.620856
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.489736 3.162076 -2.198728 4.500983 1.506890 2.021666 0.766454 -0.233872 2.771882 -2.018846 1.744550 -0.076289 0.468114 0.282325 -0.063587 0.226792 0.464187 -2.035289 4.103707 1.429372
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_sel/assign_118_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_ch_rf/input_de_adr1_we -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_de/always_8/stmt_1/expr_1 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 3.815704 4.890331 1.380722 0.987926 -0.786767 2.464153 -3.546638 2.180996 1.336299 -2.410769 1.123203 1.114015 -2.862258 3.603444 -0.183607 0.803448 0.240659 1.052245 1.015163 -2.357424
wb_dma_de/always_2/if_1/stmt_1 0.130485 0.990552 0.769121 3.845422 2.552982 3.143193 -1.714877 0.713514 -1.535803 0.773871 1.191835 1.378661 -0.297182 2.221169 1.631315 0.648473 1.235584 -0.685110 4.287367 0.953793
wb_dma_de/assign_65_done/expr_1 1.717662 -2.541965 -1.574485 -0.982826 1.633104 -1.250303 -0.437954 -1.140985 -0.091011 -0.015541 0.655931 -0.814881 0.204039 -2.104680 -1.097590 -1.558740 -0.934641 2.085843 -3.232369 -2.208163
wb_dma_ch_sel/reg_de_start_r 2.392747 -0.577471 -0.364720 1.670343 -1.156826 -1.330111 -1.670851 0.117844 1.241400 1.587870 -0.291187 -1.169764 1.065392 -1.451683 1.481752 -2.486174 0.100757 2.218055 -1.790842 -4.393579
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_wb_mast/assign_1 0.358230 2.100640 -2.602513 0.487150 0.252998 1.778646 2.708817 -2.145390 5.166308 -0.186286 2.647238 2.158717 -1.510287 -3.130586 -4.486261 -1.369632 -4.231322 -1.539565 -0.566124 -0.076724
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma_de/input_txsz 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_ch_rf/wire_pointer_s -0.267013 0.817340 -0.951591 2.607074 0.720293 1.650307 0.783154 -0.564661 -0.491041 -2.940727 1.416701 0.293777 0.645073 -0.264779 -1.179045 1.534471 1.936182 0.424542 -0.078121 3.408900
wb_dma_ch_sel/reg_ndnr 2.810999 0.174292 -3.244586 -0.834662 2.492504 1.535732 0.643921 2.085613 1.320704 -0.491535 1.821120 -1.540543 -1.416116 -2.136474 -1.710196 -0.579801 -0.982360 3.277354 -2.267218 -1.102835
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_sel/reg_txsz 1.531826 -1.080718 -2.046551 -0.169773 -0.784987 -2.272646 -0.248079 -1.346631 -0.274309 -0.249699 0.256318 -1.041354 0.056274 -3.056182 -1.596089 -2.993410 0.074219 2.178009 -2.789017 -1.221514
wb_dma_de/always_3 0.600225 2.066302 0.410042 3.388086 -0.593984 0.417721 3.346723 0.721594 5.539442 -0.589853 0.492121 -0.713441 0.211207 -1.503007 0.279001 1.195767 -1.806801 0.723520 -0.439890 0.375301
wb_dma_ch_pri_enc/inst_u28 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u29 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_arb/always_2/block_1/case_1 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_de/always_18/stmt_1/expr_1 -1.428861 1.028775 -2.271611 4.066652 -2.714703 2.280279 3.128737 2.709462 1.596392 1.258180 0.772026 -1.941019 -0.410848 -1.018960 -2.635550 0.774077 0.273055 2.452331 1.251618 2.230383
wb_dma_ch_arb/always_1/if_1 4.591811 1.785695 0.722066 -1.056004 2.822160 4.055108 -0.902316 2.251069 1.086757 0.960573 1.465227 2.397797 -0.429591 0.087419 1.489621 0.222698 -2.895976 1.689955 -0.747868 -2.834723
wb_dma_ch_pri_enc/inst_u20 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u21 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u22 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u23 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u24 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u25 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u26 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_pri_enc/inst_u27 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/wire_dma_busy -0.186173 -4.294688 2.629056 1.125255 0.087251 -2.307044 -2.291246 -0.880523 -3.369022 -2.938345 -2.300969 -2.501972 0.585075 2.835452 0.380340 2.623341 1.410963 3.175163 -1.635585 -0.631899
wb_dma_ch_sel/reg_ack_o 3.144820 1.354565 -3.192270 2.449336 -0.012942 0.566388 -1.605882 0.240943 -2.282431 -1.372454 1.010472 -0.169162 1.066101 1.728253 -2.629213 -2.944711 0.374031 2.701342 2.415964 0.245065
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_rf/reg_csr_r -0.285346 -3.656626 -0.951729 -0.364468 1.607024 0.099401 -2.447173 -2.688760 -2.598354 3.518526 1.376440 0.744302 1.400396 2.742807 -2.306032 -2.022022 0.438491 -2.165456 -0.066833 -2.985706
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.188329 -2.115722 0.192742 3.161476 3.395457 1.553097 -1.146642 1.127703 2.094892 2.268097 0.777345 -2.500901 -1.720585 1.437753 1.501340 2.066462 0.669581 -0.162862 0.996181 -4.258444
assert_wb_dma_ch_sel 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_rf/always_27/stmt_1/expr_1 3.828063 -0.472950 -1.019160 -0.269747 -0.732551 -0.847695 -2.018609 0.211498 -0.522191 1.692186 -0.056315 -0.283226 1.271018 -0.599078 0.205763 -3.299007 -0.478101 2.707967 -2.104845 -4.600226
wb_dma_ch_sel/inst_ch2 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_ch_sel/assign_122_valid 0.699510 -1.914871 -1.943172 1.469638 1.845598 0.413858 -1.798181 1.272385 0.224733 1.539839 0.360818 -3.211501 -0.286210 0.589402 0.198986 -0.436855 1.214582 1.699277 -0.490814 -4.158349
wb_dma_rf/wire_dma_abort 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_de/assign_67_dma_done_all/expr_1 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
wb_dma_de/always_4/if_1/cond 0.438615 -3.651261 -0.618164 0.970338 1.897124 -1.360625 -0.981443 -2.173993 0.180666 1.026958 0.629266 -1.127964 0.086595 -1.587434 -0.409820 -1.030276 -0.062507 1.107987 -2.817983 -3.554123
wb_dma_de/always_3/if_1/if_1/stmt_1 0.215171 1.187705 -0.363046 1.484992 1.010846 -0.201193 2.641779 0.295780 5.890265 -2.630015 0.781411 -0.790790 0.501975 -1.959102 0.793565 1.741814 -2.570763 -0.073539 -0.815302 0.597565
wb_dma_wb_slv/always_3/stmt_1/expr_1 3.784883 4.405783 1.377746 0.330755 -0.389990 3.089537 -3.862691 1.058690 0.877297 -1.616265 1.728365 3.408177 -1.852730 2.143554 0.626887 0.176816 -0.350338 0.223919 0.534789 -2.987417
wb_dma_ch_sel/assign_156_req_p0 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
assert_wb_dma_ch_arb/input_advance -0.712615 -1.962497 -0.078492 2.163406 3.290579 0.827463 0.810468 0.444246 3.650087 1.662411 1.295820 -2.537243 -2.731231 -1.334930 0.285881 1.870059 -0.163134 0.494177 -1.874749 -3.521502
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.548407 -0.504022 -0.314481 4.258126 1.728562 1.894324 -0.695506 0.131590 -0.180444 1.449053 0.992389 -0.482500 -0.546972 2.198016 -0.360806 0.703238 1.094438 0.128804 2.729801 -1.382928
wb_dma_ch_rf/reg_ch_tot_sz_r 0.234395 -1.249102 -2.309447 0.461033 -1.856856 -3.960883 1.069837 0.928423 1.522639 -1.078903 -1.200300 -5.096764 0.156796 -2.090061 -0.976290 -1.323291 1.079536 3.018189 -2.668073 -0.622484
wb_dma_ch_rf/wire_ch_adr0 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_ch_rf/wire_ch_adr1 0.303687 2.530300 0.002270 4.229581 -1.462140 0.677255 1.798952 -1.006805 1.754871 0.811617 1.493559 -0.961787 -2.168992 -1.548389 -1.840925 -0.277365 3.744377 0.543238 -1.265115 0.342219
wb_dma/wire_ch0_adr0 -2.144371 0.910353 -3.381196 3.177869 2.084884 3.110535 -2.231923 0.818520 0.687521 0.012395 1.648520 -1.263051 -1.271997 2.166485 -1.065151 0.347686 1.235930 -2.079389 5.092045 -1.277266
wb_dma/wire_ch0_adr1 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_ch_pri_enc/wire_pri24_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma/input_dma_rest_i -0.295691 -1.485728 -2.247472 0.823589 1.588647 0.580422 -0.379930 -0.733093 -0.636746 -3.885330 0.981525 -0.020822 2.761628 2.525441 -1.792906 1.147150 -1.778021 0.183207 2.122406 1.897681
wb_dma_inc30r/assign_1_out -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_sel/assign_133_req_p0 2.347298 0.950903 1.597613 0.754232 1.430306 3.118634 0.180495 2.799780 -0.721485 3.878514 -0.089484 -1.880644 -2.548451 -0.254628 1.361020 0.745765 1.919296 1.961849 -2.206450 -3.736114
wb_dma_ch_rf/always_23 -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_inc30r/reg_out_r -0.505002 2.508279 -0.736635 3.666467 1.879390 -0.362310 1.798802 0.108387 4.714615 -2.465599 0.320786 -1.927662 0.528280 -2.797694 3.377593 0.261104 -0.488590 -2.147541 2.392066 0.916027
wb_dma/wire_pointer2 0.244297 0.319282 -2.171226 2.608739 1.149218 1.325413 -0.956550 -1.732656 -1.792014 -0.644092 1.854858 1.378881 -0.208494 0.040114 -2.283753 -1.491600 1.097865 0.162897 1.908448 1.059438
wb_dma/wire_pointer3 1.308334 -1.374164 -3.002145 0.507074 2.465474 1.572752 -1.351873 -0.220442 -2.914270 -2.061478 1.551358 0.337190 2.467798 2.595253 -1.970944 0.026271 0.613744 1.381264 1.266217 0.721314
wb_dma/wire_pointer0 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma/wire_pointer1 2.172822 -1.379776 -2.724836 2.241328 3.018426 1.673827 -0.869664 -0.296172 -1.277597 -0.785073 2.052289 -0.208749 0.663239 -0.271131 -1.578574 -0.719375 0.453894 2.818285 -0.362703 -0.752414
wb_dma/wire_mast0_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_rf/always_26 4.805285 1.128681 0.222001 0.168676 -0.689192 -2.044490 -1.115992 -1.435448 0.165712 0.342619 0.354207 1.013314 1.541405 -0.478787 0.536242 -3.225968 0.735995 2.066485 -3.132543 -3.882796
wb_dma_de/always_23/block_1/case_1/block_5 -0.971431 -3.648801 -2.921111 -4.343533 1.958385 -2.934208 -3.862223 1.102427 2.279497 -2.897333 0.920618 -0.263498 1.170693 0.070012 1.683018 0.397726 -0.857282 0.873609 -1.098204 -0.723182
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.985267 -0.390984 -0.965821 2.339232 0.625349 0.984450 -0.919324 1.342993 0.885370 3.218961 0.441394 -2.604258 -1.628096 0.137093 -0.219564 -0.897996 1.336318 1.469592 -0.614817 -4.605402
wb_dma_ch_rf/wire_ch_am0_we -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma_ch_rf/always_25 0.880956 1.042586 0.898557 3.594140 -0.057179 -2.081082 1.129972 -1.631522 3.687810 -2.504354 0.494385 0.283300 2.179778 -0.178258 1.874116 0.568121 0.531098 0.292527 -0.146461 0.325141
wb_dma/wire_dma_rest -0.295691 -1.485728 -2.247472 0.823589 1.588647 0.580422 -0.379930 -0.733093 -0.636746 -3.885330 0.981525 -0.020822 2.761628 2.525441 -1.792906 1.147150 -1.778021 0.183207 2.122406 1.897681
wb_dma_wb_mast/input_mast_adr -0.397998 1.861496 0.173269 2.463001 0.828574 2.224766 3.259866 1.517237 3.899539 0.666021 0.993110 -1.163426 -2.019815 -1.088736 -0.549255 2.149904 -0.388977 0.229946 -0.262719 0.519348
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.795936 -0.169423 -1.130613 1.531592 3.708254 3.845164 -1.564993 1.127208 -1.585693 -1.860050 1.997431 1.404905 1.472752 -0.744404 1.701439 0.967857 0.569669 2.739622 -0.114605 0.544586
wb_dma_ch_sel/always_44/case_1 0.130485 0.990552 0.769121 3.845422 2.552982 3.143193 -1.714877 0.713514 -1.535803 0.773871 1.191835 1.378661 -0.297182 2.221169 1.631315 0.648473 1.235584 -0.685110 4.287367 0.953793
wb_dma/wire_ch0_am0 -4.087031 -1.622734 -2.749168 1.108297 1.109938 0.871081 0.198188 0.486715 2.413868 -0.803531 0.696827 -2.645425 -0.842750 0.229983 -1.177355 2.216333 0.355210 -1.454232 1.611150 -0.125851
wb_dma/wire_ch0_am1 0.337191 -0.196157 -0.488736 2.914643 -0.129686 -0.760256 1.154915 0.126793 3.717037 -2.036482 0.199986 -0.756882 2.706813 -0.668876 1.362949 0.865142 -1.393096 1.108171 0.085394 0.296953
wb_dma_ch_rf/always_19/if_1 -2.022761 -2.131291 -0.795829 1.113946 0.069640 -2.522477 1.067848 -1.243557 0.827581 -0.836987 -0.637204 -3.130327 0.550773 -0.878038 -0.368681 0.631914 1.927798 0.030732 -1.762843 0.041588
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.049519 -0.630790 -0.769581 2.348983 2.575144 2.713146 -2.348356 1.423198 -0.232522 0.063238 0.647049 -0.791891 0.611149 2.915498 2.259745 2.243994 1.862258 -1.517502 3.954475 -0.853101
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -3.660443 -3.524031 -4.336534 -2.920919 -0.975328 3.073604 -2.384419 1.577082 -0.356383 3.755337 2.198229 0.621520 0.613770 1.719394 -2.307852 1.145162 0.924006 -0.964127 -0.634300 -5.253996
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.663445 -0.209240 -3.147047 2.961174 -1.700220 2.213057 1.363859 2.591306 0.511320 -0.543935 1.022227 -1.106901 0.414613 -0.396721 -2.425787 0.833346 -0.963020 2.487558 2.625970 2.985164
wb_dma_de/always_3/if_1 0.600225 2.066302 0.410042 3.388086 -0.593984 0.417721 3.346723 0.721594 5.539442 -0.589853 0.492121 -0.713441 0.211207 -1.503007 0.279001 1.195767 -1.806801 0.723520 -0.439890 0.375301
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/assign_16_ch_adr1_we -0.758945 1.083949 0.440668 4.265541 -0.591990 0.810018 2.759393 -0.007779 2.285286 1.603478 0.623424 -1.247215 -1.604482 -0.771093 -1.186408 0.820931 1.264936 0.485722 -0.218718 0.124382
wb_dma_wb_if/wire_wbm_data_o -4.226207 -1.000199 2.390018 4.318627 0.969636 0.474588 1.751687 -1.037679 3.159401 -2.067701 0.131264 -0.516773 -2.627477 -0.686905 -0.078728 4.075861 -1.457950 -1.395219 1.444336 2.480541
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.099142 -2.161954 -0.962233 1.851454 3.703672 1.235500 0.583204 0.870866 2.779762 1.066238 1.578047 -2.420312 -1.656744 -1.647676 0.021172 1.277163 -0.426033 2.319103 -2.752815 -3.583995
wb_dma_ch_sel/always_48/case_1/stmt_1 5.184849 3.063117 -0.306689 -0.754499 2.933871 3.755847 0.027586 3.884599 2.022903 -0.122915 1.193078 0.162865 -0.478316 1.709200 0.794307 0.897950 -2.002025 2.493745 -0.328148 -2.224665
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
assert_wb_dma_ch_arb/input_grant0 -0.712615 -1.962497 -0.078492 2.163406 3.290579 0.827463 0.810468 0.444246 3.650087 1.662411 1.295820 -2.537243 -2.731231 -1.334930 0.285881 1.870059 -0.163134 0.494177 -1.874749 -3.521502
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_pri_enc/wire_pri18_out 1.414445 -2.778362 -0.958550 1.448577 2.613866 0.114198 -0.929618 -2.706192 -1.603289 -0.814606 1.599704 1.539127 1.320577 -0.970238 -1.079774 -0.959712 -0.578667 1.551294 -1.231087 -0.618156
wb_dma_de/assign_6_adr0_cnt_next -2.202799 -2.062443 -0.433255 0.446398 2.272705 -2.071389 0.414997 -0.443781 2.098672 -2.669774 0.064385 -1.840306 2.217078 -0.045125 3.078674 2.406072 1.568544 -1.171843 -0.133188 0.935005
wb_dma_ch_rf/reg_ch_err 2.259932 -1.580123 -0.456463 1.655076 2.990671 2.131258 -2.024556 -0.482511 -0.292842 1.514317 1.742331 1.274604 -0.132522 -0.249719 0.306042 -0.820135 -1.144678 1.467441 -0.300022 -3.677145
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.477411 -2.564456 -1.567002 2.265041 3.551270 0.916969 0.378620 -0.152939 0.389550 -0.918590 1.576862 -1.352914 0.692155 -0.879861 -0.538126 0.964141 0.127804 3.009246 -1.982860 -1.055655
wb_dma_wb_slv/input_wb_addr_i -1.650810 1.562654 1.054339 1.603200 1.889544 -1.962305 -1.088906 -5.105209 -0.179702 2.392839 1.123742 3.881783 -5.840919 -0.183271 -0.845607 -3.192965 -0.613341 -4.720127 4.421180 -2.632013
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.919801 -2.549024 0.543920 1.368528 1.709012 -0.945459 0.537858 -3.492136 0.229773 -1.234536 0.946655 1.546751 0.821179 -1.500834 -0.501560 0.410310 -0.838546 -0.506622 -1.197278 0.747656
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.436753 -1.005720 -3.184535 -1.076629 1.228929 -0.566650 0.286204 1.450041 0.557198 -0.346308 0.458805 -3.309150 -0.518924 -1.462649 -1.544692 -0.864421 0.460033 2.688424 -2.593666 -1.465583
