// Seed: 1566581235
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    input wire id_10
);
  logic id_12;
  assign module_1._id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd86
) (
    output tri0  id_0,
    input  uwire id_1
    , id_7,
    input  wand  id_2,
    input  tri1  id_3,
    output wor   id_4,
    input  tri1  _id_5
);
  logic [id_5 : -1] id_8;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3
  );
  assign id_0 = 1 ? ~id_5 == id_5 : id_1;
endmodule
