#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Mar 25 22:10:27 2025
# Process ID: 14932
# Current directory: C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline
# Command line: vivado.exe C:\Users\SWQ2003\Desktop\RISCV_CPU\cpu_pipeline\RISCV_CPU.xpr
# Log file: C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/vivado.log
# Journal file: C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline\vivado.jou
# Running On: SWQ2003, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 16, Host memory: 14864 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg
source tb_Top.tcl
restart
run 220 ns
run 220 ns
run 220 ns
restart
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
set_property -dict [list \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
] [get_ips clk_pll]
generate_target all [get_files  C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/clk_pll/clk_pll.xci]
catch { config_ip_cache -export [get_ips -all clk_pll] }
export_ip_user_files -of_objects [get_files C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
reset_run clk_pll_synth_1
launch_runs clk_pll_synth_1 -jobs 16
wait_on_run clk_pll_synth_1
export_simulation -of_objects [get_files C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files -ipstatic_source_dir C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/questa} {riviera=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg
source tb_Top.tcl
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
close_sim
launch_simulation
open_wave_config C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg
source tb_Top.tcl
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
run 220 ns
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_sim
