# SNP_Noise_Clean
FPGA-based image processing system that removes 5% salt-and-pepper noise using a median filter. Developed in VHDL for DE2-115.
