Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr  6 20:09:24 2020
| Host         : ShazPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file image_top_control_sets_placed.rpt
| Design       : image_top
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------------+------------------+----------------+
|  myCLK/enable  |               |                           |                1 |              2 |
|  clk_IBUF_BUFG |               |                           |                2 |              6 |
|  clk_IBUF_BUFG |               | myVGA/B_reg[3]            |                7 |             16 |
|  clk_IBUF_BUFG | myCLK/enable  | myVGA/hcount[9]_i_1_n_0   |                3 |             20 |
|  clk_IBUF_BUFG | myCLK/enable  | myVGA/vcount[9]_i_1_n_0   |                4 |             20 |
|  clk_IBUF_BUFG |               | myCLK/counter[26]_i_1_n_0 |                7 |             52 |
+----------------+---------------+---------------------------+------------------+----------------+


